During work on this issue of the ARMv8 ARM, a software issue led to several text insertions disappearing from chapter D1, including a number of references to ESR_ELx, and this was not spotted before release. This updated release is an edited version of the original release PDF, and those omissions are identified, and rectified as far as possible.

ARM® Architecture Reference Manual

ARMv8, for ARMv8-A architecture profile

ARM®
Release Information

The following releases of this document have been made.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>30 April 2013</td>
<td>A.a-1</td>
<td>Confidential-Beta Draft</td>
<td>Beta draft of first issue, limited circulation</td>
</tr>
<tr>
<td>12 June 2013</td>
<td>A.a-2</td>
<td>Confidential-Beta Draft</td>
<td>Second beta draft of first issue, limited circulation</td>
</tr>
<tr>
<td>04 September 2013</td>
<td>A.a</td>
<td>Non-Confidential Beta</td>
<td>Beta release.</td>
</tr>
<tr>
<td>24 December 2013</td>
<td>A.b</td>
<td>Non-Confidential Beta</td>
<td>Second beta release.</td>
</tr>
<tr>
<td>18 July 2014</td>
<td>A.c</td>
<td>Non-Confidential Beta</td>
<td>Third beta release.</td>
</tr>
<tr>
<td>09 October 2014</td>
<td>A.d</td>
<td>Non-Confidential Beta</td>
<td>Fourth beta release.</td>
</tr>
<tr>
<td>17 December 2014</td>
<td>A.e</td>
<td>Non-Confidential Beta</td>
<td>Fifth beta release.</td>
</tr>
<tr>
<td>25 March 2015</td>
<td>A.f</td>
<td>Non-Confidential Beta</td>
<td>Sixth beta release.</td>
</tr>
<tr>
<td>10 July 2015</td>
<td>A.g</td>
<td>Non-Confidential Beta</td>
<td>Seventh beta release.</td>
</tr>
<tr>
<td>30 September 2015</td>
<td>A.h</td>
<td>Non-Confidential Beta</td>
<td>Eighth beta release.</td>
</tr>
<tr>
<td>28 January 2016</td>
<td>A.i</td>
<td>Non-Confidential Beta</td>
<td>Ninth beta release.</td>
</tr>
<tr>
<td>03 June 2016</td>
<td>A.j</td>
<td>Non-Confidential EAC</td>
<td>EAC release.</td>
</tr>
<tr>
<td>30 September 2016</td>
<td>A.k</td>
<td>Non-Confidential v8.0 EAC</td>
<td>Updated EAC release.</td>
</tr>
</tbody>
</table>

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM Limited (“ARM”). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version shall prevail.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement specifically covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms.

Words and logos marked with "®" or "™" are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. You must follow the ARM trademark usage guidelines http://www.arm.com/about/trademarks/guidelines/index.php.

Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.
110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20327

In this document, where the term ARM is used to refer to the company it means “ARM or any of its subsidiaries as appropriate”.

--- Note ---

• The term ARM can refer to versions of the ARM architecture, for example ARMv8 refers to version 8 of the ARM architecture. The context makes it clear when the term is used in this way.

• This document describes only the ARMv8-A architecture profile. For the behaviors required by the previous version of this architecture profile, ARMv7-A, see the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition.

--- Confidentiality Status ---

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

--- Product Status ---

The information in this document is final, that is for a developed product.

--- Web Address ---

http://www.arm.com

--- Limitations of issue A.k ---

This issue A.k of the ARMv8 Architecture Reference Manual contains many improvements and corrections. Validation of this document has identified the following issues that ARM will address in the next issue:

• In consultation with Architectural partners, ARM is changing the formal definition of the ARM memory model. While the new definition will form part of the ARMv8-A Final specification, it is not yet ready for publication, and therefore will be introduced in a future issue of this Manual. However, this redefinition has no practical implications for implementations of the ARMv8-A architecture.

• Generally, where this manual refers to “executing an ISB instruction”, this can be generalized to “performing a Context synchronization event”. The Glossary defines the set of Context synchronization events.
Contents

ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile

Preface
About this manual ................................................................. xvi
Using this manual ...................................................................... xviii
Conventions ................................................................................ xxiii
Additional reading ..................................................................... xxv
Feedback .................................................................................. xxvi

Part A
ARMv8 Architecture Introduction and Overview

Chapter A1
Introduction to the ARMv8 Architecture
A1.1 About the ARM architecture .................................................. A1-30
A1.2 Architecture profiles ............................................................ A1-32
A1.3 ARMv8 architectural concepts ................................................. A1-33
A1.4 Supported data types ............................................................ A1-36
A1.5 Floating-point and Advanced SIMD support ......................... A1-46
A1.6 Cryptographic Extension ...................................................... A1-52
A1.7 The ARM memory model ....................................................... A1-53

Part B
The AArch64 Application Level Architecture

Chapter B1
The AArch64 Application Level Programmers’ Model
B1.1 About the Application level programmers’ model .................... B1-58
B1.2 Registers in AArch64 Execution state ..................................... B1-59
B1.3 Software control features and EL0 ........................................ B1-64
Chapter B2  The AArch64 Application Level Memory Model
B2.1 Address space ................................................................. B2-68
B2.2 Memory type overview ................................................... B2-69
B2.3 Caches and memory hierarchy ......................................... B2-70
B2.4 Alignment support .......................................................... B2-76
B2.5 Endian support ............................................................... B2-78
B2.6 Atomicity in the ARM architecture .................................... B2-81
B2.7 Memory ordering ............................................................ B2-84
B2.8 Memory types and attributes ........................................... B2-94
B2.9 Mismatched memory attributes ......................................... B2-105
B2.10 Synchronization and semaphores .................................... B2-108

Part C  The AArch64 Instruction Set

Chapter C1  The A64 Instruction Set
C1.1 About the A64 instruction set ........................................... C1-122
C1.2 Structure of the A64 assembler language ......................... C1-123
C1.3 Address generation ........................................................ C1-128
C1.4 Instruction aliases .......................................................... C1-131

Chapter C2  About the A64 Instruction Descriptions
C2.1 Understanding the A64 instruction descriptions .................. C2-134
C2.2 General information about the A64 instruction descriptions ... C2-137

Chapter C3  A64 Instruction Set Overview
C3.1 Branches, Exception generating, and System instructions ....... C3-142
C3.2 Loads and stores ............................................................. C3-146
C3.3 Data processing - immediate .......................................... C3-158
C3.4 Data processing - register ................................................ C3-163
C3.5 Data processing - SIMD and floating-point ....................... C3-171

Chapter C4  A64 Instruction Set Encoding
C4.1 A64 instruction index by encoding ..................................... C4-192
C4.2 Data processing - immediate ............................................ C4-193
C4.3 Branches, exception generating and system instructions ....... C4-197
C4.4 Loads and stores ............................................................. C4-202
C4.5 Data processing - register ................................................ C4-224
C4.6 Data processing - SIMD and floating point ....................... C4-233

Chapter C5  The A64 System Instruction Class
C5.1 The System instruction class encoding space ..................... C5-270
C5.2 Special-purpose registers ................................................ C5-293
C5.3 A64 system instructions for cache maintenance ................. C5-347
C5.4 A64 system instructions for address translation ................. C5-365
C5.5 A64 system instructions for TLB maintenance .................... C5-378

Chapter C6  A64 Base Instruction Descriptions
C6.1 About the A64 base instructions ....................................... C6-432
C6.2 Alphabetical list of A64 base instructions ......................... C6-434

Chapter C7  A64 Advanced SIMD and Floating-point Instruction Descriptions
C7.1 About the A64 SIMD and floating-point instructions .......... C7-768
C7.2 Alphabetical list of A64 floating-point and Advanced SIMD instructions ........ C7-770
# Part D

## The AArch64 System Level Architecture

### Chapter D1

**The AArch64 System Level Programmers’ Model**

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1.1</td>
<td>Exception levels</td>
<td>D1-1498</td>
</tr>
<tr>
<td>D1.2</td>
<td>Exception terminology</td>
<td>D1-1499</td>
</tr>
<tr>
<td>D1.3</td>
<td>Execution state</td>
<td>D1-1501</td>
</tr>
<tr>
<td>D1.4</td>
<td>Security state</td>
<td>D1-1502</td>
</tr>
<tr>
<td>D1.5</td>
<td>Virtualization</td>
<td>D1-1504</td>
</tr>
<tr>
<td>D1.6</td>
<td>Registers for instruction processing and exception handling</td>
<td>D1-1507</td>
</tr>
<tr>
<td>D1.7</td>
<td>Process state, PSTATE</td>
<td>D1-1513</td>
</tr>
<tr>
<td>D1.8</td>
<td>Program counter and stack pointer alignment</td>
<td>D1-1515</td>
</tr>
<tr>
<td>D1.9</td>
<td>Reset</td>
<td>D1-1517</td>
</tr>
<tr>
<td>D1.10</td>
<td>Exception return</td>
<td>D1-1521</td>
</tr>
<tr>
<td>D1.11</td>
<td>Exception entry</td>
<td>D1-1536</td>
</tr>
<tr>
<td>D1.12</td>
<td>The Exception level hierarchy</td>
<td>D1-1540</td>
</tr>
<tr>
<td>D1.13</td>
<td>Synchronous exception types, routing and priorities</td>
<td>D1-1547</td>
</tr>
<tr>
<td>D1.14</td>
<td>Asynchronous exception types, routing, masking and priorities</td>
<td>D1-1555</td>
</tr>
<tr>
<td>D1.15</td>
<td>Configurable instruction enables and disables, and trap controls</td>
<td>D1-1562</td>
</tr>
<tr>
<td>D1.16</td>
<td>System calls</td>
<td>D1-1598</td>
</tr>
<tr>
<td>D1.17</td>
<td>Mechanisms for entering a low-power state</td>
<td>D1-1599</td>
</tr>
<tr>
<td>D1.18</td>
<td>Self-hosted debug</td>
<td>D1-1604</td>
</tr>
<tr>
<td>D1.19</td>
<td>The Performance Monitors Extension</td>
<td>D1-1606</td>
</tr>
<tr>
<td>D1.20</td>
<td>Interprocessing</td>
<td>D1-1607</td>
</tr>
<tr>
<td>D1.21</td>
<td>The effect of implementation choices on the programmers’ model</td>
<td>D1-1619</td>
</tr>
</tbody>
</table>

### Chapter D2

**AArch64 Self-hosted Debug**

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D2.1</td>
<td>About self-hosted debug</td>
<td>D2-1626</td>
</tr>
<tr>
<td>D2.2</td>
<td>The debug exception enable controls</td>
<td>D2-1630</td>
</tr>
<tr>
<td>D2.3</td>
<td>Routing debug exceptions</td>
<td>D2-1631</td>
</tr>
<tr>
<td>D2.4</td>
<td>Enabling debug exceptions from the current Exception level and Security state</td>
<td>D2-1633</td>
</tr>
<tr>
<td>D2.5</td>
<td>The effect of powerdown on debug exceptions</td>
<td>D2-1635</td>
</tr>
<tr>
<td>D2.6</td>
<td>Summary of the routing and enabling of debug exceptions</td>
<td>D2-1636</td>
</tr>
<tr>
<td>D2.7</td>
<td>Pseudocode description of debug exceptions</td>
<td>D2-1638</td>
</tr>
<tr>
<td>D2.8</td>
<td>Breakpoint Instruction exceptions</td>
<td>D2-1639</td>
</tr>
<tr>
<td>D2.9</td>
<td>Breakpoint exceptions</td>
<td>D2-1641</td>
</tr>
<tr>
<td>D2.10</td>
<td>Watchpoint exceptions</td>
<td>D2-1657</td>
</tr>
<tr>
<td>D2.11</td>
<td>Vector Catch exceptions</td>
<td>D2-1672</td>
</tr>
<tr>
<td>D2.12</td>
<td>Software Step exceptions</td>
<td>D2-1673</td>
</tr>
<tr>
<td>D2.13</td>
<td>Synchronization and debug exceptions</td>
<td>D2-1687</td>
</tr>
</tbody>
</table>

### Chapter D3

**The AArch64 System Level Memory Model**

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D3.1</td>
<td>About the memory system architecture</td>
<td>D3-1690</td>
</tr>
<tr>
<td>D3.2</td>
<td>Address space</td>
<td>D3-1691</td>
</tr>
<tr>
<td>D3.3</td>
<td>Mixed-endian support</td>
<td>D3-1692</td>
</tr>
<tr>
<td>D3.4</td>
<td>Cache support</td>
<td>D3-1693</td>
</tr>
<tr>
<td>D3.5</td>
<td>External aborts</td>
<td>D3-1714</td>
</tr>
<tr>
<td>D3.6</td>
<td>Memory barrier instructions</td>
<td>D3-1716</td>
</tr>
<tr>
<td>D3.7</td>
<td>Pseudocode description of general memory system instructions</td>
<td>D3-1717</td>
</tr>
</tbody>
</table>

### Chapter D4

**The AArch64 Virtual Memory System Architecture**

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D4.1</td>
<td>About the Virtual Memory System Architecture (VMSA)</td>
<td>D4-1722</td>
</tr>
<tr>
<td>D4.2</td>
<td>The VMSAv8-64 address translation system</td>
<td>D4-1726</td>
</tr>
<tr>
<td>D4.3</td>
<td>VMSAv8-64 translation table format descriptors</td>
<td>D4-1774</td>
</tr>
<tr>
<td>D4.4</td>
<td>Memory access control</td>
<td>D4-1783</td>
</tr>
<tr>
<td>D4.5</td>
<td>Memory region attributes</td>
<td>D4-1792</td>
</tr>
<tr>
<td>D4.6</td>
<td>MMU faults</td>
<td>D4-1800</td>
</tr>
<tr>
<td>D4.7</td>
<td>Translation Lookaside Buffers (TLBs)</td>
<td>D4-1810</td>
</tr>
</tbody>
</table>
Contents

D4.8 TLB maintenance requirements and the TLB maintenance instructions ........ D4-1815
D4.9 Caches in a VMSAv8-64 implementation .................................................. D4-1829

Chapter D5 The Performance Monitors Extension
D5.1 About the Performance Monitors ............................................................... D5-1834
D5.2 Accuracy of the Performance Monitors ...................................................... D5-1836
D5.3 Behavior on overflow .................................................................................. D5-1838
D5.4 Attributability .............................................................................................. D5-1840
D5.5 Effect of EL3 and EL2 .................................................................................. D5-1841
D5.6 Event filtering ............................................................................................. D5-1843
D5.7 Performance Monitors and Debug state .................................................... D5-1845
D5.8 Counter enables ......................................................................................... D5-1846
D5.9 Counter access ........................................................................................... D5-1847
D5.10 Events, event numbers, and mnemonics .................................................. D5-1848
D5.11 Performance Monitors Extension registers .............................................. D5-1871

Chapter D6 The Generic Timer in AArch64 state
D6.1 About the Generic Timer ............................................................................. D6-1876
D6.2 The AArch64 view of the Generic Timer ................................................... D6-1880

Chapter D7 AArch64 System Register Descriptions
D7.1 About the AArch64 System registers .......................................................... D7-1888
D7.2 General system control registers ............................................................... D7-1895
D7.3 Debug registers .......................................................................................... D7-2147
D7.4 Performance Monitors registers ............................................................... D7-2215
D7.5 Generic Timer registers ............................................................................. D7-2255

Part E The AArch32 Application Level Architecture

Chapter E1 The AArch32 Application Level Programmers’ Model
E1.1 About the Application level programmers’ model ....................................... E1-2288
E1.2 The Application level programmers’ model in AArch32 state ..................... E1-2289
E1.3 Advanced SIMD and floating-point instructions ....................................... E1-2300
E1.4 About the AArch32 System register interface .......................................... E1-2312
E1.5 Exceptions ................................................................................................. E1-2313

Chapter E2 The AArch32 Application Level Memory Model
E2.1 Address space .............................................................................................. E2-2316
E2.2 Memory type overview .............................................................................. E2-2317
E2.3 Caches and memory hierarchy .................................................................. E2-2318
E2.4 Alignment support ....................................................................................... E2-2323
E2.5 Endian support ............................................................................................ E2-2325
E2.6 Atomicity in the ARM architecture ............................................................ E2-2328
E2.7 Memory ordering ......................................................................................... E2-2332
E2.8 Memory types and attributes ...................................................................... E2-2342
E2.9 Mismatched memory attributes .................................................................. E2-2352
E2.10 Synchronization and semaphores ............................................................. E2-2355

Part F The AArch32 Instruction Sets

Chapter F1 The AArch32 Instruction Sets Overview
F1.1 Support for instructions in different versions of the ARM architecture ....... F1-2368
F1.2 Unified Assembler Language ....................................................................... F1-2369
F1.3 Branch instructions ..................................................................................... F1-2371
F1.4 Data-processing instructions ...................................................................... F1-2372
F1.5 PSTATE and banked register access instructions ...................................... F1-2380
Chapter F2  About the T32 and A32 Instruction Descriptions
F2.1 Format of instruction descriptions ............................................................... F2-2402
F2.2 Standard assembler syntax fields ................................................................. F2-2406
F2.3 Conditional execution .................................................................................. F2-2407
F2.4 Shifts applied to a register ............................................................................. F2-2410
F2.5 Memory accesses .......................................................................................... F2-2412
F2.6 Encoding of lists of general-purpose registers and the PC ......................... F2-2413
F2.7 General information about the T32 and A32 instruction descriptions .......... F2-2414
F2.8 Additional pseudocode support for instruction descriptions ...................... F2-2426
F2.9 Additional information about Advanced SIMD and floating-point instructions .. F2-2427

Chapter F3  The T32 Instruction Set Encoding
F3.1 Top level T32 instruction set encoding ......................................................... F3-2434
F3.2 16-bit T32 instruction encoding .................................................................... F3-2436
F3.3 32-bit T32 instruction encoding .................................................................... F3-2447

Chapter F4  The A32 Instruction Set Encoding
F4.1 Top level A32 instruction set encoding ......................................................... F4-2500
F4.2 Data-processing and miscellaneous instructions .......................................... F4-2502
F4.3 Load/Store Word, Unsigned byte (immediate, literal) .................................. F4-2519
F4.4 Load/Store Word, Unsigned byte (register) .................................................. F4-2520
F4.5 Media instructions ......................................................................................... F4-2521
F4.6 Branch, branch with link, and block data transfer ....................................... F4-2529
F4.7 System register access, Advanced SIMD, floating-point, and Supervisor Call F4-2531
F4.8 Unconditional instructions ............................................................................ F4-2540

Chapter F5  T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions ............... F5-2560
F5.2 Encoding and use of Banked register transfer instructions ......................... F5-3228

Chapter F6  T32 and A32 Advanced SIMD and floating-point Instruction Descriptions
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions .......... F6-3234

Part G  The AArch32 System Level Architecture
Chapter G1 The AArch32 System Level Programmers’ Model
G1.1 About the AArch32 System level programmers’ model ................................ G1-3782
G1.2 Exception levels ......................................................................................... G1-3783
G1.3 Exception terminology ................................................................................ G1-3784
G1.4 Execution state ......................................................................................... G1-3786
G1.5 Instruction Set state .................................................................................... G1-3788
G1.6 Security state .............................................................................................. G1-3789
G1.7 Security state, Exception levels, and AArch32 execution privilege ............ G1-3792
G1.8 Virtualization ............................................................................................... G1-3794
G1.9 AArch32 PE modes, and general-purpose and Special-purpose registers .... G1-3796
G1.10 Process state, PSTATE ............................................................................... G1-3805
G1.11 Instruction set states ................................................................................... G1-3810
Contents

Chapter G2 AArch32 Self-hosted Debug
G2.1 About self-hosted debug ....................................................... G2-3922
G2.2 The debug exception enable controls ........................................ G2-3926
G2.3 Routing debug exceptions ..................................................... G2-3927
G2.4 Enabling debug exceptions from the current Privilege level and Security state ........ G2-3929
G2.5 The effect of powerdown on debug exceptions .................................. G2-3931
G2.6 Summary of permitted routing and enabling of debug exceptions .............. G2-3932
G2.7 Pseudocode description of debug exceptions .................................. G2-3934
G2.8 Breakpoint Instruction exceptions ............................................. G2-3935
G2.9 Breakpoint exceptions.............................................................. G2-3938
G2.10 Watchpoint exceptions .......................................................... G2-3961
G2.11 Vector Catch exceptions ......................................................... G2-3975
G2.12 Synchronization and debug exceptions ......................................... G2-3983

Chapter G3 The AArch32 System Level Memory Model
G3.1 About the memory system architecture ........................................ G3-3986
G3.2 Address space ................................................................. G3-3987
G3.3 Mixed-endian support ............................................................ G3-3988
G3.4 AArch32 cache and branch predictor support .................................. G3-3989
G3.5 System register support for IMPLEMENTATION DEFINED memory features G3-4013
G3.6 External aborts ....................................................................... G3-4014
G3.7 Memory barrier instructions ..................................................... G3-4016
G3.8 Pseudocode description of general memory system instructions .............. G3-4017

Chapter G4 The AArch32 Virtual Memory System Architecture
G4.1 About VMSAv8-32 ................................................................. G4-4022
G4.2 The effects of disabling address translation stages on VMSAv8-32 behavior G4-4031
G4.3 Translation tables ................................................................. G4-4035
G4.4 The VMSAv8-32 Short-descriptor translation table format ....................... G4-4040
G4.5 The VMSAv8-32 Long-descriptor translation table format ........................ G4-4049
G4.6 Memory access control .......................................................... G4-4068
G4.7 Memory region attributes ......................................................... G4-4077
G4.8 Translation Lookaside Buffers (TLBs) ........................................ G4-4089
G4.9 TLB maintenance requirements ................................................ G4-4093
G4.10 Caches in VMSAv8-32 .......................................................... G4-4106
G4.11 VMSAv8-32 memory aborts .................................................... G4-4110
G4.12 Exception reporting in a VMSAv8-32 implementation .......................... G4-4123
G4.13 Address translation instructions ................................................. G4-4142
G4.14 About the System registers for VMSAv8-32 ................................... G4-4148
G4.15 VMSAv8-32 organization of registers in the (coproc==0b1110) encoding space G4-4172
G4.16 VMSAv8-32 organization of registers in the (coproc==0b1111) encoding space G4-4175
G4.17 Functional grouping of VMSAv8-32 System registers ........................ G4-4193
G4.18 Pseudocode description of VMSAv8-32 memory system operations ........... G4-4215
Contents

Chapter G5  The Generic Timer in AArch32 state
G5.1  About the Generic Timer in AArch32 state ................................................. G5-4218
G5.2  The AArch32 view of the Generic Timer ..................................................... G5-4222

Chapter G6  AArch32 System Register Descriptions
G6.1  About the AArch32 System registers ............................................................. G6-4230
G6.2  General system control registers ................................................................. G6-4231
G6.3  Debug registers ........................................................................................... G6-4668
G6.4  Performance Monitors registers ................................................................. G6-4758
G6.5  Generic Timer registers ................................................................................ G6-4803

Part H  External Debug

Chapter H1  About External Debug
H1.1  Introduction to external debug ................................................................. H1-4840
H1.2  External debug ......................................................................................... H1-4841
H1.3  Required debug authentication ................................................................. H1-4842

Chapter H2  Debug State
H2.1  About Debug state .................................................................................... H2-4844
H2.2  Halting the PE on debug events ................................................................. H2-4845
H2.3  Entering Debug state ................................................................................. H2-4852
H2.4  Behavior in Debug state ............................................................................ H2-4855
H2.5  Exiting Debug state .................................................................................. H2-4880

Chapter H3  Halting Debug Events
H3.1  Introduction to Halting debug events ....................................................... H3-4884
H3.2  Halting Step debug events .......................................................................... H3-4886
H3.3  Halt Instruction debug event ...................................................................... H3-4896
H3.4  Exception Catch debug event ................................................................... H3-4897
H3.5  External Debug Request debug event ..................................................... H3-4900
H3.6  OS Unlock Catch debug event .................................................................. H3-4901
H3.7  Reset Catch debug events ......................................................................... H3-4902
H3.8  Software Access debug event ................................................................... H3-4903
H3.9  Synchronization and Halting debug events ............................................. H3-4904

Chapter H4  The Debug Communication Channel and Instruction Transfer Register
H4.1  Introduction ............................................................................................... H4-4908
H4.2  DCC and ITR registers .............................................................................. H4-4909
H4.3  DCC and ITR access modes ....................................................................... H4-4912
H4.4  Flow control of the DCC and ITR registers .......................................... H4-4916
H4.5  Synchronization of DCC and ITR accesses ............................................. H4-4919
H4.6  Interrupt-driven use of the DCC ............................................................... H4-4924
H4.7  Pseudocode description of the operation of the DCC and ITR registers .... H4-4925

Chapter H5  The Embedded Cross-Trigger Interface
H5.1  About the Embedded Cross-Trigger (ECT) ............................................ H5-4928
H5.2  Basic operation on the ECT ...................................................................... H5-4930
H5.3  Cross-triggers on a PE in an ARMv8 implementation ............................ H5-4934
H5.4  Description and allocation of CTI triggers ............................................. H5-4935
H5.5  CTI registers programmers’ model ........................................................... H5-4939
H5.6  Examples ................................................................................................. H5-4940

Chapter H6  Debug Reset and Powerdown Support
H6.1  About Debug over powerdown ................................................................. H6-4944
H6.2  Power domains and debug ....................................................................... H6-4945
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>H6.3 Core power domain power states</td>
<td>H6-4946</td>
</tr>
<tr>
<td>H6.4 Emulating low-power states</td>
<td>H6-4949</td>
</tr>
<tr>
<td>H6.5 Debug OS Save and Restore sequences</td>
<td>H6-4951</td>
</tr>
<tr>
<td>H6.6 Reset and debug</td>
<td>H6-4955</td>
</tr>
<tr>
<td><strong>Chapter H7</strong> The PC Sample-based Profiling Extension</td>
<td></td>
</tr>
<tr>
<td>H7.1 Sample-based profiling of the PC</td>
<td>H7-4958</td>
</tr>
<tr>
<td><strong>Chapter H8</strong> About the External Debug Registers</td>
<td></td>
</tr>
<tr>
<td>H8.1 Relationship between external debug and System registers</td>
<td>H8-4962</td>
</tr>
<tr>
<td>H8.2 Supported access sizes</td>
<td>H8-4963</td>
</tr>
<tr>
<td>H8.3 Synchronization of changes to the external debug registers</td>
<td>H8-4964</td>
</tr>
<tr>
<td>H8.4 Memory-mapped accesses to the external debug interface</td>
<td>H8-4968</td>
</tr>
<tr>
<td>H8.5 External debug interface register access permissions</td>
<td>H8-4970</td>
</tr>
<tr>
<td>H8.6 External debug interface registers</td>
<td>H8-4974</td>
</tr>
<tr>
<td>H8.7 Cross-trigger interface registers</td>
<td>H8-4979</td>
</tr>
<tr>
<td>H8.8 External debug register resets</td>
<td>H8-4981</td>
</tr>
<tr>
<td><strong>Chapter H9</strong> External Debug Register Descriptions</td>
<td></td>
</tr>
<tr>
<td>H9.1 About the debug registers</td>
<td>H9-4986</td>
</tr>
<tr>
<td>H9.2 External debug registers</td>
<td>H9-4987</td>
</tr>
<tr>
<td>H9.3 Cross-Trigger Interface registers</td>
<td>H9-5076</td>
</tr>
<tr>
<td><strong>Part I</strong> Memory-mapped Components of the ARMv8 Architecture</td>
<td></td>
</tr>
<tr>
<td><strong>Chapter I1</strong> System Level Implementation of the Generic Timer</td>
<td></td>
</tr>
<tr>
<td>I1.1 About the Generic Timer specification</td>
<td>I1-5122</td>
</tr>
<tr>
<td>I1.2 Memory-mapped counter module</td>
<td>I1-5124</td>
</tr>
<tr>
<td>I1.3 Memory-mapped timer components</td>
<td>I1-5128</td>
</tr>
<tr>
<td>I1.4 Providing a complete set of counter and timer features</td>
<td>I1-5132</td>
</tr>
<tr>
<td>I1.5 Gray-count scheme for timer distribution scheme</td>
<td>I1-5134</td>
</tr>
<tr>
<td><strong>Chapter I2</strong> Recommended External Interface to the Performance Monitors</td>
<td></td>
</tr>
<tr>
<td>I2.1 About the external interface to the Performance Monitors registers</td>
<td>I2-5136</td>
</tr>
<tr>
<td><strong>Chapter I3</strong> External System Control Register Descriptions</td>
<td></td>
</tr>
<tr>
<td>I3.1 About the external system control register descriptions</td>
<td>I3-5142</td>
</tr>
<tr>
<td>I3.2 External Performance Monitors registers summary</td>
<td>I3-5143</td>
</tr>
<tr>
<td>I3.3 Performance Monitors external register descriptions</td>
<td>I3-5145</td>
</tr>
<tr>
<td>I3.4 Generic Timer memory-mapped registers overview</td>
<td>I3-5198</td>
</tr>
<tr>
<td>I3.5 Generic Timer memory-mapped register descriptions</td>
<td>I3-5199</td>
</tr>
<tr>
<td><strong>Part J</strong> Architectural Pseudocode</td>
<td></td>
</tr>
<tr>
<td><strong>Chapter J1</strong> ARMv8 Pseudocode</td>
<td></td>
</tr>
<tr>
<td>J1.1 Pseudocode for AArch64 operations</td>
<td>J1-5242</td>
</tr>
<tr>
<td>J1.2 Pseudocode for AArch32 operation</td>
<td>J1-5302</td>
</tr>
<tr>
<td>J1.3 Shared pseudocode</td>
<td>J1-5374</td>
</tr>
<tr>
<td><strong>Part K</strong> Appendixes</td>
<td></td>
</tr>
<tr>
<td><strong>Appendix K1</strong> Architectural Constraints on UNPREDICTABLE behaviors</td>
<td></td>
</tr>
<tr>
<td>K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors</td>
<td>K1-5456</td>
</tr>
<tr>
<td>K1.2 AArch64 CONSTRAINED UNPREDICTABLE behaviors</td>
<td>K1-5479</td>
</tr>
</tbody>
</table>
### Contents

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>K2</td>
<td>Recommended External Debug Interface</td>
<td></td>
</tr>
<tr>
<td>K2.1</td>
<td>About the recommended external debug interface</td>
<td>K2-5494</td>
</tr>
<tr>
<td>K2.2</td>
<td>PMUEVENT bus</td>
<td>K2-5497</td>
</tr>
<tr>
<td>K2.3</td>
<td>Recommended authentication interface</td>
<td>K2-5498</td>
</tr>
<tr>
<td>K2.4</td>
<td>Management registers and CoreSight compliance</td>
<td>K2-5499</td>
</tr>
<tr>
<td>K3</td>
<td>Recommendations for Performance Monitors Event Numbers for IMPLEMENTATION DEFINED Events</td>
<td></td>
</tr>
<tr>
<td>K3.1</td>
<td>ARM recommendations for IMPLEMENTATION DEFINED event numbers</td>
<td>K3-5510</td>
</tr>
<tr>
<td>K3.2</td>
<td>Summary of events for exceptions taken to an Exception level using AArch64</td>
<td>K3-5524</td>
</tr>
<tr>
<td>K4</td>
<td>Recommendations for reporting memory attributes on an interconnect</td>
<td></td>
</tr>
<tr>
<td>K4.1</td>
<td>ARM recommendations for reporting memory attributes on an interconnect</td>
<td>K4-5528</td>
</tr>
<tr>
<td>K5</td>
<td>ARMv8 Changes to the T32 and A32 Instruction Sets</td>
<td></td>
</tr>
<tr>
<td>K5.1</td>
<td>The A32 and T32 instruction sets</td>
<td>K5-5530</td>
</tr>
<tr>
<td>K5.2</td>
<td>Partial deprecation of IT</td>
<td>K5-5531</td>
</tr>
<tr>
<td>K5.3</td>
<td>New A32 and T32 Load-Acquire/Store-Release instructions</td>
<td>K5-5532</td>
</tr>
<tr>
<td>K5.4</td>
<td>New A32 and T32 scalar floating-point instructions</td>
<td>K5-5533</td>
</tr>
<tr>
<td>K5.5</td>
<td>New A32 and T32 Advanced SIMD floating-point instructions</td>
<td>K5-5536</td>
</tr>
<tr>
<td>K5.6</td>
<td>New A32 and T32 instructions provided by the Cryptographic Extension</td>
<td>K5-5538</td>
</tr>
<tr>
<td>K5.7</td>
<td>New A32 and T32 System instructions</td>
<td>K5-5539</td>
</tr>
<tr>
<td>K5.8</td>
<td>CRC32 instructions</td>
<td>K5-5541</td>
</tr>
<tr>
<td>K6</td>
<td>Legacy Instruction Syntax for AArch32 Instruction Sets</td>
<td></td>
</tr>
<tr>
<td>K6.1</td>
<td>Legacy Instruction Syntax</td>
<td>K6-5544</td>
</tr>
<tr>
<td>K7</td>
<td>Address Translation Examples</td>
<td></td>
</tr>
<tr>
<td>K7.1</td>
<td>AArch64 Address translation examples</td>
<td>K7-5552</td>
</tr>
<tr>
<td>K7.2</td>
<td>AArch32 Address translation examples</td>
<td>K7-5565</td>
</tr>
<tr>
<td>K8</td>
<td>Example OS Save and Restore Sequences</td>
<td></td>
</tr>
<tr>
<td>K8.1</td>
<td>Save Debug registers</td>
<td>K8-5576</td>
</tr>
<tr>
<td>K8.2</td>
<td>Restore Debug registers</td>
<td>K8-5578</td>
</tr>
<tr>
<td>K9</td>
<td>Recommended Upload and Download Processes for External Debug</td>
<td></td>
</tr>
<tr>
<td>K9.1</td>
<td>Using memory access mode in AArch64 state</td>
<td>K9-5582</td>
</tr>
<tr>
<td>K10</td>
<td>Barrier Litmus Tests</td>
<td></td>
</tr>
<tr>
<td>K10.1</td>
<td>Introduction</td>
<td>K10-5586</td>
</tr>
<tr>
<td>K10.2</td>
<td>Load-Acquire, Store-Release and barriers</td>
<td>K10-5589</td>
</tr>
<tr>
<td>K10.3</td>
<td>Load-Acquire Exclusive, Store-Release Exclusive and barriers</td>
<td>K10-5596</td>
</tr>
<tr>
<td>K10.4</td>
<td>Using a mailbox to send an interrupt</td>
<td>K10-5601</td>
</tr>
<tr>
<td>K10.5</td>
<td>Cache and TLB maintenance instructions and barriers</td>
<td>K10-5602</td>
</tr>
<tr>
<td>K10.6</td>
<td>ARMv7 compatible approaches for ordering, using DMB and DSB barriers</td>
<td>K10-5614</td>
</tr>
<tr>
<td>K11</td>
<td>ARM Pseudocode Definition</td>
<td></td>
</tr>
<tr>
<td>K11.1</td>
<td>About the ARM pseudocode</td>
<td>K11-5630</td>
</tr>
<tr>
<td>K11.2</td>
<td>Pseudocode for instruction descriptions</td>
<td>K11-5631</td>
</tr>
<tr>
<td>K11.3</td>
<td>Data types</td>
<td>K11-5633</td>
</tr>
<tr>
<td>K11.4</td>
<td>Operators</td>
<td>K11-5638</td>
</tr>
<tr>
<td>K11.5</td>
<td>Statements and control structures</td>
<td>K11-5644</td>
</tr>
<tr>
<td>K11.6</td>
<td>Built-in functions</td>
<td>K11-5650</td>
</tr>
<tr>
<td>K11.7</td>
<td>Miscellaneous helper procedures and functions</td>
<td>K11-5653</td>
</tr>
<tr>
<td>K11.8</td>
<td>ARM pseudocode definition index</td>
<td>K11-5655</td>
</tr>
</tbody>
</table>
Appendix K12 Registers Index

K12.1 Introduction and register disambiguation ..................................................... K12-5660
K12.2 Alphabetical index of AArch64 registers and system instructions ............... K12-5665
K12.3 Functional index of AArch64 registers and system instructions ................. K12-5674
K12.4 Alphabetical index of AArch32 registers and system instructions ............... K12-5684
K12.5 Functional index of AArch32 registers and system instructions ................. K12-5692
K12.6 Alphabetical index of memory-mapped registers ....................................... K12-5702
K12.7 Functional index of memory-mapped registers ......................................... K12-5707

Glossary
Preface

This preface introduces the ARM Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. It contains the following sections:

- About this manual on page xvi.
- Using this manual on page xviii.
- Conventions on page xxiii.
- Additional reading on page xxv.
- Feedback on page xxvi.

--- Note

This document describes only the ARMv8-A architecture profile. For the behaviors required by the ARMv7-A and ARMv7-R architecture profiles, see the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition.
About this manual

This manual describes the ARM® architecture v8, ARMv8. The architecture describes the operation of an ARMv8-A Processing element (PE), and this manual includes descriptions of:

- The two Execution states, AArch64 and AArch32.
- The instruction sets:
  - In AArch32 state, the A32 and T32 instruction sets, that are compatible with earlier versions of the ARM architecture.
  - In AArch64 state, the A64 instruction set.
- The states that determine how a PE operates, including the current Exception level and Security state, and in AArch32 state the PE mode.
- The Exception model.
- The interprocessing model, that supports transitioning between AArch64 state and AArch32 state.
- The memory model, that defines memory ordering and memory management. This manual covers a single architecture profile, ARMv8-A, that defines a Virtual Memory System Architecture (VMSA).
- The programmers’ model, and its interfaces to System registers that control most PE and memory system features, and provide status information.
- The Advanced SIMD and floating-point instructions, that provide high-performance:
  - Single-precision and double-precision floating-point operations.
  - Conversions between double-precision, single-precision, and half-precision floating-point values.
  - Integer, single-precision floating-point, and in A64, double-precision vector operations in all instruction sets.
  - Double-precision floating-point vector operations in the A64 instruction set.
- The security model, that provides two security states to support secure applications.
- The virtualization model, that support the virtualization of Non-secure operation.
- The Debug architecture, that provides software access to debug features.

This manual gives the assembler syntax for the instructions it describes, meaning that it describes instructions in textual form. However, this manual is not a tutorial for ARM assembler language, nor does it describe ARM assembler language, except at a very basic level. To make effective use of ARM assembler language, read the documentation supplied with the assembler being used.

This manual is organized into parts:

**Part A** Provides an introduction to the ARMv8-A architecture, and an overview of the AArch64 and AArch32 Execution states.

**Part B** Describes the application level view of the AArch64 Execution state, meaning the view from EL0. It describes the application level view of the programmers’ model and the memory model.

**Part C** Describes the A64 instruction set, that is available in the AArch64 Execution state. The descriptions for each instruction also include the precise effects of each instruction when executed at EL0, described as unprivileged execution, including any restrictions on its use, and how the effects of the instruction differ at higher Exception levels. This information is of primary importance to authors and users of compilers, assemblers, and other programs that generate ARM machine code.

**Part D** Describes the system level view of the AArch64 Execution state. It includes details of the System registers, most of which are not accessible from EL0, and the system level view of the programmers’ model and the memory model. This part includes the description of self-hosted debug.
Part E  Describes the application level view of the AArch32 Execution state, meaning the view from the EL0. It describes the application level view of the programmers’ model and the memory model.

Note
In AArch32 state, execution at EL0 is execution in User mode.

Part F  Describes the T32 and A32 instruction sets, that are available in the AArch32 Execution state. These instruction sets are backwards-compatible with earlier versions of the ARM architecture. This part describes the precise effects of each instruction when executed in User mode, described as unprivileged execution or execution at EL0, including any restrictions on its use, and how the effects of the instruction differ at higher Exception levels. This information is of primary importance to authors and users of compilers, assemblers, and other programs that generate ARM machine code.

Note
User mode is the only mode where software execution is unprivileged.

Part G  Describes the system level view of the AArch32 Execution state, that is generally compatible with earlier versions of the ARM architecture. This part includes details of the System registers, most of which are not accessible from EL0, and the instruction interface to those registers. It also describes the system level view of the programmers’ model and the memory model.

Part H  Describes the Debug architecture for external debug. This provides configuration, breakpoint and watchpoint support, and a Debug Communications Channel (DCC) to a debug host.

Part I  Describes additional features of the architecture that are not closely coupled to a processing element (PE), and therefore are accessed through memory-mapped interfaces. Some of these features are OPTIONAL.

Part J  Provides pseudocode that describes various features of the ARMv8 architecture.

Part K, Appendixes
Provide additional information. Some appendixes give information that is not part of the ARMv8 architectural requirements. The cover page of each appendix indicates its status.
Using this manual

The information in this manual is organized into parts, as described in this section.

Part A, Introduction and Architecture Overview

Part A gives an overview of the ARMv8-A architecture profile, including its relationship to the other ARM PE architectures. It introduces the terminology used to describe the architecture, and gives an overview of the Executions states, AArch64 and AArch32. It contains the following chapter:

Chapter A1 Introduction to the ARMv8 Architecture
Read this for an introduction to the ARMv8 architecture.

Part B, The AArch64 Application Level Architecture

Part B describes the AArch64 state application level view of the architecture. It contains the following chapters:

Chapter B1 The AArch64 Application Level Programmers’ Model
Read this for an application level description of the programmers’ model for software executing in AArch64 state. It describes execution at EL0 when EL0 is using AArch64 state.

Chapter B2 The AArch64 Application Level Memory Model
Read this for an application level description of the memory model for software executing in AArch64 state. It describes the memory model for execution in EL0 when EL0 is using AArch64 state. It includes information about ARM memory types, attributes, and memory access controls.

Part C, The A64 Instruction Set

Part C describes the A64 instruction set, that is used in AArch64 state. It contains the following chapters:

Chapter C1 The A64 Instruction Set
Read this for a description of the A64 instruction set and common instruction operation details.

Chapter C2 About the A64 Instruction Descriptions
Read this to understand the format of the A64 instruction descriptions.

Chapter C3 A64 Instruction Set Overview
Read this for an overview of the individual A64 instructions, that are divided into five functional groups.

Chapter C4 A64 Instruction Set Encoding
Read this for a description of the A64 instruction set encoding.

Chapter C5 The A64 System Instruction Class
Read this for a description of the AArch64 system instructions and register descriptions, and the system instruction class encoding space.

Chapter C6 A64 Base Instruction Descriptions
Read this for information on key aspects of the A64 base instructions and for descriptions of the individual instructions, which are listed in alphabetical order.

Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions
Read this for information on key aspects of the A64 Advanced SIMD and floating-point instructions and for descriptions of the individual instructions, which are listed in alphabetical order.
Part D, The AArch64 System Level Architecture

Part D describes the AArch64 state system level view of the architecture. It contains the following chapters:

Chapter D1 The AArch64 System Level Programmers’ Model
Read this for a description of the AArch64 state system level view of the programmers’ model.

Chapter D2 AArch64 Self-hosted Debug
Read this for an introduction to, and a description of, self-hosted debug in AArch64 state.

Chapter D3 The AArch64 System Level Memory Model
Read this for a description of the AArch64 state system level view of the general features of the memory system.

Chapter D4 The AArch64 Virtual Memory System Architecture
Read this for a system level view of the AArch64 Virtual Memory System Architecture (VMSA), the memory system architecture of an ARMv8 implementation that is executing in AArch64 state.

Chapter D5 The Performance Monitors Extension
Read this for a description of an implementation of the ARM Performance Monitors, that are an optional non-invasive debug component.

Chapter D6 The Generic Timer in AArch64 state
Read this for a description of the AArch64 view of an implementation of the ARM Generic Timer.

Chapter D7 AArch64 System Register Descriptions
Read this for an introduction to, and description of, each of the AArch64 System registers.

Part E, The AArch32 Application Level Architecture

Part E describes the AArch32 state application level view of the architecture. It contains the following chapters:

Chapter E1 The AArch32 Application Level Programmers’ Model
Read this for an application level description of the programmers’ model for software executing in AArch32 state. It describes execution at EL0 when EL0 is using AArch32 state.

Chapter E2 The AArch32 Application Level Memory Model
Read this for an application level description of the memory model for software executing in AArch32 state. It describes the memory model for execution in EL0 when EL0 is using AArch32 state. It includes information about ARM memory types, attributes, and memory access controls.

Part F, The AArch32 Instruction Sets

Part F describes the T32 and A32 instruction sets, that are used in AArch32 state. It contains the following chapters:

Chapter F1 The AArch32 Instruction Sets Overview
Read this for an overview of the T32 and A32 instruction sets.

Chapter F2 About the T32 and A32 Instruction Descriptions
Read this to understand the format of the T32 and A32 instruction descriptions.

Chapter F3 The T32 Instruction Set Encoding
Read this for a description of the T32 instruction set encoding. This includes the T32 encoding of the Advanced SIMD and floating-point instructions.

Chapter F4 The A32 Instruction Set Encoding
Read this for a description of the A32 instruction set encoding. This includes the A32 encoding of the Advanced SIMD and floating-point instructions.
Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions
Read this for a description of each of the T32 and A32 base instructions.

Chapter F6 T32 and A32 Advanced SIMD and floating-point Instruction Descriptions
Read this for a description of each of the T32 and A32 Advanced SIMD and floating-point instructions.

Part G, The AArch32 System Level Architecture

Part G describes the AArch32 state system level view of the architecture. It contains the following chapters:

Chapter G1 The AArch32 System Level Programmers’ Model
Read this for a description of the AArch32 state system level view of the programmers’ model for execution in an Exception level that is using AArch32.

Chapter G2 AArch32 Self-hosted Debug
Read this for an introduction to, and a description of, self-hosted debug in AArch64 state.

Chapter G3 The AArch32 System Level Memory Model
Read this for a system level view of the general features of the memory system.

Chapter G4 The AArch32 Virtual Memory System Architecture
Read this for a description of the AArch32 Virtual Memory System Architecture (VMSA).

Chapter G5 The Generic Timer in AArch32 state
Read this for a description of the AArch32 view of an implementation of the ARM Generic Timer.

Chapter G6 AArch32 System Register Descriptions
Read this for a description of each of the AArch32 System registers.

Part H, External Debug

Part H describes the architecture for external debug. It contains the following chapters:

Chapter H1 About External Debug
Read this for an introduction to external debug, and a definition of the scope of this part of the manual.

Chapter H2 Debug State
Read this for a description of debug state, which the PE might enter as the result of a Halting debug event.

Chapter H3 Halting Debug Events
Read this for a description of the external debug events referred to as Halting debug events.

Chapter H4 The Debug Communication Channel and Instruction Transfer Register
Read this for a description of the communication between a debugger and the PE debug logic using the Debug Communications Channel and the Instruction Transfer register.

Chapter H5 The Embedded Cross-Trigger Interface
Read this for a description of the embedded cross-trigger interface.

Chapter H6 Debug Reset and Powerdown Support
Read this for a description of reset and powerdown support in the Debug architecture.
Chapter H7 The PC Sample-based Profiling Extension
Read this for a description of the PC Sample-based Profiling Extension that is an OPTIONAL extension to an ARMv8 implementation.

Chapter H8 About the External Debug Registers
Read this for some additional information about the external debug registers.

Chapter H9 External Debug Register Descriptions
Read this for a description of each external debug register.

Part I, Memory-mapped Components of the ARMv8 Architecture
Part I describes the memory-mapped components in the architecture. It contains the following chapters:

Chapter I1 System Level Implementation of the Generic Timer
Read this for a definition of a system level implementation of the Generic Timer.

Chapter I2 Recommended External Interface to the Performance Monitors
Read this for a description of the recommended memory-mapped and external debug interfaces to the Performance Monitors.

Chapter I3 External System Control Register Descriptions
Read this for a description of each memory-mapped system control register.

Part J, Architectural Pseudocode
Part J contains pseudocode that describes various features of the ARM architecture. It contains the following chapter:

Chapter J1 ARMv8 Pseudocode
Read this for the pseudocode definitions that describe various features of the ARMv8 architecture, for operation in AArch64 state and in AArch32 state.

Part K, Appendixes
This manual contains the following appendixes:

Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors
Read this for a description of the architecturally-required constraints on UNPREDICTABLE behaviors in the ARMv8 architecture, including AArch32 behaviors that were UNPREDICTABLE in previous versions of the architecture.

Appendix K2 Recommended External Debug Interface
Read this for a description of the recommended external debug interface.

Note
This description is not part of the ARM architecture specification. It is included here as supplementary information, for the convenience of developers and users who might require this information.

Appendix K3 Recommendations for Performance Monitors Event Numbers for IMPLEMENTATION DEFINED Events
Read this for a description of ARM recommendations for the use of the IMPLEMENTATION DEFINED event numbers.
Appendix K4 Recommendations for reporting memory attributes on an interconnect
Read this for the ARM recommendations about how the architectural memory attributes are reported on an interconnect.

Appendix K5 ARMv8 Changes to the T32 and A32 Instruction Sets
Read this for a summary of the changes that are introduced to the T32 and A32 instruction sets in ARMv8.

Appendix K6 Legacy Instruction Syntax for AArch32 Instruction Sets
Read this for information about the pre-U AL syntax of the AArch32 instruction sets, which can still be valid for the A32 instruction set.

Appendix K7 Address Translation Examples
Read this for examples of translation table lookups using the translation regimes described in Chapter D4 The AArch64 Virtual Memory System Architecture and Chapter G4 The AArch32 Virtual Memory System Architecture.

Appendix K8 Example OS Save and Restore Sequences
Read this for software examples that perform the OS Save and Restore sequences for an ARMv8 debug implementation.

__Note__
Chapter H6 Debug Reset and Powerdown Support describes the OS Save and Restore mechanism.

Appendix K9 Recommended Upload and Download Processes for External Debug
Read this for information about implementing and using the ARM architecture.

__Note__
This description is not part of the ARM architecture specification. It is included here as supplementary information, for the convenience of developers and users who might require this information.

Appendix K10 Barrier Litmus Tests
Read this for examples of the use of barrier instructions provided by the ARMv8 architecture.

__Note__
This description is not part of the ARM architecture specification. It is included here as supplementary information, for the convenience of developers and users who might require this information.

Appendix K11 ARM Pseudocode Definition
Read this for definitions of the AArch32 pseudocode.

Appendix K12 Registers Index
Read this for an alphabetic and functional index of AArch32 and AArch64 registers, and memory-mapped registers.
Conventions

The following sections describe conventions that this book can use:

- **Typographic conventions.**
- **Signals.**
- **Numbers.**
- **Pseudocode descriptions.**
- **Assembler syntax descriptions on page xxiv.**

Typographic conventions

The typographical conventions are:

- **italic** Introduces special terminology, and denotes citations.
- **bold** Denotes signal names, and is used for terms in descriptive lists, where appropriate.
- **monospace** Used for assembler syntax descriptions, pseudocode, and source code examples. Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.

**SMALL CAPITALS**

Used in body text for a few terms that have specific technical meanings, and are defined in the *Glossary*.

**Colored text** Indicates a link. This can be:

- A URL, for example `http://infocenter.arm.com`.
- A cross-reference, that includes the page number of the referenced information if it is not on the current page, for example, *Assembler syntax descriptions on page xxiv*.
- A link, to a chapter or appendix, or to a glossary entry, or to the section of the document that defines the colored term, for example *Simple sequential execution* or SCTLR.

Signals

In general this specification does not define hardware signals, but it does include some signal examples and recommendations. The signal conventions are:

**Signal level** The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

**Lower-case n** At the start or end of a signal name denotes an active-LOW signal.

Numbers

Numbers are normally written in decimal. Binary numbers are preceded by `0b`, and hexadecimal numbers by `0x`. In both cases, the prefix and the associated value are written in a monospace font, for example `0xFFFF0000`. To improve readability, long numbers can be written with an underscore separator between every four characters, for example `0xFFFF_0000_0000_0000`. Ignore any underscores when interpreting the value of a number.

Pseudocode descriptions

This manual uses a form of pseudocode to provide precise descriptions of the specified functionality. This pseudocode is written in monospace font, and is described in *Appendix K11 ARM Pseudocode Definition*. 
Assembler syntax descriptions

This manual contains numerous syntax descriptions for assembler instructions and for components of assembler instructions. These are shown in a monospace font, and use the conventions described in *Structure of the A64 assembler language* on page C1-123, Appendix K11 *ARM Pseudocode Definition*, and *Pseudocode operators and keywords* on page K12-5648.
Additional reading

This section lists relevant publications from ARM and third parties.

See the Infocenter, http://infocenter.arm.com, for access to ARM documentation.

ARM publications

- ARM® Debug Interface Architecture Specification, ADlv5.0 to ADlv5.2 (ARM IHI 0031).
- ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).
- ARM® CoreSight™ v2.0 Architecture Specification (ARM IHI 0029).
- ARM® Procedure Call Standard for the ARM 64-bit Architecture (ARM IHI 0055).

Other publications

The following publications are referred to in this manual, or provide more information:

Feedback

ARM welcomes feedback on its documentation.

Feedback on this manual

If you have comments on the content of this manual, send an e-mail to errata@arm.com. Give:

• The title.
• The number, ARM DDI 0487A.k.
• The page numbers to which your comments apply.
• A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.
Part A

ARMv8 Architecture Introduction and Overview
Chapter A1
Introduction to the ARMv8 Architecture

This chapter introduces the ARM architecture. It contains the following sections:

• About the ARM architecture on page A1-30.
• ARMv8 architectural concepts on page A1-33.
• Supported data types on page A1-36.
• Floating-point and Advanced SIMD support on page A1-46.
• Cryptographic Extension on page A1-52.
• The ARM memory model on page A1-53.
A1.1 About the ARM architecture

The ARM architecture described in this Architecture Reference Manual defines the behavior of an abstract machine, referred to as a *processing element*, often abbreviated to PE. Implementations compliant with the ARM architecture must conform to the described behavior of the processing element. It is not intended to describe how to build an implementation of the PE, nor to limit the scope of such implementations beyond the defined behaviors.

Except where the architecture specifies differently, the programmer-visible behavior of an implementation that is compliant with the ARM architecture must be the same as a simple sequential execution of the program on the processing element. This programmer-visible behavior does not include the execution time of the program.

The ARM Architecture Reference Manual also describes rules for software to use the processing element.

The ARM architecture includes definitions of:

- An associated debug architecture, see:
  - Chapter D2 AArch64 Self-hosted Debug.
  - Chapter G2 AArch32 Self-hosted Debug.
  - Part H of this manual, External Debug on page 4837.
- Associated trace architectures, that define trace macrocells that implementers can implement with the associated processor hardware. For more information see the Embedded Trace Macrocell Architecture Specification.

The ARM architecture is a *Reduced Instruction Set Computer* (RISC) architecture with the following RISC architecture features:

- A large uniform register file.
- A *load/store* architecture, where data-processing operations only operate on register contents, not directly on memory contents.
- Simple addressing modes, with all load/store addresses determined from register contents and instruction fields only.

The architecture defines the interaction of the PE with memory, including caches, and includes a memory translation system. It also describes how multiple PEs interact with each other and with other observers in a system.

This document defines the ARMv8-A architecture *profile*. See *Architecture profiles* on page A1-32 for more information.

The ARM architecture supports implementations across a wide range of performance points. Implementation size, performance, and very low power consumption are key attributes of the ARM architecture.

An important feature of the ARMv8 architecture is backwards compatibility, combined with the freedom for optimal implementation in a wide range of standard and more specialized use cases. The ARMv8 architecture supports:

- A 64-bit Execution state, AArch64.
- A 32-bit Execution state, AArch32, that is compatible with previous versions of the ARM architecture.

**Note**

- The AArch32 Execution state is compatible with the ARMv7-A architecture profile, and enhances that profile to support some features included in the AArch64 Execution state.
- This document describes only the ARMv8-A architecture profile. For the behaviors required by the ARMv7-A and ARMv7-R architecture profiles, see the *ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition*.

Features that are optional are explicitly defined as such in this Manual.

**Note**

The presence of an ID register field for a feature does not imply that the feature is optional.
Both Execution states support SIMD and floating-point instructions:

- AArch32 state provides:
  - SIMD instructions in the base instruction sets, that operate on the 32-bit general-purpose registers.
  - Advanced SIMD instructions that operate on registers in the SIMD and floating-point register (SIMD&FP register) file.
  - Floating-point instructions that operate on registers in the SIMD&FP register file.

- AArch64 state provides:
  - Advanced SIMD instructions that operate on registers in the SIMD&FP register file.
  - Floating-point instructions that operate on registers in the SIMD&FP register file.

**Note**

See *Conventions on page xxiii* for information about conventions used in this manual, including the use of SMALL CAPITALS for particular terms that have ARM-specific meanings that are defined in the *Glossary*. 
### A1.2 Architecture profiles

The ARM architecture has evolved significantly since its introduction, and ARM continues to develop it. Eight major versions of the architecture have been defined to date, denoted by the version numbers 1 to 8. Of these, the first three versions are now obsolete.

The generic names AArch64 and AArch32 describe the 64-bit and 32-bit Execution states:

**AArch64**
Is the 64-bit Execution state, meaning addresses are held in 64-bit registers, and instructions in the base instruction set can use 64-bit registers for their processing. AArch64 state supports the A64 instruction set.

**AArch32**
Is the 32-bit Execution state, meaning addresses are held in 32-bit registers, and instructions in the base instruction sets use 32-bit registers for their processing. AArch32 state supports the T32 and A32 instruction sets.

---

**Note**

The Base instruction set comprises the supported instructions other than the Advanced SIMD and floating-point instructions.

---

See sections *Execution state on page A1-33* and *The ARM instruction sets on page A1-34* for more information.

ARM defines three architecture profiles:

**A**
Application profile, described in this manual:
- Supports a Virtual Memory System Architecture (VMSA) based on a Memory Management Unit (MMU).

---

**Note**

An ARMv8-A implementation can be called an AArchv8-A implementation.

---

- Supports the A64, A32, and T32 instruction sets.

**R**
Real-time profile:
- Supports a Protected Memory System Architecture (PMSA) based on a Memory Protection Unit (MPU).
  - Supports the A32 and T32 instruction sets.

**M**
Microcontroller profile:
- Implements a programmers' model designed for low-latency interrupt processing, with hardware stacking of registers and support for writing interrupt handlers in high-level languages.
  - Implements a variant of the R-profile PMSA.
  - Supports a variant of the T32 instruction set.

---

**Note**

This Architecture Reference Manual describes only the ARMv8-A profile.

---

For information about the R and M architecture profiles, and earlier ARM architecture versions see:
- The *ARM®v7-M Architecture Reference Manual*.
- The *ARM®v6-M Architecture Reference Manual*.

### A1.2.1 Debug architecture version

The ARM Debug architecture is fully integrated with the architecture, and does not have a separate version number.
A1.3 ARMv8 architectural concepts

ARMv8 introduces major changes to the ARM architecture, while maintaining a high level of consistency with previous versions of the architecture. The ARMv8 Architecture Reference Manual includes significant changes in the terminology used to describe the architecture, and this section introduces both the ARMv8 architectural concepts and the associated terminology.

The following subsections describe key ARMv8 architectural concepts. Each section introduces the corresponding terms that are used to describe the architecture:

- **Execution state.**
- **The ARM instruction sets on page A1-34.**
- **System registers on page A1-34.**
- **ARMv8 Debug on page A1-35.**

A1.3.1 Execution state

The Execution state defines the PE execution environment, including:

- The supported register widths.
- The supported instruction sets.
- Significant aspects of:
  - The exception model.
  - The Virtual Memory System Architecture (VMSA).
  - The programmers’ model.

The Execution states are:

**AArCh64** The 64-bit Execution state. This Execution state:

- Provides 31 64-bit general-purpose registers, of which X30 is used as the procedure link register.
- Provides a 64-bit program counter (PC), stack pointers (SPs), and exception link registers (ELRs).
- Provides 32 128-bit registers for SIMD vector and scalar floating-point support.
- Provides a single instruction set, A64. For more information, see *The ARM instruction sets on page A1-34.*
- Defines the ARMv8 Exception model, with up to four Exception levels, EL0 - EL3, that provide an execution privilege hierarchy, see *Exception levels on page D1-1498.*
- Provides support for 64-bit virtual addressing. For more information, including the limits on address ranges, see Chapter D4 *The AArCh64 Virtual Memory System Architecture.*
- Defines a number of Process state (PSTATE) elements that hold PE state. The A64 instruction set includes instructions that operate directly on various PSTATE elements.
- Names each System register using a suffix that indicates the lowest Exception level at which the register can be accessed.

**AArCh32** The 32-bit Execution state. This Execution state:

- Provides 13 32-bit general-purpose registers, and a 32-bit PC, SP, and link register (LR). The LR is used as both an ELR and a procedure link register. Some of these registers have multiple banked instances for use in different PE modes.
- Provides a single ELR, for exception returns from Hyp mode.
- Provides 32 64-bit registers for Advanced SIMD vector and scalar floating-point support.
- Provides two instruction sets, A32 and T32. For more information, see *The ARM instruction sets on page A1-34.*
- Supports the ARMv7-A exception model, based on PE modes, and maps this onto the ARMv8 Exception model, that is based on the Exception levels.
- Provides support for 32-bit virtual addressing.
• Defines a number of Process state (PSTATE) elements that hold PE state. The A32 and T32 instruction sets include instructions that operate directly on various PSTATE elements, and instructions that access PSTATE by using the Application Program Status Register (APSR) or the Current Program Status Register (CPSR).

Later subsections give more information about the different properties of the Execution states.

Transitioning between the AArch64 and AArch32 Execution states is known as interprocessing. The PE can move between Execution states only on a change of Exception level, and subject to the rules given in Interprocessing on page D1-1607. This means different software layers, such as an application, an operating system kernel, and a hypervisor, executing at different Exception levels, can execute in different Execution states.

A1.3.2 The ARM instruction sets

In ARMv8 the possible instruction sets depend on the Execution state:

AArch64

AArch64 state supports only a single instruction set, called A64. This is a fixed-length instruction set that uses 32-bit instruction encodings. For information on the A64 instruction set, see Chapter C3 A64 Instruction Set Overview.

AArch32

AArch32 state supports the following instruction sets:

A32 This is a fixed-length instruction set that uses 32-bit instruction encodings.

T32 This is a variable-length instruction set that uses both 16-bit and 32-bit instruction encodings.

In previous documentation, these instruction sets were called the ARM and Thumb instruction sets. ARMv8 extends each of these instruction sets. In AArch32 state, the Instruction set state determines the instruction set that the PE executes.

For information on the A32 and T32 instruction sets, see Chapter F1 The AArch32 Instruction Sets Overview.

The ARMv8 instruction sets support SIMD and scalar floating-point instructions. See Floating-point and Advanced SIMD support on page A1-46.

A1.3.3 System registers

System registers provide control and status information of architected features.

The System registers use a standard naming format: <register_name>.<bit_field_name> to identify specific registers as well as control and status bits within a register.

Bits can also be described by their numerical position in the form <register_name>[x:y] or the generic form bits[x:y].

In addition, in AArch64 state, most register names include the lowest Exception level that can access the register as a suffix to the register name:

• <register_name>_ELx, where x is 0, 1, 2, or 3.

For information about Exception levels, see Exception levels on page D1-1498.

The System registers comprise:

• The following registers that are described in this manual:
  — General system control registers.
  — Debug registers.
  — Generic Timer registers.
  — Optionally, Performance Monitor registers.
• Optionally, one or more of the following groups of registers that are defined in other ARM architecture specifications:
  — Trace System registers, as defined in the *Embedded Trace Macrocell Architecture Specification, ETMv4*.  
  — Generic Interrupt Controller (GIC) System registers, see *The ARM Generic Interrupt Controller System registers*.  

For information about the AArch64 System registers, see *Chapter D7 AArch64 System Register Descriptions*.  
For information about the AArch32 System registers, see *Chapter G6 AArch32 System Register Descriptions*.  

**The ARM Generic Interrupt Controller System registers**  
From version 3 of the ARM Generic Interrupt Controller architecture, GICv3, the GIC architecture specification defines a System register interface to some of its functionality. The System register summaries in this manual include these registers, see:

• *About the GIC System registers on page C5-290*, for more information about the AArch64 GIC System registers.  
• *Generic Interrupt Controller System registers, functional groups on page G4-4207*, for more information about the AArch32 GIC System registers.  

These sections give only short overviews of the GIC System registers. For more information, including descriptions of the registers, see the *ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0* (ARM IHI 0069).  

—— Note ———  
The programmers’ model for earlier versions of the GIC architecture is wholly memory-mapped.  

**A1.3.4 ARMv8 Debug**  
ARMv8 supports the following:  

**Self-hosted debug**  
In this model, the PE generates *debug exceptions*. Debug exceptions are part of the ARMv8 Exception model.  

**External debug**  
In this model, *debug events* cause the PE to enter *Debug state*. In Debug state the PE is controlled by an external debugger.  

All ARMv8 implementations support both models. The model chosen by a particular user depends on the debug requirements during different stages of the design and development life cycle of the product. For example, external debug might be used during debugging of the hardware implementation and OS bring-up, and self-hosted debug might be used during application development.  

For more information about self-hosted debug:  
• In AArch64 state, see *Chapter D2 AArch64 Self-hosted Debug*.  
• In AArch32 state, see *Chapter G2 AArch32 Self-hosted Debug*.  

For more information about external debug, see *Part H External Debug*.  


A1.4 Supported data types

The ARMv8 architecture supports the following integer data types:

- **Byte**: 8 bits.
- **Halfword**: 16 bits.
- **Word**: 32 bits.
- **Doubleword**: 64 bits.
- **Quadword**: 128 bits.

The architecture also supports the following floating-point data types:

- Half-precision, see [Half-precision floating-point formats](#) on page A1-40 for details.
- Double-precision, see [Double-precision floating-point format](#) on page A1-43 for details.

It also supports:

- Fixed-point interpretation of words and doublewords. See [Fixed-point format](#) on page A1-44.
- Vectors, where a register holds multiple elements, each of the same data type. See [Vector formats](#) on page A1-37 for details.

The ARMv8 architecture provides two register files:

- A general-purpose register file.
- A SIMD&FP register file.

In each of these, the possible register widths depend on the Execution state.

In AArch64 state:

- A general-purpose register file contains 64-bit registers:
  - Many instructions can access these registers as 64-bit registers or as 32-bit registers, using only the bottom 32 bits.
- A SIMD&FP register file contains 128-bit registers:
  - The quadword integer data types only apply to the SIMD&FP register file.
  - The floating-point data types only apply to the SIMD&FP register file.
  - While the AArch64 vector registers support 128-bit vectors, the effective vector length can be 64-bits or 128-bits depending on the A64 instruction encoding used, see [Instruction Mnemonics](#) on page C1-123.

For more information on the register files in AArch64 state, see [Registers in AArch64 Execution state](#) on page B1-59.

In AArch32 state:

- A general-purpose register file contains 32-bit registers:
  - Two 32-bit registers can support a doubleword.
  - Vector formatting is supported, see [Figure A1-4](#) on page A1-40.
- A SIMD&FP register file contains 64-bit registers:
  - AArch32 state does not support quadword integer or floating-point data types.

**Note**

Two consecutive 64-bit registers can be used as a 128-bit register.

For more information on the register files in AArch32 state, see [The general-purpose registers, and the PC, in AArch32 state](#) on page E1-2291.
A1.4.1 Vector formats

In an implementation that includes the SIMD instructions that operate on the SIMD&FP register file, a register can hold one or more packed elements, all of the same size and type. The combination of a register and a data type describes a vector of elements. The vector is considered to be an array of elements of the data type specified in the instruction. The number of elements in the vector is implied by the size of the data elements and the size of the register.

Vector indices are in the range 0 to (number of elements – 1). An index of 0 refers to the least significant end of the vector.

Vector formats in AArch64 state

In AArch64 state, the SIMD&FP registers can be referred to as Vn, where n is a value from 0 to 31.

The SIMD&FP registers support three data formats for loads, stores and data-processing operations:

• A single, scalar, element in the least significant bits of the register.
• A 64-bit vector of byte, halfword, or word elements.
• A 128-bit vector of byte, halfword, word or doubleword elements.

The element sizes are defined in Table A1-1 with the vector format described as:

• For a 128-bit vector: Vn{.2D, .4S, .8H, .16B}.
• For a 64-bit vector: Vn{.1D, .2S, .4H, .8B}.

Table A1-1 SIMD elements in AArch64 state

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>8 bits</td>
</tr>
<tr>
<td>H</td>
<td>16 bits</td>
</tr>
<tr>
<td>S</td>
<td>32 bits</td>
</tr>
<tr>
<td>D</td>
<td>64 bits</td>
</tr>
</tbody>
</table>

Figure A1-1 on page A1-38 shows the SIMD vectors in AArch64 state.
Vector formats in AArch32 state

Table A1-2 shows the available formats. Each instruction description specifies the data types that the instruction supports.

**Table A1-2 Advanced SIMD data types in AArch32 state**

<table>
<thead>
<tr>
<th>Data type specifier</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>.&lt;size&gt;</td>
<td>Any element of &lt;size&gt; bits</td>
</tr>
<tr>
<td>.F&lt;size&gt;</td>
<td>Floating-point number of &lt;size&gt; bits</td>
</tr>
<tr>
<td>.I&lt;size&gt;</td>
<td>Signed or unsigned integer of &lt;size&gt; bits</td>
</tr>
<tr>
<td>.P&lt;size&gt;</td>
<td>Polynomial over {0, 1} of degree less than &lt;size&gt;</td>
</tr>
<tr>
<td>.S&lt;size&gt;</td>
<td>Signed integer of &lt;size&gt; bits</td>
</tr>
<tr>
<td>.U&lt;size&gt;</td>
<td>Unsigned integer of &lt;size&gt; bits</td>
</tr>
</tbody>
</table>

*Polynomial arithmetic over \{0, 1\} on page A1-45* describes the polynomial data type.

The .F16 data type is the half-precision data type selected by the FPSCR.AHP bit.

The .F32 data type is the ARM standard single-precision floating-point data type, see *Single-precision floating-point format on page A1-42*.

The instruction definitions use a data type specifier to define the data types appropriate to the operation. Figure A1-2 on page A1-39 shows the hierarchy of the Advanced SIMD data types.
For example, a multiply instruction must distinguish between integer and floating-point data types.

An integer multiply instruction that generates a double-width (long) result must specify the input data types as signed or unsigned. However, some integer multiply instructions use modulo arithmetic, and therefore do not have to distinguish between signed and unsigned inputs.

Figure A1-3 on page A1-40 shows the Advanced SIMD vectors in AArch32 state.

--- Note ---

In AArch32 state, a pair of even and following odd numbered doubleword registers can be concatenated and treated as a single quadword register.
### A1.4 Supported data types

#### Figure A1-3 Advanced SIMD vectors in AArch32 state

The AArch32 general-purpose registers support vectors for use by the SIMD instructions in the Base instruction set. Figure A1-4 shows these formats, that means that a general-purpose register can be treated as either two halfwords or four bytes.

<table>
<thead>
<tr>
<th>128-bit vector of double-precision (64-bit) elements</th>
<th>128-bit vector of single-precision (32-bit) elements</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>128-bit vector of 16-bit elements</td>
<td>128-bit vector of 8-bit elements</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>64-bit vector of 32-bit elements</td>
<td>64-bit vector of 16-bit elements</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>32-bit general-purpose register as a set of two halfwords</td>
<td>32-bit general-purpose register as a set of four bytes</td>
</tr>
</tbody>
</table>

#### A1.4.2 Half-precision floating-point formats

ARMv8 supports two half-precision floating-point formats:

- IEEE half-precision, as described in the IEEE 754-2008 standard.
- Alternative half-precision.

---

**Note**

Half-precision floating-point formats can only be converted to and from other floating-point formats. They cannot be used in any other data-processing operations. This applies to both AArch32 state and AArch64 state.
The description of IEEE half-precision includes ARM-specific details that are left open by the standard, and is only an introduction to the formats and to the values they can contain. For more information, especially on the handling of infinities, NaNs and signed zeros, see the IEEE 754 standard.

For both half-precision floating-point formats, the layout of the 16-bit format is the same. The format is:

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>exponent</td>
<td>fraction</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The interpretation of the format depends on the value of the exponent field, bits[14:10] and on which half-precision format is being used.

0 < exponent < 0x1F

The value is a normalized number and is equal to:

\[(–1)^S \times 2^{(\text{exponent}-15)} \times (\text{1.fraction})\]

The minimum positive normalized number is \(2^{-14}\), or approximately \(6.104 \times 10^{-5}\).

The maximum positive normalized number is \((2 – 2^{-10}) \times 2^{15}\), or 65504.

Larger normalized numbers can be expressed using the alternative format when the exponent == 0x1F.

exponent == 0

The value is either a zero or a denormalized number, depending on the fraction bits:

fraction == 0

The value is a zero. There are two distinct zeros:

+0 when S==0

–0 when S==1.

fraction != 0

The value is a denormalized number and is equal to:

\[(–1)^S \times 2^{-14} \times (0.\text{fraction})\]

The minimum positive denormalized number is \(2^{-24}\), or approximately \(5.960 \times 10^{-8}\).

exponent == 0x1F

The value depends on which half-precision format is being used:

**IEEE half-precision**

The value is either an infinity or a Not a Number (NaN), depending on the fraction bits:

fraction == 0

The value is an infinity. There are two distinct infinities:

**+infinity** When S==0. This represents all positive numbers that are too big to be represented accurately as a normalized number.

**-infinity** When S==1. This represents all negative numbers with an absolute value that is too big to be represented accurately as a normalized number.

fraction != 0

The value is a NaN, and is either a **quiet NaN** or a **signaling NaN**.

The two types of NaN are distinguished by their most significant fraction bit, bit[9]:

bit[9] == 0 The NaN is a signaling NaN. The sign bit can take any value, and the remaining fraction bits can take any value except all zeros.

bit[9] == 1 The NaN is a quiet NaN. The sign bit and remaining fraction bits can take any value.
Alternative half-precision
The value is a normalized number and is equal to:
\[-1^S \times 2^{16} \times (\text{1.fraction})\]
The maximum positive normalized number is \((2-2^{-10}) \times 2^{16}\) or 131008.

A1.4.3 Single-precision floating-point format

The single-precision floating-point format is as defined by the IEEE 754 standard.
This description includes ARM-specific details that are left open by the standard. It is only intended as an introduction to the formats and to the values they can contain. For full details, especially of the handling of infinities, NaNs and signed zeros, see the IEEE 754 standard.

A single-precision value is a 32-bit word with the format:

<table>
<thead>
<tr>
<th>31 30</th>
<th>23 22</th>
<th>(S)</th>
<th>exponent</th>
<th>fraction</th>
</tr>
</thead>
</table>

The interpretation of the format depends on the value of the exponent field, bits[30:23]:

0 < exponent < 0xFF

The value is a normalized number and is equal to:
\[-1^S \times 2^{(\text{exponent} – 127)} \times (\text{1.fraction})\]
The minimum positive normalized number is \(2^{-126}\), or approximately \(1.175 \times 10^{-38}\).
The maximum positive normalized number is \((2 – 2^{-23}) \times 2^{127}\), or approximately \(3.403 \times 10^{38}\).

exponent == 0

The value is either a zero or a denormalized number, depending on the fraction bits:

fraction == 0

The value is a zero. There are two distinct zeros:
+0 When \(S==0\).
–0 When \(S==1\).
These usually behave identically. In particular, the result is equal if +0 and –0 are compared as floating-point numbers. However, they yield different results in some circumstances. For example, the sign of the infinity produced as the result of dividing by zero depends on the sign of the zero. The two zeros can be distinguished from each other by performing an integer comparison of the two words.

fraction != 0

The value is a denormalized number and is equal to:
\[-1^S \times 2^{-126} \times (\text{0.fraction})\]
The minimum positive denormalized number is \(2^{-149}\), or approximately \(1.401 \times 10^{-45}\).
Denormalized numbers are always flushed to zero in Advanced SIMD processing in AArch32 state. They are optionally flushed to zero in floating-point processing and in Advanced SIMD processing in AArch64 state. For details see Flush-to-zero on page A1-49.

exponent == 0xFF

The value is either an infinity or a Not a Number (NaN), depending on the fraction bits:

fraction == 0

The value is an infinity. There are two distinct infinities:
+infinity When \(S==0\). This represents all positive numbers that are too big to be represented accurately as a normalized number.
–infinity When \(S==1\). This represents all negative numbers with an absolute value that is too big to be represented accurately as a normalized number.
fraction != 0

The value is a NaN, and is either a quiet NaN or a signaling NaN.

The two types of NaN are distinguished by their most significant fraction bit, bit[22]:

bit[22] == 0

The NaN is a signaling NaN. The sign bit can take any value, and the remaining fraction bits can take any value except all zeros.

bit[22] == 1

The NaN is a quiet NaN. The sign bit and remaining fraction bits can take any value.

Note

NaNs with different sign or fraction bits are distinct NaNs, but this does not mean software can use floating-point comparison instructions to distinguish them. This is because the IEEE 754 standard specifies that a NaN compares as unordered with everything, including itself.

A1.4.4 Double-precision floating-point format

The double-precision floating-point format is as defined by the IEEE 754 standard. Double-precision floating-point is supported by both floating-point and SIMD instructions in AArch64 state, and only by floating-point instructions in AArch32 state.

This description includes implementation-specific details that are left open by the standard. It is only intended as an introduction to the formats and to the values they can contain. For full details, especially of the handling of infinities, NaNs and signed zeros, see the IEEE 754 standard.

A double-precision value is a 64-bit doubleword, with the format:

<table>
<thead>
<tr>
<th>63 62</th>
<th>52 51</th>
<th>32 31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>exponent</td>
<td>fraction</td>
<td></td>
</tr>
</tbody>
</table>

Double-precision values represent numbers, infinities and NaNs in a similar way to single-precision values, with the interpretation of the format depending on the value of the exponent:

0 < exponent < 0x7FF

The value is a normalized number and is equal to:

\((-1)^S \times 2^{(\text{exponent-1023})} \times (1.\text{fraction})\)

The minimum positive normalized number is $2^{-1022}$, or approximately $2.225 \times 10^{-308}$.

The maximum positive normalized number is $2 - 2^{-52} \times 2^{1023}$, or approximately $1.798 \times 10^{308}$.

exponent == 0

The value is either a zero or a denormalized number, depending on the fraction bits:

fraction == 0

The value is a zero. There are two distinct zeros that behave in the same way as the two single-precision zeros:

+0 when S==0

−0 when S==1.

fraction != 0

The value is a denormalized number and is equal to:

\((-1)^S \times 2^{-1022} \times (0.\text{fraction})\)

The minimum positive denormalized number is $2^{-1074}$, or approximately $4.941 \times 10^{-324}$.
Optionally, denormalized numbers are flushed to zero in floating-point calculations. For details see "Flush-to-zero on page A1-49."

\[
\text{exponent} = 0x7FF
\]

The value is either an infinity or a NaN, depending on the fraction bits:

\[
\text{fraction} == 0
\]

The value is an infinity. As for single-precision, there are two infinities:

+\text{infinity} \quad \text{When } S == 0.
-\text{infinity} \quad \text{When } S == 1.

\[
\text{fraction} != 0
\]

The value is a NaN, and is either a quiet NaN or a signaling NaN.

The two types of NaN are distinguished by their most significant fraction bit, bit[51] of the doubleword:

\[
\text{bit}[51] == 0
\]

The NaN is a signaling NaN. The sign bit can take any value, and the remaining fraction bits can take any value except all zeros.

\[
\text{bit}[51] == 1
\]

The NaN is a quiet NaN. The sign bit and the remaining fraction bits can take any value.

For details of the default NaN see "NaN handling and the Default NaN on page A1-50."

---

**Note**

NaNs with different sign or fraction bits are distinct NaNs, but this does not mean software can use floating-point comparison instructions to distinguish them. This is because the IEEE 754 standard specifies that a NaN compares as unordered with everything, including itself.

---

**A1.4.5 Fixed-point format**

Fixed-point formats are used only for conversions between floating-point and fixed-point values. They apply to general-purpose registers.

Fixed-point values can be signed or unsigned, and can be 16-bit or 32-bit. Conversion instructions take an argument that specifies the number of fraction bits in the fixed-point number. That is, it specifies the position of the binary point.

**A1.4.6 Conversion between floating-point and fixed-point values**

ARMv8 supports the conversion of a scalar floating-point to or from a signed or unsigned fixed-point value in a general-purpose register.

The instruction argument \#fbits indicates that the general-purpose register holds a fixed-point number with \#fbits bits after the binary point, where \#fbits is in the range 1 to 64 for a 64-bit general-purpose register, or 1 to 32 for a 32-bit general-purpose register.

More specifically:

- For a 64-bit register \(X_d\):
  - The integer part is \(X_d[63:\#fbits]\).
  - The fractional part is \(X_d[\#fbits-1:0]\).

- For a 32-bit register \(W_d\) or \(R_d\):
  - The integer part is \(W_d[31:\#fbits]\) or \(R_d[31:\#fbits]\).
  - The fractional part is \(W_d[\#fbits-1:0]\) or \(R_d[\#fbits-1:0]\).
These instructions might generate the following exceptions:

**Invalid Operation** When the floating-point input is NaN or Infinity or when a numerical value cannot be represented within the destination register.

**Inexact** When the numeric result differs from the input.

**Input Denormal** When flush-to-zero mode is enabled and the denormal input is replaced by a zero.

--- Note ---
An out of range fixed-point result is saturated to the destination size.

---

### A1.4.7 Polynomial arithmetic over \{0, 1\}

Some SIMD instructions that operate on SIMD&FP registers can operate on polynomials over \{0, 1\}, see Supported data types on page A1-36. The polynomial data type represents a polynomial in \(x\) of the form \(b_{n-1}x^{n-1} + \ldots + b_1x + b_0\) where \(b_k\) is bit\([k]\) of the value.

The coefficients 0 and 1 are manipulated using the rules of Boolean arithmetic:
- \(0 + 0 = 1 + 1 = 0\)
- \(0 + 1 = 1 + 0 = 1\)
- \(0 \times 0 = 0 \times 1 = 1 \times 0 = 0\)
- \(1 \times 1 = 1\).

That is:
- Adding two polynomials over \{0, 1\} is the same as a bitwise exclusive OR.
- Multiplying two polynomials over \{0, 1\} is the same as integer multiplication except that partial products are exclusive-ORed instead of being added.

A64, A32 and T32 provide instructions for performing polynomial multiplication of 8-bit values.
- For AArch32, see `VMUL (integer and polynomial)` on page F6-3533 and `VMULL (integer and polynomial)` on page F6-3537.
- For AArch64, see `PMUL` on page C7-1137 and `PMULL, PMULL2` on page C7-1139.

The Cryptographic Extension adds the ability to perform long polynomial multiplies of 64-bit values. See `PMULL, PMULL2` on page C7-1139.

**Pseudocode description of polynomial multiplication**

In pseudocode, polynomial addition is described by the EOR operation on bitstrings. Polynomial multiplication is described by the `PolynomialMult()` function defined in Chapter J1 ARMv8 Pseudocode.
A1.5 Floating-point and Advanced SIMD support

Note

In AArch32 state, the SIMD instructions that operate on SIMD&FP registers are always described as the Advanced SIMD instructions, to distinguish them from the SIMD instructions in the base instruction sets, that operate on the 32-bit general-purpose registers. The A64 instruction set does not provide any SIMD instructions that operate on the general-purpose registers, and therefore some AArch64 state descriptions use SIMD as a synonym for Advanced SIMD. Unless the context clearly indicates otherwise, this section describes the support for SIMD instructions that operate on SIMD&FP registers.

ARMv8 can support the following levels of support for floating-point and Advanced SIMD instructions:

- Full floating-point and SIMD support without exception trapping.
- Full floating-point and SIMD support with exception trapping.
- No floating-point or SIMD support. This option is licensed only for implementations targeting specialised markets.

Note

All systems that support standard operating systems with rich application environments provide hardware support for floating-point and Advanced SIMD. It is a requirement of the ARM Procedure Call Standard for AArch64, see Procedure Call Standard for the ARM 64-bit Architecture.

ARMv8 supports single-precision (32-bit) and double-precision (64-bit) floating-point data types and arithmetic as defined by the IEEE 754 floating-point standard. It also supports the half-precision (16-bit) floating-point data type for data storage only, by supporting conversions between single-precision and half-precision data types and double-precision and half-precision data types.

The SIMD instructions provide packed Single Instruction Multiple Data (SIMD) and single-element scalar operations, and support:

- Single-precision and double-precision arithmetic in AArch64 state.
- Single-precision arithmetic only in AArch32 state.

Floating-point support in AArch64 state SIMD is IEEE 754-2008 compliant with:

- Configurable rounding modes.
- Configurable Default NaN behavior.
- Configurable Flush-to-zero behavior.

Floating-point computation using AArch32 Advanced SIMD instructions remains unchanged from ARMv7. A32 and T32 Advanced SIMD floating-point always uses ARM standard floating-point arithmetic and performs IEEE 754 floating-point arithmetic with the following restrictions:

- Denormalized numbers are flushed to zero, see Flush-to-zero on page A1-49.
- Only default NaNs are supported, see NaN handling and the Default NaN on page A1-50.
- The Round to Nearest rounding mode is used.
- Untrapped floating-point exception handling is used for all floating-point exceptions.

ARMv8 introduces new instructions for AArch32 state:

- Floating-point selection, see VSELEQ, VSELGE, VSELGT, VSELVS on page F6-3690.
- Floating-point maximum and minimum numbers, see VMAXNM on page F6-3471 and VMINNM on page F6-3478.
- Floating-point integer conversions with directed rounding modes, see:
  - VCVTA (Advanced SIMD) on page F6-3367 and VCVTA (floating-point) on page F6-3369.
  - VCVTM (Advanced SIMD) on page F6-3374 and VCVTM (floating-point) on page F6-3376.
  - VCVTN (Advanced SIMD) on page F6-3378 and VCVTN (floating-point) on page F6-3380.
  - VCVTP (Advanced SIMD) on page F6-3382 and VCVTP (floating-point) on page F6-3384.
A1 Introduction to the ARMv8 Architecture

A1.5 Floating-point and Advanced SIMD support

• Floating-point round to integral floating-point, see:
  — VRINTA (Advanced SIMD) on page F6-3646 and VRINTA (floating-point) on page F6-3648.
  — VRINTM (Advanced SIMD) on page F6-3650 and VRINTM (floating-point) on page F6-3652.
  — VRINTN (Advanced SIMD) on page F6-3654 and VRINTN (floating-point) on page F6-3656.
  — VRINTP (Advanced SIMD) on page F6-3658 and VRINTP (floating-point) on page F6-3660.
  — VRINTR on page F6-3662.
  — VRINTX (Advanced SIMD) on page F6-3664 and VRINTX (floating-point) on page F6-3666.
  — VRINTZ (Advanced SIMD) on page F6-3668 and VRINTZ (floating-point) on page F6-3670.

• Floating-point conversions between half-precision and double-precision, see VCVTB on page F6-3371 and VCVTT on page F6-3389.

If floating-point exception trapping is supported, floating-point exceptions, such as overflow or division by zero, can be handled without trapping. This applies to both floating-point and SIMD operations. When handled in this way, a floating-point exception causes a cumulative status register bit to be set to 1 and a default result to be produced by the operation. For more information about floating-point exceptions, see Floating-point exception traps on page D1-1552.

In AArch64 state, the following registers control floating-point operation and return floating-point status information:

• The Floating-Point Control Register, FPCR, controls:
  — The half-precision format where applicable, FPCR.AHP bit.
  — Default NaN behavior, FPCR.DN bit.
  — Flush to zero behavior, FPCR.FZ bit.
  — Rounding mode support, FPCR.Rmode field.
  — Len and Stride fields associated with execution in AArch32 state, and only supported for a context save and restore from AArch64 state. These fields are obsolete in ARMv8 and can be implemented as RAZ/WI. If they are implemented as RW and are programmed to a nonzero value, they make some AArch32 floating-point instructions UNDEFINED.
  — Floating-point exception trap controls, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits, see Floating-point exception traps on page D1-1552. In an implementation that does not support trapping of floating-point exceptions these bits are RES0.

• The Floating-Point Status Register, FPSR, provides:
  — Cumulative floating-point exceptions flags, FPSR.{IDC, IXC, UFC, OFC, DZC, IOC and QC}.
  — The AArch32 floating-point comparison flags {N,Z,C,V}. These bits are RES0 if AArch32 floating-point is not implemented.

  Note

  In AArch64 state, the process state flags, PSTATE.{N,Z,C,V} are used for all data-processing compares and any associated conditional execution.

  AArch32 state provides a single Floating-Point Status and Control Register, FPSCR, combining the FPCR and FPSR fields.

For system level information about the SIMD and floating-point support, see Advanced SIMD and floating-point support on page G1-3880.
A1.5.1 Instruction support

The floating-point and SIMD support includes the following types of instructions:

• Load and store for single elements and vectors of multiple elements.

  — **Note**
  
  Single elements are also referred to as scalar elements.

• Data processing on single and multiple elements for both integer and floating-point data types.

• Floating-point conversion:
  — Half-precision, single-precision, and double-precision conversions.
  — Single-precision, double-precision, and fixed point integer conversions.
  — Single-precision, double-precision, and integer conversions.

• Floating-point rounding.

For more information on the floating-point and SIMD instructions in AArch64 state, see Chapter C3 A64 Instruction Set Overview.

For more information on the floating-point and Advanced SIMD instructions in AArch32 state, see Chapter F1 The AArch32 Instruction Sets Overview.

A1.5.2 Floating-point standards, and terminology

The ARM includes support for all the required features of ANSI/IEEE Std 754-2008, *IEEE Standard for Binary Floating-Point Arithmetic*, referred to as IEEE 754-2008. However, some terms in this manual are based on the 1985 version of this standard, referred to as IEEE 754-1985:

• ARM floating-point terminology generally uses the IEEE 754-1985 terms. This section summarizes how IEEE 754-2008 changes these terms.

• References to IEEE 754 that do not include the issue year apply to either issue of the standard.

Table A1-3 shows how the terminology in this manual differs from that used in IEEE 754-2008.

<table>
<thead>
<tr>
<th><strong>Table A1-3 Floating-point terminology</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>This manual</strong></td>
</tr>
<tr>
<td>Normalized a</td>
</tr>
<tr>
<td>Denormal, or denormalized</td>
</tr>
<tr>
<td>Round towards Minus Infinity (RM)</td>
</tr>
<tr>
<td>Round towards Plus Infinity (RP)</td>
</tr>
<tr>
<td>Round towards Zero (RZ)</td>
</tr>
<tr>
<td>Round to Nearest (RN)</td>
</tr>
<tr>
<td>Round to Nearest with Ties to Away</td>
</tr>
<tr>
<td>Rounding mode</td>
</tr>
</tbody>
</table>

a. *Normalized number* is used in preference to *normal number*, because of the other specific uses of *normal* in this manual.
A1.5.3 ARM standard floating-point input and output values

ARMv8 provides full IEEE 754 floating-point arithmetic support. In AArch32 state, floating-point operations performed using Advanced SIMD instructions are limited to ARM standard floating-point operation, regardless of the selected rounding mode in the FPSCR. Unlike AArch32, AArch64 SIMD floating point arithmetic is performed using the rounding mode selected by the FPCR.

ARM standard floating-point arithmetic supports the following input formats defined by the IEEE 754 floating-point standard:

- Zeros.
- Normalized numbers.
- Denormalized numbers are flushed to 0 before floating-point operations, see Flush-to-zero.
- NaNs.
- Infinities.

ARM standard floating-point arithmetic supports the following output result formats defined by the IEEE 754 standard:

- Zeros.
- Normalized numbers.
- Results that are less than the minimum normalized number are flushed to zero, see Flush-to-zero.
- NaNs produced in floating-point operations are always the default NaN, see NaN handling and the Default NaN on page A1-50.
- Infinities.

A1.5.4 Flush-to-zero

The performance of floating-point processing can be reduced when doing calculations involving denormalized numbers and Underflow exceptions. In many algorithms, this performance can be recovered, without significantly affecting the accuracy of the final result, by replacing the denormalized operands and intermediate results with zeros. To permit this optimization, ARM floating-point implementations have a processing mode called Flush-to-zero mode. AArch32 Advanced SIMD floating-point instructions always use Flush-to-zero mode.

Behavior in Flush-to-zero mode differs from standard IEEE 754 arithmetic in the following ways:

- All inputs to floating-point operations that are double-precision denormalized numbers or single-precision denormalized numbers are treated as though they were zero. This causes an Input Denormal exception, but does not cause an Inexact exception. The Input Denormal exception occurs only in Flush-to-zero mode.

  In AArch32 state the FPSCR contains a cumulative exception bit FPSCR.IDC and optional trap enable bit FPSCR.IDE corresponding to Input Denormal exception.

  In AArch64 state the FPSR contains a cumulative exception bit FPSR.IDC and optional trap enable bit FPCR.IDE corresponding to the Input Denormal exception.

  The occurrence of all exceptions except Input Denormal is determined using the input values after flush-to-zero processing has occurred.

- The result of a floating-point operation is flushed to zero if the result of the operation before rounding satisfies the condition:

  \[ 0 < \text{Abs}(\text{result}) < \text{MinNorm}, \text{ where:} \]

  \[ \begin{array}{ll}
  & \text{MinNorm is } 2^{-126} \text{ for single-precision} \\
  & \text{MinNorm is } 2^{-1022} \text{ for double-precision.}
  \end{array} \]

  This causes the FPSR.UFC bit to be set to 1, and prevents any Inexact exception from occurring for the operation.
Underflow exceptions occur only when a result is flushed to zero.
In all implementations Underflow exceptions that occur in Flush-to-zero mode are always treated as untrapped, even when the Underflow trap enable bit, FPCR.UFE, is set to 1.

- An Inexact exception does not occur if the result is flushed to zero, even though the final result of zero is not equivalent to the value that would be produced if the operation were performed with unbounded precision and exponent range.

When an input or a result is flushed to zero the value of the sign bit of the zero is preserved. That is, the sign bit of the zero matches the sign bit of the input or result that is being flushed to zero.

Flush-to-zero mode has no effect on half-precision numbers that are inputs to floating-point operations, or results from floating-point operations.

--- Note ---
Flush-to-zero mode is incompatible with the IEEE 754 standard, and must not be used when IEEE 754 compatibility is a requirement. Flush-to-zero mode must be used with care. Although it can improve performance on some algorithms, there are significant limitations on its use. These are application dependent:

- On many algorithms, it has no noticeable effect, because the algorithm does not normally use denormalized numbers.
- On other algorithms, it can cause exceptions to occur or seriously reduce the accuracy of the results of the algorithm.

--- A1.5.5 NaN handling and the Default NaN ---
The IEEE 754 standard specifies that:

- An operation that produces an Invalid Operation floating-point exception generates a quiet NaN as its result if that exception is untrapped.
- An operation involving a quiet NaN operand, but not a signaling NaN operand, returns an input NaN as its result.

The floating-point processing behavior when Default NaN mode is disabled adheres to this, with the following additions:

- If an untrapped Invalid Operation floating-point exception is produced, the quiet NaN result is derived from:
  - The first signaling NaN operand, if the exception was produced because at least one of the operands is a signaling NaN.
  - Otherwise, the default NaN.
- If an untrapped Invalid Operation floating-point exception is not produced, but at least one of the operands is a quiet NaN, the result is derived from the first quiet NaN operand.

Depending on the operation, the exact value of a derived quiet NaN result may differ in both sign and number of fraction bits from its source. For a quiet NaN result derived from signaling NaN operand, the most-significant fraction bit is set to 1.

--- Note ---
- In these descriptions, first operand relates to the left-to-right ordering of the arguments to the pseudocode function that describes the operation.
- The IEEE 754 standard specifies that the sign bit of a NaN has no significance.
The floating-point and SIMD processing behavior when Default NaN mode is enabled is that the Default NaN is the result of all floating-point operations that either:
• Generate untrapped Invalid Operation floating-point exceptions.
• Have one or more quiet NaN inputs, but no signaling NaN inputs.

Table A1-4 shows the format of the default NaN for ARM floating-point operations.

Default NaN mode is selected for the floating-point processing by setting the FPCR.DN bit to 1.

Other aspects of the functionality of the Invalid Operation exception are not affected by Default NaN mode. These are that:
• If untrapped, it causes the FPSR.IOC bit be set to 1.
• If trapped, it causes a user trap handler to be invoked.

Table A1-4 Default NaN encoding

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Sign bit</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Exponent</td>
<td>0x3F</td>
<td>0xFF</td>
</tr>
</tbody>
</table>
A1.6 Cryptographic Extension

The presence of this Extension in an implementation is subject to export license controls. The Cryptographic Extension is an extension of the SIMD support and operates on the vector register file. It provides instructions for the acceleration of encryption and decryption to support the following:

- AES
- SHA1
- SHA2-256

The Cryptographic Extension also provides multiply instructions that operate on long polynomials, see PMULL, PMULL2 on page C7-1139.
A1.7 The ARM memory model

The ARM memory model supports:

• Generating an exception on an unaligned memory access.
• Restricting access by applications to specified areas of memory.
• Translating virtual addresses provided by executing instructions into physical addresses.
• Altering the interpretation of multi-byte data between big-endian and little-endian.
• Controlling the order of accesses to memory.
• Controlling caches and address translation structures.
• Synchronizing access to shared memory by multiple PEs.

Virtual address (VA) support depends on the Execution state, as follows:

AArch64 state

Supports 64-bit virtual addressing, with the Translation Control Register determining the supported VA range. Execution at EL1 and EL0 supports two independent VA ranges, each with its own translation controls.

AArch32 state

Supports 32-bit virtual addressing, with the Translation Control Register determining the supported VA range. For execution at EL1 and EL0, system software can split the VA range into two subranges, each with its own translation controls.

The supported physical address space is IMPLEMENTATION DEFINED, and can be discovered by system software.

Regardless of the Execution state, the Virtual Memory System Architecture (VMSA) can translate VAs to blocks or pages of memory anywhere within the supported physical address space.

For more information, see:

For execution in AArch64 state

• Chapter B2 The AArch64 Application Level Memory Model.
• Chapter D3 The AArch64 System Level Memory Model.
• Chapter D4 The AArch64 Virtual Memory System Architecture.

For execution in AArch32 state

• Chapter E2 The AArch32 Application Level Memory Model.
• Chapter G3 The AArch32 System Level Memory Model.
• Chapter G4 The AArch32 Virtual Memory System Architecture.
Part B

The AArch64 Application Level Architecture
Chapter B1
The AArch64 Application Level Programmers’ Model

This chapter gives an application level view of the ARM programmers’ model. It contains the following sections:

• About the Application level programmers’ model on page B1-58.
• Registers in AArch64 Execution state on page B1-59.
• Software control features and EL0 on page B1-64.
B1.1 About the Application level programmers’ model

This chapter contains the programmers’ model information required for application development.

The information in this chapter is distinct from the system information required to service and support application execution under an operating system, or higher level of system software. However, some knowledge of the system information is needed to put the Application level programmers' model into context.

Depending on the implementation choices, the architecture supports multiple levels of execution privilege, indicated by different Exception levels that number upwards from EL0 to EL3. EL0 corresponds to the lowest privilege level and is often described as unprivileged. The Application level programmers’ model is the programmers’ model for software executing at EL0. For more information see Exception levels on page D1-1498.

System software determines the Exception level, and therefore the level of privilege, at which software runs. When an operating system supports execution at both EL1 and EL0, an application usually runs unprivileged at EL0. This:

- Permits the operating system to allocate system resources to an application in a unique or shared manner.
- Provides a degree of protection from other processes, and so helps protect the operating system from malfunctioning software.

This chapter indicates where some system level understanding is necessary, and where relevant it gives a reference to the system level description.

Execution at any Exception level above EL0 is often referred to as privileged execution.

For more information on the system level view of the architecture refer to Chapter D1 The AArch64 System Level Programmers’ Model.
B1.2 Registers in AArch64 Execution state

This section describes the registers and process state visible at EL0 when executing in the AArch64 state. It includes the following:

- Registers in AArch64 state
- Process state, PSTATE on page B1-61
- System registers on page B1-62

B1.2.1 Registers in AArch64 state

In the AArch64 application level view, an ARM processing element has:

R0-R30 31 general-purpose registers, R0 to R30. Each register can be accessed as:

- A 64-bit general-purpose register named X0 to X30.
- A 32-bit general-purpose register named W0 to W30.

See the register name mapping in Figure B1-1.

The X30 general-purpose register is used as the procedure call link register.

Note

In instruction encodings, the value 0b11111 (31) is used to indicate the ZR (zero register). This indicates that the argument takes the value zero, but does not indicate that the ZR is implemented as a physical register.

SP  A 64-bit dedicated Stack Pointer register. The least significant 32 bits of the stack-pointer can be accessed via the register name WSP.

The use of SP as an operand in an instruction, indicates the use of the current stack pointer.

Note

Stack pointer alignment to a 16-byte boundary is configurable at EL1. For more information see the Procedure Call Standard for the ARM 64-bit Architecture.

PC  A 64-bit Program Counter holding the address of the current instruction.

Software cannot write directly to the PC. It can only be updated on a branch, exception entry or exception return.

Note

Attempting to execute an A64 instruction that is not word-aligned generates an Alignment fault, see PC alignment checking on page D1-1515.

V0-V31 32 SIMD&FP registers, V0 to V31. Each register can be accessed as:

- A 128-bit register named Q0 to Q31.
- A 64-bit register named D0 to D31.
- A 32-bit register named S0 to S31.
- A 16-bit register named H0 to H31.
- An 8-bit register named B0 to B31.
- A 128-bit vector of elements.
- A 64-bit vector of elements.

Where the number of bits described by a register name does not occupy an entire SIMD&FP register, it refers to the least significant bits. See Figure B1-2.

![Simd and floating-point register naming](image)

**Figure B1-2 SIMD and floating-point register naming**

For more information about data types and vector formats, see Supported data types on page A1-36.

**FPCR, FPSR** Two SIMD and floating-point control and status registers, FPCR and FPSR.

See Registers for instruction processing and exception handling on page D1-1507 for more information on the registers.

**Pseudocode description of registers in AArch64 state**

In the pseudocode functions that access registers:

- The assignment form is used for register writes.
- The non-assignment for register reads.

The uses of the X[] function are:

- Reading or writing X0-X30, using n to index the required register.
- Reading the zero register ZR, accessed as X[31].

**Note**

The pseudocode use of X[31] to represent the zero register does not indicate that hardware must implement this register.

The AArch64 **SP[]** function is used to read or write the current SP.

The AArch64 **PC[]** function is used to read the PC.

The AArch64 **V[]** function is used to read or write the Advanced SIMD and floating-point registers V0-V31, using a parameter n to index the required register.

The AArch64 **Vpart[]** function is used to read or write a part of one of V0-V31, using a parameter n to index the required register, and a parameter part to indicate the required part of the register, see the function description for more information.

The **SP[]**, **PC[]**, **V[]**, and **Vpart[]** functions are defined in Chapter J1 *ARMv8 Pseudocode*. 
B1.2.2 Process state, PSTATE

Process state or PSTATE is an abstraction of process state information. All of the instruction sets provide instructions that operate on elements of PSTATE.

The following PSTATE information is accessible at EL0:

The condition flags

Flag-setting instructions set these. They are:

N  Negative condition flag. If the result of the instruction is regarded as a two's complement signed integer, the PE sets this to:
- 1 if the result is negative.
- 0 if the result is positive or zero.

Z  Zero condition flag. Set to:
- 1 if the result of the instruction is zero.
- 0 otherwise.
An result of zero often indicates an equal result from a comparison.

C  Carry condition flag. Set to:
- 1 if the instruction results in a carry condition, for example an unsigned overflow that is the result of an addition.
- 0 otherwise.

V  Overflow condition flag. Set to:
- 1 if the instruction results in an overflow condition, for example a signed overflow that is the result of an addition.
- 0 otherwise.

Conditional instructions test the N, Z, C and V condition flags, combining them with the condition code for the instruction to determine whether the instruction must be executed. In this way, execution of the instruction is conditional on the result of a previous operation. For more information about conditional execution, see Condition flags and related instructions on page C6-433.

The exception masking bits

D  Debug exception mask bit. When EL0 is enabled to modify the mask bits, this bit is visible and can be modified. However, this bit is architecturally ignored at EL0.

A  SError interrupt mask bit.

I  IRQ interrupt mask bit.

F  FIQ interrupt mask bit.

For each bit, the values are:
0  Exception not masked.
1  Exception masked.

Access at EL0 using AArch64 state depends on SCTLR_EL1.UMA. See Traps to EL1 of EL0 accesses to the PSTATE. {D, A, I, F} interrupt masks on page D1-1566.

See Process state, PSTATE on page D1-1513 for the system level view of PSTATE.
Accessing PSTATE fields at EL0

At EL0 using AArch64 state, PSTATE fields can be accessed using Special-purpose registers that can be directly read using the MRS instruction and directly written using the MSR (register) instructions. Table B1-1 shows the Special-purpose registers that access the PSTATE fields that hold AArch64 state when the PE is at EL0 using AArch64. All other PSTATE fields do not have direct read and write access at EL0.

<table>
<thead>
<tr>
<th>Special-purpose register</th>
<th>PSTATE fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>NZCV</td>
<td>N, Z, C, V</td>
</tr>
<tr>
<td>DAIF</td>
<td>D, A, I, F</td>
</tr>
</tbody>
</table>

Software can also use the MSR (immediate) instruction to directly write to PSTATE.{D, A, I, F}. Table B1-2 shows the MSR (immediate) operands that can directly write to PSTATE.{D, A, I, F} when the PE is at EL0 using AArch64 state.

<table>
<thead>
<tr>
<th>Operand</th>
<th>PSTATE fields</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAIFSet</td>
<td>D, A, I, F</td>
<td>Directly sets any of the PSTATE.{D, A, I, F} bits to 1</td>
</tr>
<tr>
<td>DAIFClr</td>
<td>D, A, I, F</td>
<td>Directly clears any of the PSTATE.{D, A, I, F} bits to 0</td>
</tr>
</tbody>
</table>

However, access to the PSTATE.{D, A, I, F} fields at EL0 using AArch64 state depends on SCTLR_EL1.UMA. *Traps to EL1 of EL0 accesses to the PSTATE.{D, A, I, F} interrupt masks* on page D1-1566.

Writes to the PSTATE fields have side-effects on various aspects of the PE operation. All of these side-effects, are guaranteed:

- Not to be visible to earlier instructions in the execution stream.
- To be visible to later instructions in the execution stream.

B1.2.3 System registers

System registers provide support for execution control, status and general system configuration. The majority of the System registers are not accessible at EL0.

However, some System registers can be configured to allow access from software executing at EL0. Any access from EL0 to a System register with the access right disabled causes the instruction to behave as UNDEFINED. The registers that can be accessed from EL0 are:

- **Cache ID registers**
  The CTR_EL0 and DCZID_EL0 registers provide implementation parameters for EL0 cache management support.

- **Debug registers**
  A debug communications channel is supported by the MDCCSR_EL0, DBGDTR_EL0, DBGDTRRX_EL0 and DBGDTRTX_EL0 registers.

- **Performance Monitors registers**
  See *Performance Monitors support* on page B1-63.

- **Thread ID registers**
  The TPIDR_EL0 and TPIDRRO_EL0 registers are two thread ID registers with different access rights.

- **Timer registers**
  In ARMv8 the following operations are performed:
  - Read access to the system counter clock frequency using CNTFRQ_EL0.
  - Physical and virtual timer count registers, CNTPCT_EL0 and CNTVCT_EL0.
• Physical up-count comparison, down-count value and timer control registers, `CNTP_CV AL_EL0`, `CNTP_TV AL_EL0`, and `CNTP_CTL_EL0`.
• Virtual up-count comparison, down-count value and timer control registers, `CNTV_CV AL_EL0`, `CNTV_TV AL_EL0`, and `CNTV_CTL_EL0`.

Performance Monitors support
The ARMv8 architecture defines optional Performance Monitors.
The basic form of the Performance Monitors is:
• A 64-bit cycle counter.
• Up to a maximum of 32 IMPLEMENTATION DEFINED event counters, where the number is identified by the `PMCR_EL0.N` field.
• System register access to the cycle counter and event registers, and related controls for:
  — Enabling and resetting counters.
  — Flagging overflows.
  — Generating interrupts on overflow.

Software can enable the cycle counter independently of the event counters.

Software executing at EL1 or a higher Exception level, for example an operating system, can enable access to the counters from EL0. This allows an application to monitor its own performance with fine grain control without requiring operating system support. For example, an application might implement per-function performance monitoring.

For details on the features, configuration and control of the Performance Monitors, see Chapter D5 The Performance Monitors Extension.

EL0 access to Performance Monitors
To allow application code to make use of the Performance Monitors, software executing at a higher Exception level must set the following bits in the `PMUSERENR_EL0` System register:

- **EN**  
  When set to 1, access to all Performance Monitors registers is allowed at EL0, except for writes to `PMUSERENR_EL0`, and reads/writes of `PMINTENSET_EL1` and `PMINTENCLR_EL1`.

- **ER**  
  When set to 1, read access to event counters is allowed at EL0. This includes read/write access to `PMSELR_EL0`, so that the event counter to read through `PMXEVCNTR_EL0` can be set.

- **CR**  
  When set to 1, read access to `PMCCNTR_EL0` is allowed at EL0.

- **SW**  
  When set to 1, write access to `PMSWINC_EL0` is allowed at EL0.

Note: Register `PMUSERENR_EL0` is always read-only at EL0.
B1.3 Software control features and EL0

The following sections describe the EL0 view of the ARMv8 software control features:

• Exception handling
• Wait for Interrupt and Wait for Event
• The YIELD instruction
• Application level cache management on page B1-65
• Instructions relating to Debug on page B1-65

B1.3.1 Exception handling

In the ARM architecture, an exception causes a change of program flow. Execution of an exception handler starts, at an Exception level higher than EL0, from a defined vector that relates to the exception taken.

Exceptions include:
• Interrupts.
• Memory system aborts.
• Exceptions generated by attempting to execute an instruction that is UNDEFINED.
• System calls.
• Secure monitor or Hypervisor traps.
• Debug exceptions.

Most details of exception handling are not visible to application level software, and are described in Chapter D1 The AArch64 System Level Programmers’ Model.

The SVC instruction causes a Supervisor Call exception. This provides a mechanism for unprivileged software to make a system call to an operating system.

The BKPT instruction generates a Breakpoint Instruction exception. This provides a mechanism for debugging software using debugger executing on the same PE, see Breakpoint Instruction exceptions on page D2-1639.

Note

The BKPT instruction is supported only in the A64 instruction set. The equivalent instruction in the T32 and A32 instruction sets is BKPT.

B1.3.2 Wait for Interrupt and Wait for Event

Issuing a WFI instruction indicates that no further execution is required until a WFI wake-up event occurs, see Wait For Interrupt on page D1-1602. This permits entry to a low-power state.

Issuing a WFE instruction indicates that no further execution is required until a WFE wake-up event occurs, see Wait for Event mechanism and Send event on page D1-1599. This permits entry to a low-power state.

B1.3.3 The YIELD instruction

The YIELD instruction provides a hint that the task performed by a thread is of low importance so that it could yield, see YIELD on page C6-765. This mechanism can be used to improve overall performance in a Symmetric Multithreading (SMT) or Symmetric Multiprocessing (SMP) system.

Examples of when the YIELD instruction might be used include a thread that is sitting in a spin-lock, or where the arbitration priority of the snoop bit in an SMP system is modified. The YIELD instruction permits binary compatibility between SMT and SMP systems.

The YIELD instruction is a NOP (No Operation) hint instruction.

The YIELD instruction has no effect in a single-threaded system, but developers of such systems can use the instruction to flag its intended use for future migration to a multiprocessor or multitreading system. Operating systems can use YIELD in places where a yield hint is wanted, knowing that it will be treated as a NOP if there is no implementation benefit.
B1.3.4 Application level cache management

A small number of cache management instructions can be enabled at EL0 from higher levels of privilege using the SCTLR_EL1 System register. Any access from EL0 to an operation with the access right disabled causes the instruction to behave as UNDEFINED.

About the available operations, see Application level access to functionality related to caches on page B2-72.

B1.3.5 Instructions relating to Debug

Exception handling on page B1-64 refers to the BRK instruction, which generates a Breakpoint Instruction exception. In addition, in both AArch64 state and AArch32 state, the HLT instruction causes the PE to halt execution and enter Debug state. This provides a mechanism for debugging software using a debugger that is external to the PE, see Chapter H1 About External Debug.

Note

In AArch32 state, previous versions of the architecture defined the DBG instruction, that could provide a hint to the debug system. In ARMv8, this instruction executes as a NOP. ARM deprecates the use of the DBG instruction.
B1.3 Software control features and EL0
Chapter B2
The AArch64 Application Level Memory Model

This chapter gives an application level view of the memory model. It contains the following sections:

• Address space on page B2-68.
• Memory type overview on page B2-69.
• Caches and memory hierarchy on page B2-70.
• Alignment support on page B2-76.
• Endian support on page B2-78.
• Atomicity in the ARM architecture on page B2-81.
• Memory ordering on page B2-84.
• Memory types and attributes on page B2-94.
• Mismatched memory attributes on page B2-105.
• Synchronization and semaphores on page B2-108.

Note
In this chapter, System register names usually link to the description of the register in Chapter D7 AArch64 System Register Descriptions, for example SCTLR_EL1.
B2.1 Address space

Address calculations are performed using 64-bit registers. However, supervisory software can configure the top eight address bits for use as a tag, as described in *Address tagging in AArch64 state on page D4-1724*. If this is done, address bits[63:56]:

- Are not considered when determining whether the address is valid.
- Are never propagated to the program counter.

Supervisory software determines the valid address range. Attempting to access an address that is not valid generates an MMU fault.

Simple sequential execution of instructions might overflow the valid address range. For more information see *Instruction address space overflow on page D3-1691*.

Memory accesses use the `Mem[]` function. This function makes an access of the required type. If supervisory software configures the top eight address bits for use as a tag, the top eight address bits are ignored.

The `AccType()` enumeration defines the different access types.

--- Note ---

- Chapter D3 *The AArch64 System Level Memory Model* and Chapter D4 *The AArch64 Virtual Memory System Architecture* include descriptions of memory system features that are transparent to the application, including memory access, address translation, memory maintenance instructions, and alignment checking and the associated fault handling. These chapters also include pseudocode descriptions of these operations.

- For information on the pseudocode that relates to memory accesses, see *Basic memory access on page D3-1717*, *Unaligned memory access on page D3-1718*, and *Aligned memory access on page D3-1717*.
B2.2 Memory type overview

ARMv8 provides the following mutually-exclusive memory types:

**Normal**
This is generally used for bulk memory operations, both read/write and read-only operations.

**Device**
The ARM architecture forbids speculative reads of any type of Device memory. This means Device memory types are suitable attributes for read-sensitive locations.

Locations of the memory map that are assigned to peripherals are usually assigned the Device memory attribute.

Device memory has additional attributes that have the following effects:

- They prevent aggregation of reads and writes, maintaining the number and size of the specified memory accesses. See *Gathering* on page B2-101.
- They preserve the access order and synchronization requirements, both for accesses to a single peripheral and where there is a synchronization requirement on the observability of one or more memory write and read accesses. See *Reordering* on page B2-102.
- They indicate whether a write can be acknowledged other than at the end point. See *Early Write Acknowledgement* on page B2-103.

For more information on Normal memory and Device memory, see *Memory types and attributes* on page B2-94.

**Note**

Earlier versions of the ARM architecture defined a single Device memory type and a Strongly-ordered memory type. A *Note* in *Device memory* on page B2-98 describes how these memory types map onto the ARMv8 memory types.
B2.3 Caches and memory hierarchy

The implementation of a memory system depends heavily on the microarchitecture and therefore many details of the memory system are IMPLEMENTATION DEFINED. ARMv8 defines the application level interface to the memory system, including a hierarchical memory system with multiple levels of cache. This section describes an application level view of this system. It contains the subsections:

- Introduction to caches.
- Memory hierarchy on page B2-71.
- Application level access to functionality related to caches on page B2-72
- Implication of caches for the application programmer on page B2-73.
- Preloading caches on page B2-74.

B2.3.1 Introduction to caches

A cache is a block of high-speed memory that contains a number of entries, each consisting of:

- Main memory address information, commonly known as a tag.
- The associated data.

Caches increase the average speed of a memory access. Caching takes account of two principles of locality:

Spatial locality

An access to one location is likely to be followed by accesses to adjacent locations. Examples of this principle are:

- Sequential instruction execution.
- Accessing a data structure.

Temporal locality

An access to an area of memory is likely to be repeated in a short time period. An example of this principle is the execution of a software loop.

To minimize the quantity of control information stored, the spatial locality property groups several locations together under the same tag. This logical block is commonly known as a cache line. When data is loaded into a cache, access times for subsequent loads and stores are reduced, resulting in overall performance benefits. An access to information already in a cache is known as a cache hit, and other accesses are called cache misses.

Normally, caches are self-managing, with the updates occurring automatically. Whenever the PE accesses a cacheable memory location, the cache is checked. If the access is a cache hit, the access occurs in the cache. Otherwise, the access is made to memory. Typically, when making this access, a cache location is allocated and the cache line loaded from memory. ARMv8 permits different cache topologies and access policies, provided they comply with the memory coherency model described in this manual.

Caches introduce a number of potential problems, mainly because:

- Memory accesses can occur at times other than when the programmer would expect them.
- A data item can be held in multiple physical locations.
B2.3.2 Memory hierarchy

Typically memory close to a PE has very low latency, but is limited in size and expensive to implement. Further from the PE it is common to implement larger blocks of memory but these have increased latency. To optimize overall performance, an ARMv8 memory system can include multiple levels of cache in a hierarchical memory system that exploits this trade-off between size and latency. Figure B2-1 shows an example of such a system in an ARMv8-A system that supports virtual addressing.

![Figure B2-1 Multiple levels of cache in a memory hierarchy](image)

**Note**

In this manual, in a hierarchical memory system, Level 1 refers to the level closest to the processing element, as shown in Figure B2-1.

Instructions and data can be held in separate caches or in a unified cache. A cache hierarchy can have one or more levels of separate instruction and data caches, with one or more unified caches that are located at the levels closest to the main memory. Memory coherency for cache topologies can be defined by two conceptual points:

**Point of Unification (PoU)**

The point at which the instruction cache, data cache, and translation table walks of a particular PE are guaranteed to see the same copy of a memory location. In many cases, the point of unification is the point in a uniprocessor memory system by which the instruction and data caches and the translation table walks have merged. The point of unification might coincide with the point of coherency.

**Point of Coherency (PoC)**

The point at which all agents that can access memory are guaranteed to see the same copy of a memory location. In many cases this is effectively the main system memory, although the architecture does not prohibit the implementation of caches beyond the PoC that have no effect on the coherency between memory system agents.

**Note**

The presence of system caches can affect the definition of point of coherency as described in System level caches on page D3-1713.

See also About cache maintenance in ARMv8 on page D3-1699.
The cacheability and shareability memory attributes

Cacheability and shareability are two attributes that describe the memory hierarchy in a multiprocessing system:

**Cacheability**
This attribute defines whether memory locations are allowed to be allocated into a cache or not. Cacheability is defined independently for Inner and Outer cacheability locations.

**Shareability**
This attribute defines whether memory locations are shareable between different agents in a system. Marking a memory location as shareable for a particular domain requires hardware to ensure that the location is coherent for all agents in that domain. Shareability is defined independently for Inner and Outer shareability domains.

For more information about cacheability and shareability see *Memory types and attributes* on page B2-94.

### B2.3.3 Application level access to functionality related to caches

As indicated in *About the Application level programmers’ model* on page B1-58, the application level corresponds to execution at EL0. The architecture defines a set of cache maintenance instructions that software can use to manage cache coherency. Software executing at a higher Exception level can enable use of some of this functionality from EL0, as follows:

**When the value of SCTLR_EL1.UCI is 1**

Software executing at EL0 can access:

- The data cache maintenance instructions, DC CVAU, DC CVAC, and DC CIVAC. See *Data cache maintenance instructions (DC*)* on page D3-1704.
- The instruction cache maintenance instruction IC IVAU. See *Instruction cache maintenance instructions (IC*)* on page D3-1704.

**When the value of SCTLR_EL1.UCT is 1**

Software executing at EL0 can access the cache type register. See CTR_EL0.

**When the value of SCTLR_EL1.DZE is 1**

Software executing at EL0 can access the data cache zero instruction DC ZVA. See *Data cache zero instruction* on page D3-1711.

The SCTLR_EL1.{UCI, UCT, DZE} control fields are only accessible by software executing at EL1 or higher.

This functionality is **UNDEFINED** at EL0 when the value of the corresponding SCTLR_EL1 control field is 0, see:

- *Traps to EL1 of EL0 execution of cache maintenance instructions* on page D1-1564.
- *Traps to EL1 of EL0 accesses to the CTR_EL0* on page D1-1565.
- *Traps to EL1 of EL0 execution of DC ZVA instructions* on page D1-1566.

When the value of SCTLR_EL1.UCI is 1:

- If a DC CVAU, DC CVAC, or DC CIVAC cache maintenance instruction is executed at EL0, and the target address does not have read access permission at EL0, a Permission fault is generated.
- If the IC IVAU cache maintenance instruction, and the target address does not have read access permission at EL0, it is **IMPLEMENTATION DEFINED** whether a Permission fault is generated.
B2.3.4 Implication of caches for the application programmer

In normal operation, the caches are largely invisible to the application programmer. However they can become visible when there is a breakdown in the coherency of the caches. Such a breakdown can occur:

- When memory locations are updated by other agents in the system that do not use hardware management of coherency.
- When memory updates made from the application software must be made visible to other agents in the system, without the use of hardware management of coherency.

For example:

- In the absence of hardware management of coherency of DMA accesses, in a system with a DMA controller that reads memory locations that are held in the data cache of a PE, a breakdown of coherency occurs when the PE has written new data in the data cache, but the DMA controller reads the old data held in memory.
- In a Harvard cache implementation, where there are separate instruction and data caches, a breakdown of coherency occurs when new instruction data has been written into the data cache, but the instruction cache still contains the old instruction data.

Data coherency issues

Software can ensure the data coherency of caches in the following ways:

- By not using the caches in situations where coherency issues can arise. This can be achieved by:
  — Using Non-cacheable or, in some cases, Write-Through Cacheable memory.
  — Not enabling caches in the system.
- By using cache maintenance instructions to manage the coherency issues in software. See Application level access to functionality related to caches on page B2-72.
- By using hardware coherency mechanisms to ensure the coherency of data accesses to memory for cacheable locations by observers within the different shareability domains, see Non-shareable Normal memory on page B2-96 and Shareable, Inner Shareable, and Outer Shareable Normal memory on page B2-95.

Note

The performance of these hardware coherency mechanisms is highly implementation-specific. In some implementations the mechanism suppresses the ability to cache shareable locations. In other implementations, cache coherency hardware can hold data in caches while managing coherency between observers within the shareability domains.

Note

Not all these mechanisms are directly available to software operating at EL0 and might involve interaction with software operating at a higher Exception level.

Synchronization and coherency issues between data and instruction accesses

How far ahead of the current point of execution instructions are fetched from is IMPLEMENTATION DEFINED. Such prefetching can be either a fixed or a dynamically varying number of instructions, and can follow any or all possible future execution paths. For all types of memory:

- The PE might have fetched the instructions from memory at any time since the last Context synchronization event on that PE.
- Any instructions fetched in this way might be executed multiple times, if this is required by the execution of the program, without being refetched from memory. In the absence of a Context synchronization event, there is no limit on the number of times such an instruction might be executed without being refetched from memory.
The ARM architecture does not require the hardware to ensure coherency between instruction caches and memory, even for locations of shared memory.

If software requires coherency between instruction execution and memory, it must manage this coherency using Context synchronization events, DSB memory barriers, and cache maintenance instructions. See Context synchronization event. The following code sequence can be used to allow a PE to execute code that the same PE has written.

; Coherency example for data and instruction accesses within the same Inner Shareable domain.
; Enter this code with <Wt> containing a new 32-bit instruction,
; to be held in Cacheable space at a location pointed to by Xn.

```
STR Wt, [Xn]
DC CVAU, Xn         ; Clean data cache by VA to point of unification (PoU)
DSB ISH             ; Ensure visibility of the data cleaned from cache
IC IVAU, Xn         ; Invalidate instruction cache by VA to PoU
DSB ISH             ; Ensure completion of the invalidations
ISB                 ; Synchronize the fetched instruction stream
```

--- Note ---

- For Non-cacheable or Write-Through accesses, the clean data cache by VA instruction is not required. However, the invalidate instruction cache instruction is required because the ARMv8-A AArch64 architecture allows Non-cacheable accesses to be held in an instruction cache. See Non-cacheable accesses and instruction caches on page D3-1698.

- This code can be used when the thread of execution modifying the code is the same thread of execution that is executing the code. The ARMv8 architecture limits the set of instructions that can be executed by one thread of execution as they are being modified by another thread of execution without requiring explicit synchronization. See Concurrent modification and execution of instructions on page B2-83.

- The system software controls whether these cache maintenance instructions are available to the application level by setting SCTLR_EL1.UCI.

--- Note ---

If this sequence is not executed between writing data to a location and executing the instruction at that location, the lack of coherency between instruction caches and memory means that the instructions that are executed might be the old instruction or the updated instruction, and which is used can arbitrarily vary during execution. It must not be assumed by software, before the synchronization sequence is executed, that once the updated instruction has been seen, the old instruction will not be seen again.

### B2.3.5 Preloading caches

The ARM architecture provides memory system hints \texttt{PRFM}, \texttt{LDNP}, and \texttt{STNP} that software can use to communicate the expected use of memory locations to the hardware. The memory system can respond by taking actions that are expected to speed up the memory accesses if they occur. The effect of these memory system hints is IMPLEMENTATION DEFINED. Typically, implementations use this information to bring the data or instruction locations into caches.

The Preload instructions are hints, and so implementations can treat them as \texttt{NOP}s without affecting the functional behavior of the device. The instructions cannot generate synchronous Data Abort exceptions, but the resulting memory system operations might, under exceptional circumstances, generate an asynchronous external abort, which is taken using an SError interrupt exception. For more information, see Exception from a Data abort on page D1-1533.

\texttt{PrefetchHint{}} defines the prefetch hint types.

The \texttt{Hint_Prefetch()} function signals to the memory system that memory accesses of the type hint to or from the specified address are likely to occur in the near future. The memory system might take some action to speed up the memory accesses when they do occur, such as preloading the specified address into one or more caches as indicated by the innermost cache level target and non-temporal hint stream.
For more information on PRFM and Load/Store instructions that provide hints to the memory system, see Prefetch memory on page C3-156 and Load/Store SIMD and Floating-point Non-temporal pair on page C3-154.
B2.4 Alignment support

This section describes alignment support. It contains the following subsections:

- Instruction alignment.
- Alignment of data accesses.
- Unaligned data access restrictions on page B2-77.

B2.4.1 Instruction alignment

A64 instructions must be word-aligned.

Attempting to fetch an instruction from a misaligned location results in a PC alignment fault. See PC alignment checking on page D1-1515.

B2.4.2 Alignment of data accesses

An unaligned access to any type of Device memory causes an Alignment fault.

The alignment requirements for accesses to Normal memory are as follows:

- For all instructions that load or store a single or multiple registers, other than Load-Exclusive/Store-Exclusive and Load-Acquire/Store-Release, if the address that is accessed is not aligned to the size of the data element being accessed, then one of the following occurs:
  - An Alignment fault is generated.
  - An unaligned access is performed.

When the value of SCTLR_ELx.A at the current Exception level is 1, alignment checking is enabled, and unaligned accesses generate Alignment faults.

--- Note ---

- The SCTLR_EL1.A bit applies to software running at EL0 and at EL1, although it can only be accessed from EL1 and higher.
- Alignment checks are based on the size of the accessed elements, not the overall access size. This affects SIMD element and structure loads and stores, and also Load/Store pair instructions.
- These alignment checking rules mean the ARMv8 architecture introduces requirements for 64-bit and 128-bit alignment checking.

---

- For all Load-Exclusive/Store-Exclusive and Load-Acquire/Store-Release memory accesses that access a single element or a pair of elements, an Alignment fault is generated if the address being accessed is not aligned to the size of the data structure being accessed.

A failed alignment check results in an Alignment fault, which is taken as a Data Abort exception, that is taken as follows:

- For an access from Non-secure EL0 or EL1, if the Alignment fault is generated only because the translation tables identify the address being accessed as Device memory then:
  - If the first stage of address translation marks the address as Device memory then the exception is taken to EL1.
  - If only the second stage of address translation marks the address as Device memory then the exception is taken to EL2.

- Otherwise, the exception is taken to the lowest Exception level that can handle the exception, consistent with the basic requirement that the Exception level never decreases on taking an exception. Therefore:
  - Alignment faults taken from EL0 or EL1 are taken to EL1 unless redirected by HCR_EL2.TGE
  - Alignment faults taken from EL2 are taken to EL2.
  - Alignment faults taken from EL3 are taken to EL3.
B2.4.3 Unaligned data access restrictions

The following points apply to unaligned data accesses in ARMv8:

- Accesses are not guaranteed to be single-copy atomic except at the byte access level, see *Atomicity in the ARM architecture* on page B2-81.

- Unaligned accesses typically take a number of additional cycles to complete compared to a naturally-aligned access.

- An operation that performs an unaligned access can abort on any memory access that it makes, and can abort on more than one access. This means that an unaligned access that occurs across a page boundary can generate an abort on either side of the boundary.
B2.5 Endian support

*General description of endianness in the ARM architecture* describes the relationship between endianness and memory addressing in the ARM architecture.

The following subsections then describe the endianness schemes supported by the architecture:

- Instruction endianness on page B2-79.
- Data endianness on page B2-79.

B2.5.1 General description of endianness in the ARM architecture

This section only describes memory addressing and the effects of endianness for data elements up to quadwords of 128 bits. However, this description can be extended to apply to larger data elements.

For an address A, Figure B2-2 shows, for big-endian and little-endian memory systems, the relationship between:

- The quadword at address A.
- The doubleword at address A and A+8.
- The words at addresses A, A+4, A+8, and A+12.
- The halfwords at addresses A, A+2, A+4, A+6, A+8, A+10, A+12, and A+14.

The terms in Figure B2-2 have the following definitions:

- **B_A** Byte at address A.
- **HW_A** Halfword at address A.
- **MSByte** Most-significant byte.
- **LSByte** Least-significant byte.

![Figure B2-2: Endianness relationships](image-url)
The big-endian and little-endian mapping schemes determine the order in which the bytes of a quadword, doubleword, word or halfword are interpreted. For example, a load of a word from address 0x1000 always results in an access to the bytes at memory locations 0x1000, 0x1001, 0x1002, and 0x1003. The endianness mapping scheme determines the significance of these four bytes.

### B2.5.2 Instruction endianness

In ARMv8-A, A64 instructions have a fixed length of 32 bits and are always little-endian.

### B2.5.3 Data endianness

SCTLR_EL1.E0E, configurable at EL1 or higher, determines the data endianness for execution at EL0.

The data size used for endianness conversions:

- Is the size of the data value that is loaded or stored for SIMD and floating-point register and general-purpose register loads and stores.
- Is the size of the data element that is loaded or stored for SIMD element and data structure loads and stores.

For more information see *Endianness in SIMD operations on page B2-80.*

**Note**

This means the ARMv8 architecture introduces a requirement for 128-bit endian conversions.

---

**Instructions to reverse bytes in a general-purpose register or a SIMD and floating-point register**

An application or device driver might have to interface to memory-mapped peripheral registers or shared memory structures that are not the same endianness as the internal data structures. Similarly, the endianness of the operating system might not match that of the peripheral registers or shared memory. In these cases, the PE requires an efficient method to transform explicitly the endianness of the data.

Table B2-1 shows the instructions that provide this functionality:

<table>
<thead>
<tr>
<th>Function</th>
<th>Instructions</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reverse bytes in 32-bit word or wordsa</td>
<td>REV32</td>
<td>For use with general-purpose registers</td>
</tr>
<tr>
<td>Reverse bytes in whole register</td>
<td>REV</td>
<td>For use with general-purpose registers</td>
</tr>
<tr>
<td>Reverse bytes in 16-bit halfwords</td>
<td>REV16</td>
<td>For use with general-purpose registers</td>
</tr>
<tr>
<td>Reverse elements in doublewords, vector</td>
<td>REV64</td>
<td>For use with SIMD and floating-point registers</td>
</tr>
<tr>
<td>Reverse elements in words, vector</td>
<td>REV32</td>
<td>For use with SIMD and floating-point registers</td>
</tr>
<tr>
<td>Reverse elements in halfwords, vector</td>
<td>REV16</td>
<td>For use with SIMD and floating-point registers</td>
</tr>
</tbody>
</table>

---

a. Can operate on multiple words.
Endianness in SIMD operations

SIMD element Load/Store instructions transfer vectors of elements between memory and the SIMD and floating-point register file. An instruction specifies both the length of the transfer and the size of the data elements being transferred. This information is used to load and store data correctly in both big-endian and little-endian systems.

For example:

LD1 {V0.4H}, [X1]

This loads a 64-bit register with four 16-bit values. The four elements appear in the register in array order, with the lowest indexed element fetched from the lowest address. The order of bytes in the elements depends on the endianness configuration, as shown in Figure B2-3. Therefore, the order of the elements in the registers is the same regardless of the endianness configuration.

The BigEndian() pseudocode function determines the current endianness of the data.

The BigEndianReverse() pseudocode function reverses the endianness of a bitstring.

The BigEndian() and BigEndianReverse() functions are defined in Chapter J1 ARMv8 Pseudocode.
B2.6 Atomicity in the ARM architecture

Atomicity is a feature of memory accesses, described as atomic accesses. The ARM architecture description refers to two types of atomicity, single-copy atomicity and multicopy atomicity. In the ARMv8 architecture, the atomicity requirements for memory accesses depend on the memory type, and whether the access is explicit or implicit. For more information see:

- Requirements for single-copy atomicity.
- Properties of single-copy atomic accesses on page B2-82.
- Multi-copy atomicity on page B2-82.
- Requirements for multi-copy atomicity on page B2-82.
- Concurrent modification and execution of instructions on page B2-83.

For more information about the memory types, see Memory type overview on page B2-69.

B2.6.1 Requirements for single-copy atomicity

For explicit memory accesses generated from an Exception level the following rules apply:

- A read that is generated by a load instruction that loads a single general-purpose register and is aligned to the size of the read in the instruction is single-copy atomic.
- A write that is generated by a store instruction that stores a single general-purpose register and is aligned to the size of the write in the instruction is single-copy atomic.
- Reads that are generated by a Load Pair instruction that loads two general-purpose registers and are aligned to the size of the load to each register are treated as two single-copy atomic reads, one for each register being loaded.
- Writes that are generated by a Store pair instruction that stores two general-purpose registers and are aligned to the size of the store of each register are treated as two single-copy atomic writes, one for each register being stored.
- Load-Exclusive Pair instructions of two 32-bit quantities and Store-Exclusive Pair instructions of 32-bit quantities are single-copy atomic.
- When the Store-Exclusive of a Load-Exclusive/Store-Exclusive pair instruction using two 64-bit quantities succeeds, it causes a single-copy atomic update of the entire memory location being updated.

--- Note ---

To atomically load two 64-bit quantities, perform a Load-Exclusive pair/Store-Exclusive pair sequence of reading and writing the same value for which the Store-Exclusive pair succeeds, and use the read values from the Load-Exclusive pair.

- Where translation table walks generate a read of a translation table entry, this read is single-copy atomic.
- For the atomicity of instruction fetches, see Concurrent modification and execution of instructions on page B2-83.
- Reads to floating-point and SIMD registers of a single 64-bit or smaller quantity that is aligned to the size of the quantity being loaded are treated as single-copy atomic reads.
- Writes from floating-point and SIMD registers of a single 64-bit or smaller quantity that is aligned to the size of the quantity being stored are treated as single-copy atomic writes.
- Element or Structure Reads to floating-point and SIMD registers of 64-bit or smaller elements, where each element is aligned to the size of the element being loaded, will treated as a single-copy atomic read.
- Element or Structure Writes from floating-point and SIMD registers of 64-bit or smaller elements, where each element is aligned to the size of the element being stored, have each element treated as a single-copy atomic store.
Reads to floating-point and SIMD registers of a 128-bit value that is 64-bit aligned in memory are treated as a pair of single-copy atomic 64-bit reads.

Writes from floating-point and SIMD registers of a 128-bit value that is 64-bit aligned in memory are treated as a pair of single-copy atomic 64-bit writes.

All other memory accesses are regarded as streams of accesses to bytes, and no atomicity between accesses to different bytes is ensured by the architecture.

All accesses to any byte are single-copy atomic.

Note

In AArch64 state, no memory accesses from a DC ZVA have single-copy atomicity of any quantity greater than individual bytes.

If, according to these rules, an instruction is executed as a sequence of accesses, exceptions, including interrupts, can be taken during that sequence, regardless of the memory type being accessed. If any of these exceptions are returned from using their preferred return address, the instruction that generated the sequence of accesses is re-executed, and so any access performed before the exception was taken is repeated. See also Taking an interrupt or other exception during a multiple-register load or store on page D1-1560.

Note

The exception behavior for these multiple access instructions means they are not suitable for use for writes to memory for the purpose of software synchronization.

B2.6.2 Properties of single-copy atomic accesses

A read or write operation that is single-copy atomic has the following properties:

1. For a single-copy atomic store, if the store overlaps another single-copy atomic store, then all of the writes from one of the stores are inserted into the Coherence order of each overlapping byte before any of the writes of the other store are inserted into the Coherence orders of the overlapping bytes.

2. If a single-copy atomic load overlaps a single-copy atomic store and for any of the overlapping bytes the load returns the data written by the write inserted into the Coherence order of that byte by the single-copy atomic store then the load must return data from a point in the Coherence order no earlier than the writes inserted into the Coherence order by the single-copy atomic store of all of the overlapping bytes.

B2.6.3 Multi-copy atomicity

In a multiprocessing system, writes to a memory location are multi-copy atomic if the following conditions are both true:

- All writes to the same location are serialized, meaning they are observed in the same order by all observers, although some observers might not observe all of the writes.
- A read of a location does not return the value of a write until all observers observe that write.

Note

Writes that are not coherent are not multi-copy atomic.

B2.6.4 Requirements for multi-copy atomicity

In a multiprocessing system, coherent writes to a memory location are multi-copy atomic if the read of a location returns the value of a write only when all observers have observed that write.

For Normal memory, writes are not required to be multi-copy atomic.

For Device memory with the non-Gathering attribute, writes that are single-copy atomic are also multi-copy atomic.
For Device memory with the Gathering attribute, writes are not required to be multi-copy atomic.

B2.6.5 Concurrent modification and execution of instructions

The ARMv8 architecture limits the set of instructions that can be executed by one thread of execution as they are being modified by another thread of execution without requiring explicit synchronization. Concurrent modification and execution of instructions can lead to the resulting instruction performing any behavior that can be achieved by executing any sequence of instructions that can be executed from the same Exception level, except where the instruction before modification and the instruction after modification is a B, BL, NOP, BRK, SVC, HVC, or SMC instruction.

For the B, BL, NOP, BRK, SVC, HVC, and SMC instructions the architecture guarantees that, after modification of the instruction, behavior is consistent with execution of either:

- The instruction originally fetched.
- A fetch of the modified instruction.

If one thread of execution changes a conditional branch instruction, such as B or BL, to another conditional instruction and the change affects both the condition field and the branch target, execution of the changed instruction by another thread of execution before the change is synchronized can lead to either:

- The old condition being associated with the new target address.
- The new condition being associated with the old target address.

These possibilities apply regardless of whether the condition, either before or after the change to the branch instruction, is the always condition.

For all other instructions, to avoid UNPREDICTABLE or CONSTRAINED UNPREDICTABLE behavior, instruction modifications must be explicitly synchronized before they are executed. The required synchronization is as follows:

1. No PE must be executing an instruction when another PE is modifying that instruction.

2. To ensure that the modified instructions are observable, the PE that modified the instructions must issue the following sequence of instructions and operations:

   ; Coherency example for data and instruction accesses within the same Inner Shareable domain.
   ; Enter this code with <Wt> containing a new 32-bit instruction, to be held in Cacheable space at a location pointed to by Xn.
   STR Wt, [Xn]
   DC CVAU, Xn         ; Clean data cache by VA to point of unification (PoU)
   DSB ISH             ; Ensure visibility of the data cleaned from cache
   IC IVAU, Xn         ; Invalidate instruction cache by VA to PoU
   DSB ISH             ; Ensure completion of the invalidations

   __Note__
   The DC CVAU operation is not required if the area of memory is either Non-cacheable or Write-through Cacheable.

3. In a multiprocessor system, the IC IVAU is broadcast to all PEs within the Inner Shareable domain of the PE running this sequence. However, when the modified instructions are observable, each PE that is executing the modified instructions must issue the following instruction to ensure execution of the modified instructions:

   ISB                              ; Synchronize fetched instruction stream

For more information about the required synchronization operation, see Synchronization and coherency issues between data and instruction accesses on page B2-73.

   __Note__
   For information about memory accesses caused by instruction fetches, see Ordering requirements on page B2-85.
B2.7 Memory ordering

This section describes observation ordering. It contains the following subsections:

- **Observability and completion.**
- **Ordering requirements on page B2-85.**
- **Memory barriers on page B2-87.**
- **Summary of the memory ordering rules on page B2-91.**

For information on endpoint ordering of memory accesses, see Reordering on page B2-102.

In the ARMv8 memory model, the shareability memory attribute indicates whether hardware must ensure memory coherency.

The ARMv8 memory system architecture defines additional attributes and associated behaviors, defined in the system level section of this manual. See:

- Chapter D3 The AArch64 System Level Memory Model.
- Chapter D4 The AArch64 Virtual Memory System Architecture.

See also Mismatched memory attributes on page B2-105.

B2.7.1 Observability and completion

An observer is a master in the system that is capable of observing memory accesses. For a PE, the following mechanisms must be treated as independent observers:

- The mechanism that performs reads or writes to memory.
- A mechanism that causes an instruction cache to be filled from memory or that fetches instructions to be executed directly from memory. These are treated as reads.
- A mechanism that performs translation table walks. These are treated as reads.

The set of observers that can observe a memory access is defined by the system.

In the definitions in this subsection, subsequent means whichever of the following is appropriate to the context:

- After the point in time where the location is observed by that observer.
- After the point in time where the location is globally observed.

For all memory:

- A write to a location in memory is said to be observed by an observer when:
  - A subsequent read of the location by the same observer returns the value written by the observed write, or written by a write to that location by any observer that is sequenced in the Coherence order of the location after the observed write.
  - A subsequent write of the location by the same observer is sequenced in the Coherence order of the location after the observed write.

- A write to a location in memory is said to be globally observed for a shareability domain or set of observers when:
  - A subsequent read of the location by any observer in that shareability domain returns the value written by the globally observed write, or written by a write to that location by any observer that is sequenced in the Coherence order of the location after the globally observed write.

- A read of a location in memory is said to be observed by an observer when a subsequent write to the location by the same observer has no effect on the value returned by the read.

- A read of a location in memory is said to be globally observed for a shareability domain when a subsequent write to the location by any observer in that shareability domain has no effect on the value returned by the read.
Additionally, for Device-nGnRnE memory:

- A read or write of a memory-mapped location in a peripheral that exhibits side-effects is said to be observed, and globally observed, only when the read or write:
  - Meets the general conditions listed.
  - Can begin to affect the state of the memory-mapped peripheral.
  - Can trigger all associated side-effects, whether they affect other peripheral devices, PEs, or memory.

  **Note**
  This definition is consistent with the memory access having reached the peripheral.

For all memory, the completion rules are defined as:

- A read or write is complete for a shareability domain when all of the following are true:
  - The read or write is globally observed for that shareability domain.
  - Any translation table walks associated with the read or write are complete for that shareability domain.

- A translation table walk is complete for a shareability domain when the memory accesses associated with the translation table walk are globally observed for that shareability domain, and the TLB is updated.

- A cache or TLB maintenance instruction is complete for a shareability domain when the effects of the instruction are globally observed for that shareability domain, and any translation table walks that arise from the instruction are complete for that shareability domain.

The completion of any cache or TLB maintenance instruction includes its completion on all PEs that are affected by both the instruction and the DSB operation that is required to guarantee visibility of the maintenance instruction.

**Completion of side-effects of accesses to Device memory**

The completion of a memory access to Device memory other than Device-nGnRnE is not guaranteed to be sufficient to determine that the side-effects of the memory access are visible to all observers. The mechanism that ensures the visibility of side-effects of a memory access is IMPLEMENTATION DEFINED.

**B2.7.2 Ordering requirements**

ARMv8 defines restrictions for the permitted ordering of memory accesses. These restrictions depend on the memory type of the addresses that are accessed, see Memory types and attributes on page B2-94.

**Note**

See Summary of the memory ordering rules on page B2-91 for the definition of address dependency.

The only stores by an observer that can be observed by another observer are those stores that have been Architecturally executed. Speculative writes by an observer cannot be observed by another observer. For the purposes of this requirement, speculative writes are all of:

- Writes generated by store instructions that appear in the Execution stream after a branch that is not architecturally resolved.

- Writes generated by store instructions that appear in the Execution stream after an instruction where a synchronous exception condition has not been architecturally resolved.

- Writes generated by conditional store instructions for which the conditions for the instruction have not been architecturally resolved.

- Writes generated by store instructions for which the data being written comes from a register that has not been architecturally committed.
The following additional restrictions apply to the order in which accesses to memory are observed:

- Reads and writes to different addresses can be observed in any order provided the following constraints are met:
  - If an address dependency exists between two reads or between a read and a write, then those memory accesses are observed in program order by all observers within the common shareability domain of the memory addresses being accessed. The ARMv8 architecture relaxes this rule for execution where the second read is generated by a Load Non-Temporal Pair instruction. See Load/Store Non-temporal Pair on page C3-149 and Load/Store SIMD and Floating-point Non-temporal pair on page C3-154.
  - Ordering can be achieved by using a DMB or DSB barrier. For more information on DMB and DSB instructions, see Memory barriers on page B2-87.

- Reads and writes to the same address are coherent within the shareability domain of the memory address being accessed.

- Two reads to the same address by the same observer are observed in program order by all observers within the shareability domain of the memory address being accessed.

- Writes are not required to be multi-copy atomic. This means that in the absence of barriers, the observation of a store by one observer does not imply the observation of the store by another observer.

- Instructions that access multiple elements have no defined ordering requirements for the memory accesses relative to each other.

For Device memory with the non-Reordering attribute, the order of memory accesses arriving at a single peripheral is the same as occurs in a Simple sequential execution on page Glossary-5728 of the program. This means the accesses arrive in program order. This ordering applies for all accesses using any of the memory types with the non-Reordering attribute, which means Device-nGnRE accesses are ordered with respect to Device-nGmRnE accesses to the same peripheral. If the memory accesses are not to a peripheral then there are no ordering restrictions from the non-Reordering attribute. For the purposes of this definition, a single peripheral is a region of memory of an IMPLEMENTATION DEFINED size that is defined by the peripheral.

Memory accesses caused by instruction fetches are not required to be observed in program order, unless they are separated by an ISB or other Context synchronization event.

### Address dependencies and order

In the ARMv8 architecture, a register data dependency between the value returned by a load instruction and the address used by a subsequent memory transaction creates order between that load instruction and the subsequent memory transaction.

A register data dependency exists between a first data value and a second data value when either:

- The register, excluding the zero register (XZR or WZR), used to hold the first data value is used in the calculation of the second data value, and the calculation between the first data value and the second data value does not consist of either:
  - A conditional branch whose condition is determined by the first data value.
  - A conditional selection, move, or computation whose condition is determined by the first data value, where the input data values for the selection, move, or computation do not have a data dependency on the first data value.

- There is a register data dependency between the first data value and a third data value, and between the third data value and the second data value.
Note

A register data dependency can exist even if the value of the first data value is discarded as part of the calculation, as might be the case if it is ANDed with 0x0 or if arithmetic using the first data value cancels out its contribution.

For example, each of the following code sequences creates order between the memory transactions:

**Sequence 1**

```
LDR X1, [X2]
AND X1, X1, XZR
LDR X4, [X3, X1]
```

**Sequence 2**

```
LDR X1, [X2]
ADD X3, X3, X1
SUB X3, X3, X1
STR X4, [X3]
```

**Address dependencies of Load Non-temporal Pair instructions**

Where an address dependency exists between two reads, and the second read was generated by a Load Non-temporal Pair instruction, then in the absence of any other barrier mechanism to achieve order, those memory accesses can be observed in any order by other observers within the shareability domain of the memory addresses being accessed.

This affects the following instruction:

- `LDNP` on page C6-542.

### B2.7.3 Memory barriers

The ARM architecture is a weakly ordered memory architecture that supports out of order completion. **Memory barrier** is the general term applied to an instruction, or sequence of instructions, that forces synchronization events by a PE with respect to retiring Load/Store instructions. The memory barriers defined by the ARMv8 architecture provide a range of functionality, including:

- Ordering of Load/Store instructions.
- Completion of Load/Store instructions.
- Context synchronization.

The following subsections describe the ARMv8 memory barrier instructions:

- **Instruction Synchronization Barrier (ISB)** on page B2-88
- **Data Memory Barrier (DMB)** on page B2-88.
- **Data Synchronization Barrier (DSB)** on page B2-89.
- **Shareability and access limitations on the data barrier operations** on page B2-90.
- **Load-Acquire, Store-Release** on page B2-90.

Note

Depending on the required synchronization, a program might use memory barriers on their own, or it might use them in conjunction with cache maintenance and memory management instructions that in general are only available when software execution is at EL1 or higher.

The DMB and DSB memory barriers affect reads and writes to the memory system generated by Load/Store instructions and data or unified cache maintenance instructions being executed by the PE. Instruction fetches or accesses caused by a hardware translation table access are not explicit accesses.
Instruction Synchronization Barrier (ISB)

An ISB instruction flushes the pipeline in the PE, so that all instructions that come after the ISB instruction in program order are fetched from the cache or memory after the ISB instruction has completed. Using an ISB ensures that the effects of context-changing operations executed before the ISB are visible to the instructions fetched after the ISB instruction. Examples of context-changing operations that require the insertion of an ISB instruction to ensure the effects of the operation are visible to instructions fetched after the ISB instruction are:

- Completed cache and TLB maintenance instructions.
- Changes to System registers.

Any context-changing operations appearing in program order after the ISB instruction only take effect after the ISB has been executed.

The pseudocode function for the operation of an ISB is `InstructionSynchronizationBarrier()`.

See also Memory barriers on page D3-1719.

Data Memory Barrier (DMB)

The DMB instruction is a data memory barrier. The PE that executes the DMB instruction is referred to as the executing PE, PEe. The DMB instruction takes an `option` argument that specifies the shareability domains and access types to which the instruction applies, see Shareability and access limitations on the data barrier operations on page B2-90.

If the required shareability is Full system then the operation applies to all observers within the system.

A DMB creates two groups of memory accesses, Group A and Group B:

Group A Contains:

- All explicit memory accesses of the required access types from observers in the same required shareability domain as PEe that are observed by PEe before the DMB instruction. These accesses include any accesses of the required access types performed by PEe.
- All loads of required access types from an observer PEx in the same required shareability domain as PEe that have been observed by any given different observer, PEy, in the same required shareability domain as PEe before PEy has performed a memory access that is a member of Group A.

Group B Contains:

- All explicit memory accesses of the required access types by PEe that occur in program order after the DMB instruction.
- All explicit memory accesses of the required access types by any given observer PEx in the same required shareability domain as PEe that can only occur after a load by PEx has returned the result of a store that is a member of Group B.

Any observer with the same required shareability domain as PEe observes all members of Group A before it observes any member of Group B to the extent that those group members are required to be observed, as determined by the shareability and cachability of the memory addresses accessed by the group members.

If members of Group A and members of Group B access the same memory-mapped peripheral of arbitrary system-defined size, then members of Group A that are accessing Device or Normal Non-cacheable memory arrive at that peripheral before members of Group B that are accessing Device or Normal Non-cacheable memory. Where the members of Group A and Group B that must be ordered are from the same PE, a DMB NSH is sufficient for this guarantee.
--- Note ---

- A memory access might be in neither Group A nor Group B. The DMB does not affect the order of observation of such a memory access.

- The second part of the definition of Group A is recursive. Ultimately, membership of Group A derives from the observation by PE\textsubscript{y} of a load before PE\textsubscript{y} performs an access that is a member of Group A as a result of the first part of the definition of Group A.

- The second part of the definition of Group B is recursive. Ultimately, membership of Group B derives from the observation by any observer of an access by PE\textsubscript{e} that is a member of Group B as a result of the first part of the definition of Group B.

DMB only affects memory accesses and the operation of data cache and unified cache maintenance instructions, see Cache maintenance instructions on page D3-1703. It has no effect on the ordering of any other instructions executing on the PE. A DMB instruction intended to ensure the completion of cache maintenance instructions must have an access type of both loads and stores.

The pseudocode function for the operation of a DMB is DataMemoryBarrier().

See also Memory barriers on page D3-1719.

Data Synchronization Barrier (DSB)

The DSB instruction is a memory barrier, that synchronizes the execution stream with memory accesses.

The DSB instruction takes an option argument that specifies the shareability domains and access types to which the instruction applies, see Shareability and access limitations on the data barrier operations on page B2-90.

If the required shareability is Full system then the operation applies to all observers within the system.

A DSB behaves as a DMB with the same arguments, and also has the additional properties defined in this section. The PE that executes the DSB instruction is referred to as the executing PE, PE\textsubscript{e}

Execution of a DSB:

- At EL2 ensures that any memory accesses caused by speculative translation table walks from the Non-secure EL1&0 translation regime have been observed.

- At EL3 ensures that any memory accesses caused by speculative translation table walks from any of the following translation regimes have been observed:
  - The EL2 translation regime.
  - The Secure EL1&0 translation regime.
  - The Non-secure EL1&0 translation regime.

For more information, see Use of out-of-context translation regimes on page D4-1735.

A DSB completes when all of the following apply:

- All explicit memory accesses that are observed by PE\textsubscript{e} before the DSB is executed and are of the required access types, and are from observers in the same required shareability domain as PE\textsubscript{e}, are complete for the set of observers in the required shareability domain.

- If the required access types of the DSB is reads and writes, then all cache maintenance instructions and all TLB maintenance instructions issued by PE\textsubscript{e} before the DSB are complete for the required shareability domain.

In addition, no instruction that appears in program order after the DSB instruction can execute until the DSB completes.

The pseudocode function for the operation of a DSB is DataSynchronizationBarrier().

See also Memory barriers on page D3-1719.
Shareability and access limitations on the data barrier operations

The **DMB** and **DSB** instructions take an argument that specifies:

- The shareability domain over which the instruction must operate. This is one of:
  - Full system.
  - Outer Shareable.
  - Inner Shareable.
  - Non-shareable.
- The accesses for which the instruction operates. This is one of:
  - Read and write accesses in Group A and Group B.
  - Write accesses only in Group A and Group B.
  - Read access only in Group A and read and write accesses in Group B.

**Note**

This form of a **DMB** or **DSB** instruction can be described as a Load-Load/Store barrier.

Table B2-2 shows how these options are encoded in the `<option>` field of the instruction:

<table>
<thead>
<tr>
<th>Accesses</th>
<th>Shareability domain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Group A</td>
<td>Group B</td>
</tr>
<tr>
<td>Reads and writes</td>
<td>Reads and writes</td>
</tr>
<tr>
<td>Writes</td>
<td>Writes</td>
</tr>
<tr>
<td>Reads</td>
<td>Reads and writes</td>
</tr>
</tbody>
</table>

See the instruction descriptions for more information:

- **DMB** on page C6-515.
- **DSB** on page C6-518.

**Note**

**ISB** also supports an optional limitation argument that can only contain one value that corresponds to full system operation, see **ISB** on page C6-532.

Load-Acquire, Store-Release

ARMv8 provides a set of instructions with Acquire semantics for loads, and Release semantics for stores. See **Load-Acquire/Store-Release** on page C3-151.

For all memory types, these instructions have the following ordering requirements:

- A Store-Release followed by a Load-Acquire is observed in program order by any observers that are in both:
  - The shareability domain of the address accessed by the Store-Release.
  - The shareability domain of the address accessed by the Load-Acquire.

- For a Load-Acquire, observers in the shareability domain of the address accessed by the Load-Acquire observe accesses in the following order:
  1. The read caused by the Load-Acquire.
  2. Reads and writes caused by loads and stores that appear in program order after the Load-Acquire for which the shareability of the address accessed by the load or store requires that the observer observes the access.

There are no additional ordering requirements on loads or stores that appear before the Load-Acquire.
• For a Store-Release, observers in the shareability domain of the address accessed by the Store-Release observe accesses in the following order:
  1. All of the following for which the shareability of the address accessed requires that the observer observes the access:
     • Reads and writes caused by loads and stores that appear in program order before the Store-Release.
     • Writes that were observed by the PE executing the Store-Release before it executed the Store-Release.
  2. The write caused by the Store-Release.
There are no other ordering requirements on loads or stores that appear in program order after the Store-Release.
• A Store-Release instruction is multi-copy atomic when observed with a Load-Acquire instruction.

In addition, for accesses to a memory-mapped peripheral of an arbitrary system-defined size that are defined as any type of Device memory accesses, these instructions have the following requirements:
• A Load-Acquire to an address in the memory-mapped peripheral ensures that all memory accesses using Device memory types to the same memory-mapped peripheral that are architecturally required to be observed after the Load-Acquire will arrive at the memory-mapped peripheral after the memory access of the Load-Acquire.
• A Store-Release to an address in the memory-mapped peripheral ensures that all memory accesses using Device memory types to the same memory-mapped peripheral that are architecturally required to be observed before the Store-Release will arrive at the memory-mapped peripheral before the memory access of the Store-Release.
• If a Load-Acquire to a memory address in the memory-mapped peripheral has observed the value stored to that address by a Store-Release, then any memory access to the memory-mapped peripheral that is architecturally required to be ordered before the memory access of the Load-Acquire.

Load-Acquire and Store-Release, other than Load-Acquire Exclusive Pair and Store-Release-Exclusive Pair, access only a single data element. This access is single-copy atomic. The address of the data object must be aligned to the size of the data element being accessed, otherwise the access generates an Alignment fault.

Load-Acquire Exclusive Pair and Store-Release Exclusive Pair access two data elements. The address supplied to the instructions must be aligned to twice the size of the element being loaded, otherwise the access generates an Alignment fault.

A Store-Release Exclusive instruction only has the release semantics if the store is successful.

--- Note ---
• Each Load-Acquire Exclusive and Store-Release Exclusive instruction is essentially a variant of the equivalent Load-Exclusive or Store-Exclusive instruction. All usage restrictions and single-copy atomicity properties:
  — That apply to the Load-Exclusive instructions also apply to the Load-Acquire Exclusive instructions.
  — That apply to the Store-Exclusive instructions also apply to the Store-Release Exclusive instructions.
• The Load-Acquire/Store-Release instructions can remove the requirement to use the explicit DMB memory barrier instruction.

B2.7.4 Summary of the memory ordering rules

The following is a concise list of the situations that are required, by the ARM architecture specification, to cause externally-visible order of memory. This ordering means that if memory transaction A has externally visible order ahead of memory transaction B, then all observers within the shareability domains of A and B will observe A before B. See Terms used in the summary of the memory ordering rules for definitions of the terms used.
Note
This list applies to both AArch32 state and AArch64 state, and is consistent with the requirements of ARMv7.

1. DMB and DSB barrier instructions, and load acquire/store release instructions, create externally-visible order as defined by those instructions.
2. A True or False Address dependency from a Load to a Load or from a Load to a Store creates externally-visible order.
3. A True Control dependency from a Load to an ISB instruction creates externally-visible order between the load and any memory accesses after the ISB instruction.
4. A True Register data dependency from a Load to a Store creates externally-visible order.
5. A True Control dependency from a Load to a Store creates externally-visible order.
6. Memory is coherent within the shareability domain of a memory address, which means there is a total order of all writes to that address that all observers within that shareability domain will agree on.

Note
A consequence of this is that reads to the same address by the same PE are observed in order.

7. A Dependency from a Store to a Load through memory between different PEs creates externally-visible order but stores are not multi-copy atomic except where explicitly defined to be by the definition of the store.

Note
A consequence of the lack of multi-copy atomicity is that a Store to Load dependency through memory on the same PE does not create externally-visible order.

No other effects are required to create externally visible order in the ARM architecture.

Terms used in the summary of the memory ordering rules

The summary uses the following terms:

Register data dependency
This is defined in Address dependencies and order on page B2-86.

False Register data dependency
A False Register data dependency is a Register data dependency where no register in the system holds a variable for which a change of the first data value causes a change of the second data value.

True Register data dependency
A True Register data dependency is a Register data dependency that is not a false Register data dependency.

True Address dependency
A True Address dependency between a load and a subsequent memory transaction exists where there is a True Register data dependency between the data value returned from the load and the address used by the subsequent memory transaction.

False Address dependency
A False Address dependency between a load and a subsequent memory transaction exists where there is a False Register data dependency between the data value returned from the load and the address used by the subsequent memory transaction.
True Control dependency

A True Control dependency between a load and a subsequent instruction exists:

- Where there is a True Register data dependency between the data value returned from the load and data value used in the evaluation of a conditional branch and the subsequent instruction is only executed as a result of one of the possible outcomes of that conditional branch.

- Where there is a True Register data dependency between the data value returned from the load and the data value used in the evaluation of a subsequent instruction that is a conditional selection, move, or computation for which both:
  - The condition is determined by the returned data value.
  - No input data value for the selection, move, or computation has a register data dependency on the returned data value.

Dependency from a Store to a Load through memory

A Dependency from a Store to a Load through memory exists where the Store and Load are to the same physical address, and value returned by the Load is the value that was written by the Store, and could not be the value that was previously held at that memory address.
B2.8 Memory types and attributes

In ARMv8 the ordering of accesses for addresses in memory, referred to as the memory order model, is defined by the memory attributes. The following sections describe this model:

- Normal memory.
- Device memory on page B2-98.
- Memory access restrictions on page B2-104.

B2.8.1 Normal memory

The Normal memory type attribute applies to most memory in a system. It indicates that the hardware is permitted by the architecture to perform speculative data read accesses to these locations, regardless of the access permissions for these locations.

The Normal memory type has the following properties:

- A write to a memory location with the Normal attribute completes in finite time. This means that it is globally observed for the shareability domain of the memory location in finite time. For a Non-cacheable location, the location is observed by all observers in finite time.

- A completed write to a memory location with the Normal attribute is globally observed for the shareability domain of the memory location in finite time without the need for explicit cache maintenance instructions or barriers. For a Non-cacheable location, the completed write is globally observed for all observers in finite time without the need for explicit cache maintenance instructions or barriers.

- Writes to a memory location with the Normal memory attribute that are Non-cacheable must reach the endpoint for that location in the memory system in finite time.

- Unaligned memory accesses can access Normal memory if the system is configured to generate such accesses.

- There is no requirement for the memory system beyond the PE to be able to identify the elements accessed by multi-register Load/Store instructions. See Multi-register loads and stores that access Normal memory on page B2-98.

**Note**

- The Normal memory attribute is appropriate for locations of memory that are idempotent, meaning that they exhibit all of the following properties:
  - Read accesses can be repeated with no side-effects.
  - Repeated read accesses return the last value written to the resource being read.
  - Read accesses can fetch additional memory locations with no side-effects.
  - Write accesses can be repeated with no side-effects if the contents of the location accessed are unchanged between the repeated writes or as the result of an exception, as described in this section.
  - Unaligned accesses can be supported.
  - Accesses can be merged before accessing the target memory system.

- An instruction that generates a sequence of accesses as described in Atomicity in the ARM architecture on page B2-81 might be abandoned as a result of an exception being taken during the sequence of accesses. On return from the exception the instruction is restarted, and therefore one or more of the memory locations might be accessed multiple times. This can result in repeated write accesses to a location that has been changed between the write accesses.

The following sections describe the other attributes for Normal memory:

- Shareable Normal memory on page B2-95.
- Non-shareable Normal memory on page B2-96.
- Cacheability attributes for Normal memory on page B2-96.
See also:

- *Multi-register loads and stores that access Normal memory* on page B2-98.
- *Memory barriers* on page B2-87. For accesses to Normal memory, a `DMB` instruction is required to ensure the required ordering.
- *Concurrent modification and execution of instructions* on page B2-83.

**Shareable Normal memory**

A Normal memory location has a Shareability attribute that is one of:

- Inner Shareable, meaning it applies across the Inner Shareable shareability domain.
- Outer Shareable, meaning it applies across both the Inner Shareable and the Outer Shareable shareability domains.
- Non-shareable.

The shareability attributes define the data coherency requirements of the location, that hardware must enforce. They do not affect the coherency requirements of instruction fetches, see *Synchronization and coherency issues between data and instruction accesses* on page B2-73.

---

**Note**

- System designers can use the shareability attribute to specify the locations in Normal memory for which coherency must be maintained. However, software developers must not assume that specifying a memory location as Non-shareable permits software to make assumptions about the incoherency of the location between different PEs in a shared memory system. Such assumptions are not portable between different multiprocessing implementations that might use the shareability attribute. Any multiprocessing implementation might implement caches that are shared, inherently, between different processing elements.
- This architecture assumes that all PEs that use the same operating system or hypervisor are in the same Inner Shareable shareability domain.

---

**Shareable, Inner Shareable, and Outer Shareable Normal memory**

The ARM architecture abstracts the system as a series of Inner and Outer Shareability domains.

Each Inner Shareability domain contains a set of observers that are data coherent for each member of that set for data accesses with the Inner Shareable attribute made by any member of that set.

Each Outer Shareability domain contains a set of observers that are data coherent for each member of that set for data accesses with the Outer Shareable attribute made by any member of that set.

The following properties also hold:

- Each observer is only a member of a single Inner Shareability domain.
- Each observer is only a member of a single Outer Shareability domain.
- All observers in an Inner Shareability domain are always members of the same Outer Shareability domain. This means that an Inner Shareability domain is a subset of an Outer Shareability domain, although it is not required to be a proper subset.
Note

* Because all data accesses to Non-cacheable locations are data coherent to all observers, Non-cacheable locations are always treated as Outer Shareable.

* The Inner Shareable domain is expected to be the set of PEs controlled by a single hypervisor or operating system.

The details of the use of the shareability attributes are system-specific. Example B2-1 shows how they might be used.

Example B2-1 Use of shareability attributes

In an implementation, a particular subsystem with two clusters of PEs has the requirement that:

* In each cluster, the data caches or unified caches of the PEs in the cluster are transparent for all data accesses to memory locations with the Inner Shareable attribute.

* However, between the two clusters, the caches:
  - Are not required to be coherent for data accesses that have only the Inner Shareable attribute.
  - Are coherent for data accesses that have the Outer Shareable attribute.

In this system, each cluster is in a different shareability domain for the Inner Shareable attribute, but all components of the subsystem are in the same shareability domain for the Outer Shareable attribute.

A system might implement two such subsystems. If the data caches or unified caches of one subsystem are not transparent to the accesses from the other subsystem, this system has two Outer Shareable shareability domains.

Having two levels of shareability means system designers can reduce the performance and power overhead for shared memory locations that do not need to be part of the Outer Shareable shareability domain.

For shareable Normal memory, the Load-Exclusive and Store-Exclusive synchronization primitives take account of the possibility of accesses by more than one observer in the same Shareability domain.

Non-shareable Normal memory

For Normal memory locations, the Non-shareable attribute identifies Normal memory that is likely to be accessed only by a single PE.

A location in Normal memory with the Non-shareable attribute does not require the hardware to make data accesses by different observers coherent, unless the memory is Non-cacheable. For a Non-shareable location, if other observers share the memory system, software must use cache maintenance instructions, if the presence of caches might lead to coherency issues when communicating between the observers. This cache maintenance requirement is in addition to the barrier operations that are required to ensure memory ordering.

For Non-shareable Normal memory, it is IMPLEMENTATION DEFINED whether the Load-Exclusive and Store-Exclusive synchronization primitives take account of the possibility of accesses by more than one observer.

Cacheability attributes for Normal memory

In addition to being Outer Shareable, Inner Shareable or Non-shareable, each region of Normal memory is assigned a Cacheability attribute that is one of:

* Write-Through Cacheable.
* Write-Back Cacheable.
* Non-cacheable.
Also, for Write-Through Cacheable and Write-Back Cacheable Normal memory regions:

- A region might be assigned cache allocation hints for read and write accesses.
- It is IMPLEMENTATION DEFINED whether the cache allocation hints can have an additional attribute of Transient or Non-transient.

For more information see Cacheability, cache allocation hints, and cache transient hints on page D3-1695.

A memory location can be marked as having different cacheability attributes, for example when using aliases in a virtual to physical address mapping:

- If the attributes differ only in the cache allocation hint this does not affect the behavior of accesses to that location.
- For other cases see Mismatched memory attributes on page B2-105.

The cacheability attributes provide a mechanism of coherency control with observers that lie outside the shareability domain of a region of memory. In some cases, the use of Write-Through Cacheable or Non-cacheable regions of memory might provide a better mechanism for controlling coherency than the use of hardware coherency mechanisms or the use of cache maintenance routines. To this end, the architecture requires the following properties for Non-cacheable or Write-Through Cacheable memory:

- A completed write to a memory location that is Non-cacheable or Write-Through Cacheable for a level of cache made by an observer accessing the memory system inside the level of cache is visible to all observers accessing the memory system outside the level of cache without the need of explicit cache maintenance.
- A completed write to a memory location that is Non-cacheable for a level of cache made by an observer accessing the memory system outside the level of cache is visible to all observers accessing the memory system inside the level of cache without the need of explicit cache maintenance.
- For accesses to Normal memory that is Non-cacheable, a DMB instruction ensures that all members of Group A reach a single peripheral or block of memory, of IMPLEMENTATION DEFINED size, before any member of Group B, where:
  - The definition of the operation of a DMB instruction defines Group A and Group B, see Data Memory Barrier (DMB) on page B2-88.
  - The IMPLEMENTATION DEFINED size of the single peripheral or block of memory is defined by the peripheral or block of memory.

This applies for all types of DMB instruction.

Note

Implementations can use the cache allocation hints to indicate a probable performance benefit of caching. For example, a programmer might know that a piece of memory is not going to be accessed again and would be better treated as Non-cacheable. The distinction between memory regions with attributes that differ only in the cache allocation hints exists only as a hint for performance.

For Normal memory, the ARM architecture provides cacheability attributes that are defined independently for each of two conceptual levels of cache, the inner and the outer cache. The relationship between these conceptual levels of cache and the implemented physical levels of cache is IMPLEMENTATION DEFINED, and can differ from the boundaries between the Inner and Outer Shareability domains. However:

- Inner refers to the innermost caches, meaning the caches that are closest to the PE, and always includes the lowest level of cache.
- No cache that is controlled by the Inner cacheability attributes can lie outside a cache that is controlled by the Outer cacheability attributes.
- An implementation might not have any outer cache.

Example B2-2 on page B2-98, Example B2-3 on page B2-98, and Example B2-4 on page B2-98 describe the possible ways of implementing a system with three levels of cache, level 1 (L1) to level 3 (L3).
Note

- L1 cache is the level closest to the PE, see Memory hierarchy on page B2-71.
- When managing coherency, system designs must consider both the inner and outer cacheability attributes, as well as the shareability attributes. This is because hardware might have to manage the coherency of caches at one conceptual level, even when another conceptual level has the Non-cacheable attribute.

Example B2-2 Implementation with two inner and one outer cache levels

Implement the three levels of cache in the system, L1 to L3, with:
- The Inner cacheability attribute applied to L1 and L2 cache.
- The Outer cacheability attribute applied to L3 cache.

Example B2-3 Implementation with three inner and no outer cache levels

Implement the three levels of cache in the system, L1 to L3, with the Inner cacheability attribute applied to L1, L2, and L3 cache. Do not use the Outer cacheability attribute.

Example B2-4 Implementation with one inner and two outer cache levels

Implement the three levels of cache in the system, L1 to L3, with:
- The Inner cacheability attribute applied to L1 cache.
- The Outer cacheability attribute applied to L2 and L3 cache.

Multi-register loads and stores that access Normal memory

For all instructions that load or store more than one general-purpose register from an Exception level there is no requirement for the memory system beyond the PE to be able to identify the size of the elements accessed by these load or store instructions.

For all instructions that load or store more than one general-purpose register from an Exception level the order in which the registers are accessed is not defined by the architecture.

For all instructions that load or store one or more SIMD and floating-point register from an Exception level there is no requirement for the memory system beyond the PE to be able to identify the size of the element accessed by these load or store instructions.

B2.8.2 Device memory

The Device memory type attributes define memory locations where an access to the location can cause side-effects, or where the value returned for a load can vary depending on the number of loads performed. Typically, the Device memory attributes are used for memory-mapped peripherals and similar locations.

The attributes for ARMv8 Device memory are:

- Gathering  Identified as G or nG, see Gathering on page B2-101.
- Reordering  Identified as R or nR, see Reordering on page B2-102.
- Early Write Acknowledgement hint
  Identified as E or nE, see Early Write Acknowledgement on page B2-103.
The ARMv8 Device memory types are:

**Device-nGnRnE**
Device non-Gathering, non-Reordering, No Early write acknowledgement. Equivalent to the Strongly-ordered memory type in earlier versions of the architecture.

**Device-nGnRE**
Device non-Gathering, non-Reordering, Early Write Acknowledgement. Equivalent to the Device memory type in earlier versions of the architecture.

**Device-nGRE**
Device non-Gathering, Reordering, Early Write Acknowledgement. ARMv8 adds this memory type to the translation table formats found in earlier versions of the architecture. The use of barriers is required to order accesses to Device-nGRE memory.

**Device-GRE**
Device Gathering, Reordering, Early Write Acknowledgement. ARMv8 adds this memory type to the translation table formats found in earlier versions of the architecture. Device-GRE memory has the fewest constraints. It behaves similar to Normal memory, with the restriction that speculative accesses to Device-GRE memory is forbidden.

Collectively these are referred to as any Device memory type. Going down the list, the memory types are described as getting weaker; conversely the going up the list the memory types are described as getting stronger.

--- Note ---
- As the list of types shows, these additional attributes are hierarchical. For example, a memory location that permits Gathering must also permit Reordering and Early Write Acknowledgement.
- The architecture does not require an implementation to distinguish between each of these memory types and ARM recognizes that not all implementations will do so. The subsection that describes each of the attributes, describes the implementation rules for the attribute.
- Earlier versions of the ARM architecture defined the following memory types:
  - Strongly-ordered memory. This is the equivalent of the Device-nGnRnE memory type.
  - Device memory. This is the equivalent of the Device-nGnRE memory type.

All of these memory types have the following properties:

- Speculative data accesses are not permitted to any memory location with any Device memory attribute. This means that each memory access to any Device memory type must be one that would be generated by a simple sequential execution of the program.

The following exceptions to this apply:
- Reads generated by the SIMD and floating-point instructions can access bytes that are not explicitly accessed by the instruction if the bytes accessed are in a 16-byte window, aligned to 16-bytes, that contains at least one byte that is explicitly accessed by the instruction.
- For Device memory with the Gathering attribute, reads generated by the LDNP instructions are permitted to access bytes that are not explicitly accessed by the instruction, provided that the bytes accessed are in a 128-byte window, aligned to 128-bytes, that contains at least one byte that is explicitly accessed by the instruction.
- Where a load or store instruction performs a sequence of memory accesses, as opposed to one single-copy atomic access as defined in the rules for single-copy atomicity, these accesses might occur multiple times as a result of executing the load or store instruction. See Properties of single-copy atomic accesses on page B2-82.

--- Note ---
- An instruction that generates a sequence of accesses as described in Atomicity in the ARM architecture on page B2-81 might be abandoned as a result of an exception being taken during the sequence of accesses. On return from the exception the instruction is restarted, and therefore one or more of the memory locations might be accessed multiple times. This can result in repeated accesses to a location.
where the program only defines a single access. For this reason, ARM strongly recommends that no accesses to Device memory are performed from a single instruction that spans the boundary of a translation granule or which in some other way could lead to some of the accesses being aborted.

— Write speculation that is visible to other observers is prohibited for all memory types.

• A write to a memory location with any Device memory attribute completes in finite time. This means that it is globally observed for all observers in the system in finite time.

• If a location with any Device memory attribute changes without an explicit write by an observer, this change must also be globally observed for all observers in the system in finite time. Such a change might occur in a peripheral location that holds status information.

• A completed write to a memory location with any Device memory attribute is globally observed for all observers in finite time without the need for explicit maintenance.

• Data accesses to memory locations are coherent for all observers in the system, and correspondingly are treated as being Outer Shareable.

• A memory location with any Device memory attribute cannot be allocated into a cache.

• Writes to a memory location with any Device memory attribute must reach the endpoint for that address in the memory system in finite time. Typically, the endpoint is a peripheral or some physical memory.

• For accesses to any Device memory type, a DMB instruction ensures that all members of Group A reach a single peripheral or block of memory, of IMPLEMENTATION DEFINED size, before any member of Group B, where:
  — The definition of the operation of a DMB instruction defines Group A and Group B, see Data Memory Barrier (DMB) on page B2-88.
  — The IMPLEMENTATION DEFINED size of the single peripheral or block of memory is defined by the peripheral or block of memory.

This applies for all types of DMB instruction.

• All accesses to memory with any Device memory attribute must be aligned. Any unaligned access generates an Alignment fault at the first stage of translation that defined the location as being Device.

—— Note ———

In the Non-secure EL1&0 translation regime in systems where HCR_EL2.TGE==1 and HCR_EL2.DC==0, any Alignment fault that results from the fact that all locations are treated as Device is a fault at the first stage of translation. This causes ESR_EL2.ISS[24] to be 0.

—— Note ———

This means that to prevent speculative instruction fetches from memory locations with Device memory attributes, any location that is assigned any Device memory type must also be marked as Execute-never for all Exception levels. Failure to mark a memory location with any Device memory attribute as Execute-never for all Exception levels is a programming error.

See also Memory access restrictions on page B2-104.

The memory types for Translation table walks cannot be defined as any Device memory type within the TCR_ELx. For the Non-secure EL1&0 translation regime, the memory accesses made during a stage 1 translation table walk are subject to a stage 2 translation, and as a result of this second stage of translation, the accesses from the first stage translation table walk might be made to memory locations with any Device memory type. These accesses might be made speculatively. When the value of the HCR_EL2.PTW bit is 1, a stage 2 permission fault is generated if a first stage translation table walk is made to any Device memory type.
--- Note ---
In general, making a translation table walk to any Device memory type is the result of a programming error.

---

For instruction fetches, if branches cause the program counter to point to an area of memory with the Device attribute which is not marked as Execute-never for the current Exception level, an implementation can either:
• Treat the instruction fetch as if it were to a memory location with the Normal Non-cacheable attribute.
• Take a Permission fault.

Gathering

In the Device memory attribute:

- Indicates that the location has the Gathering attribute.
- Indicates that the location does not have the Gathering attribute, meaning it is non-Gathering.

The Gathering attribute determines whether it is permissible for either:
• Multiple memory accesses of the same type, read or write, to the same memory location to be merged into a single transaction.
• Multiple memory accesses of the same type, read or write, to different memory locations to be merged into a single memory transaction on an interconnect.

--- Note ---
This also applies to writebacks from the cache, whether caused by a Natural eviction or as a result of a cache maintenance instruction.

---

For memory types with the Gathering attribute, either of these behaviors is permitted, provided that the ordering and coherency rules of the memory location are followed.

For memory types with the non-Gathering attribute, neither of these behaviors is permitted. As a result:
• The number of memory accesses that are made corresponds to the number that would be generated by a simple sequential execution of the program.
• All accesses occur at their programmed size, except that there is no requirement for the memory system beyond the PE to be able to identify the elements accessed by multi-register Load/Store instructions. See Multi-register loads and stores that access Device memory on page B2-103.

Gathering between memory accesses separated by a memory barrier that affects those memory accesses is not permitted. This applies if one memory access is in Group A and one memory access is in Group B. That is, gathering is not permitted between a memory access in Group A and a memory access in Group B if the two accesses are separated by a barrier that affects at least one of the accesses.

Gathering between two memory accesses generated by a Load-Acquire/Store-Release is not permitted.

A read from a memory location with the non-Gathering attribute cannot come from a cache or a buffer, but must come from the endpoint for that address in the memory system. Typically this is a peripheral or physical memory.

--- Note ---
• A read from a memory location with the Gathering attribute can come from intermediate buffering of a previous write, provided that:
  — The accesses are not separated by a DMB or DSB barrier that affects both of the accesses, for example if one access is in Group A and the other is in Group B.
  — The accesses are not separated by other ordering constructions that require that the accesses are in order. Such a construction might be a combination of Load-Acquire and Store-Release.
  — The accesses are not generated by a Store-Release instruction.
• The ARM architecture only defines programmer visible behavior. Therefore, gathering can be performed if a programmer cannot tell whether gathering has occurred.

An implementation is permitted to perform an access with the Gathering attribute in a manner consistent with the requirements specified by the Non-gathering attribute.

An implementation is not permitted to perform an access with the Non-gathering attribute in a manner consistent with the relaxations allowed by the Gathering attribute.

Reordering

In the Device memory attribute:

R Indicates that the location has the Reordering attribute. Accesses to the location can be reordered within the same rules that apply to accesses to Normal Non-cacheable memory. All memory types with the Reordering attribute have the same ordering rules as accesses to Normal Non-cacheable memory, see Memory ordering on page B2-84.

nR Indicates that the location does not have the Reordering attribute, meaning it is non-Reordering.

Note Some interconnect fabrics, such as PCIe, perform very limited re-ordering, which is not important for the software usage. It is outside the scope of the ARM architecture to prohibit the use of a Non-reordering memory type with these interconnects.

For all memory types with the non-Reordering attribute, the order of memory accesses arriving at a single peripheral of IMPLEMENTATION DEFINED size, as defined by the peripheral, must be the same order that occurs in a simple sequential execution of the program. That is, the accesses appear in program order. This ordering applies to all accesses using any of the memory types with the non-Reordering attribute. As a result, if there is a mixture of Device-nGnRE and Device-nGnRnE accesses to the same peripheral, these occur in program order. If the memory accesses are not to a peripheral, then this attribute imposes no restrictions.

Note

• The IMPLEMENTATION DEFINED size of the single peripheral is the same as applies for the ordering guarantee provided by the DMB instruction.

• The ARM architecture only defines programmer visible behavior. Therefore, reordering can be performed if a programmer cannot tell whether reordering has occurred.

An implementation:

• Is permitted to perform an access with the Reordering attribute in a manner consistent with the requirements specified by the non-Reordering attribute.

• Is not permitted to perform an access with the non-Reordering attribute in a manner consistent with the relaxations allowed by the Reordering attribute.

The non-Reordering attribute does not require any additional ordering, other than that which applies to Normal memory, between:

• Accesses with the non-Reordering attribute and accesses with the Reordering attribute.

• Accesses with the non-Reordering attribute and accesses to Normal memory.

• Accesses with the non-Reordering attribute and accesses to different peripherals of IMPLEMENTATION DEFINED size.

The non-Reordering attribute has no effect on the ordering of cache maintenance instructions, even if the memory location specified in the instruction has the non-Reordering attribute.
Early Write Acknowledgement

In the Device memory attribute:

E  Indicates that the location has the Early Write Acknowledgement attribute.

nE  Indicates that the location has the No Early Write Acknowledgement attribute.

Early Write Acknowledgement is a hint to the platform memory system. Assigning the No Early Write Acknowledgement attribute to a Device memory location recommends that only the endpoint of the write access returns a write acknowledgement of the access, and that no earlier point in the memory system returns a write acknowledge. This means that a DSB barrier, executed by the PE that performed the write to the No Early Write Acknowledgement location, completes only after the write has reached its endpoint in the memory system. Typically, this endpoint is a peripheral or physical memory.

When the Early Write Acknowledgement attribute is assigned to a Device memory location, there is no such recommendation for the handling of accesses to that location.

Note

• The Early Write Acknowledgement hint has no effect on the ordering rules. The purpose of signaling no Early Write Acknowledgement is to signal to the interconnect that the peripheral requires the ability to signal the acknowledgement. The No Write Acknowledgement signal also provides an additional semantic that can be interpreted by the driver that is accessing the peripheral.

• This attribute is treated as a hint, as the exact nature of the interconnects accessed by a PE is outside the scope of the ARM architecture definition, and not all interconnects provide a mechanism to ensure that a write has reached the physical endpoint of the memory system.

• ARM recommends that writes with the No Early Write Acknowledgement hint are used for PCIe configuration writes. However, the mechanisms by which PCIe configuration writes are identified are IMPLEMENTATION DEFINED.

• ARM strongly recommends that the Early Write Acknowledgement hint is not ignored by a PE, but is made available for use by the system.

Because the No Early Write Acknowledgement attribute is a hint:

• An implementation is permitted to perform an access with the Early Write Acknowledgement attribute in a manner consistent with the requirements specified by the No Early Write Acknowledgement attribute.

• An implementation is permitted to perform an access with the No Early Write Acknowledgement attribute in a manner consistent with the relaxations allowed by the Early Write Acknowledgement attribute.

Multi-register loads and stores that access Device memory

For all instructions that load or store more than one general-purpose register from an Exception level there is no requirement for the memory system beyond the PE to be able to identify the size of the elements accessed by these load or store instructions.

For all instructions that load or store more than one general-purpose register from an Exception level the order in which the registers are accessed is not defined by the architecture. This applies even to accesses to any type of Device memory.

For all instructions that load or store one or more floating-point and SIMD register from an Exception level there is no requirement for the memory system beyond the PE to be able to identify the size of the element accessed by these load or store instructions, even for access to any type of Device memory.
B2.8.3 Memory access restrictions

The following restrictions apply to memory accesses:

• For accesses to any two bytes, \( p \) and \( q \), that are generated by the same instruction:
  — The bytes \( p \) and \( q \) must have the same memory type and shareability attributes, otherwise the results are CONSTRAINED UNPREDICTABLE. For example, an LD1, ST1, or an unaligned load or store that spans the boundary between Normal memory and Device memory is CONSTRAINED UNPREDICTABLE.
  — Except for possible differences in the cache allocation hints, ARM deprecates having different cacheability attributes for bytes \( p \) and \( q \).

For the permitted CONSTRAINED UNPREDICTABLE behavior, see Crossing a page boundary with different memory types or Shareability attributes on page K1-5482.

• If the accesses of an instruction that causes multiple accesses to any type of Device memory cross an address boundary that corresponds to the smallest implemented translation granule then behavior is CONSTRAINED UNPREDICTABLE, and Crossing a peripheral boundary with a Device access on page K1-5483 describes the permitted behaviors. For this reason, it is important that an access to a volatile memory device is not made using a single instruction that crosses an address boundary of the size of the smallest implemented translation granule.

——— Note ————
  — The boundary referred to is between two Device memory regions that are both of the size of the smallest implemented translation granule and aligned to the size of the smallest implemented translation granule.
  — This restriction means it is important that an access to a volatile memory device is not made using a single instruction that crosses an address boundary of the size of the smallest implemented translation granule.
  — ARM expects this restriction to constrain the placing of volatile memory devices in the system memory map, rather than expecting a compiler to be aware of the alignment of memory accesses.
B2.9 Mismatched memory attributes

Memory attributes are controlled by privileged software. For more information, see Chapter D4 The AArch64 Virtual Memory System Architecture.

Physical memory locations are accessed with mismatched attributes if all accesses to the location do not use a common definition of all of the following attributes of that location:

- Memory type, Device or Normal.
- Shareability.
- Cacheability, for the same level of the inner or outer cache, but excluding any cache allocation hints.

Collectively these are referred to as memory attributes.

Note

The terms location and memory location refer to any byte within the current coherency granule and are used interchangeably.

When a memory location is accessed with mismatched attributes the only software visible effects are one or more of the following:

- Uniprocessor semantics for reads and writes to that memory location might be lost. This means:
  - A read of the memory location by one agent might not return the value most recently written to that memory location by the same agent.
  - Multiple writes to the memory location by one agent with different memory attributes might not be ordered in program order.

- There might be a loss of coherency when multiple agents attempt to access a memory location.

- There might be a loss of properties derived from the memory type, as described in later bullets in this section.

- If all Load-Exclusive/Store-Exclusive instructions executed across all threads to access a given memory location do not use consistent memory attributes, the exclusive monitor state becomes UNKNOWN.

- Bytes written without the Write-Back cacheable attribute within the same Write-Back granule as bytes written with the Write-Back cacheable attribute might have their values reverted to the old values as a result of cache Write-Back.

The loss of properties associated with mismatched memory type attributes refers only to the following properties of Device memory that are additional to the properties of Normal memory:

- Prohibition of speculative read accesses.
- Prohibition on Gathering.
- Prohibition on Re-ordering.

For the following situations, when a physical memory location is accessed with mismatched attributes, a more restrictive set of behaviors applies. The description of each situation also describes the behaviors that apply:

1. If the only memory type mismatch associated with a memory location across all users of the memory location is between different types of Device memory, then all accesses might take the properties of the weakest Device memory type.

2. Any agent that reads that memory location using the same common definition of the shareability and cacheability attributes is guaranteed to access it coherently, to the extent required by that common definition of the memory attributes, only if all of the following conditions are met:

   - All aliases to the memory location with write permission both use a common definition of the shareability and cacheability attributes for the memory location, and either:
     - Have the inner cacheability attribute the same as the outer cacheability attribute.
     - In the Non-secure EL1&0 translation regime, have HCR_EL2.MIOCNCE set to 0.
   
   - All aliases to a memory location use a definition of the shareability attributes that encompasses all the agents with permission to access the location.
3. The possible software-visible effects caused by mismatched attributes for a memory location are defined more precisely if all of the mismatched attributes define the memory location as one of:
   • Any Device memory type.
   • Normal Inner Non-cacheable, Outer Non-cacheable memory.
In these cases, the only permitted software-visible effects of the mismatched attributes are one or more of the following:
   • Possible loss of properties derived from the memory type when multiple agents attempt to access the memory location.
   • Possible reordering of memory transactions to the same memory location with different memory attributes, potentially leading to a loss of coherency or uniprocessor semantics. Any possible loss of coherency or uniprocessor semantics can be avoided by inserting \texttt{DMB} barrier instructions between accesses to the same memory location that might use different attributes.

Where there is a loss of the uniprocessor semantics, ordering, or coherency, the following approaches can be used:

1. If the mismatched attributes for a memory location all assign the same shareability attribute to the location, any loss of uniprocessor semantics, ordering, or coherency within a shareability domain can be avoided by use of software cache management. To do so, software must use the techniques that are required for the software management of the ordering or coherency of cacheable locations between agents in different shareability domains. This means:
   • Before writing to a location not using the Write-Back attribute, software must invalidate, or clean, a location from the caches if any agent might have written to the location with the Write-Back attribute. This avoids the possibility of overwriting the location with stale data.
   • After writing to a location with the Write-Back attribute, software must clean the location from the caches, to make the write visible to external memory.
   • Before reading the location with a cacheable attribute, software must invalidate the location from the caches, to ensure that any value held in the caches reflects the last value made visible in external memory.
   • Executing a \texttt{DMB} barrier instruction, with scope that applies to the common shareability of the accesses, between any accesses to the same memory location that use different attributes.
In all cases:
   • Location refers to any byte within the current coherency granule.
   • A clean and invalidate instruction can be used instead of a clean instruction, or instead of an invalidate instruction.
   • In the sequences outlined in this section, all cache maintenance instructions and memory transactions must be completed, or ordered by the use of barrier operations, if they are not naturally ordered by the use of a common address, see \textit{Ordering and completion of data and instruction cache instructions on page D3-1709}.

\textbf{Note}

With software management of coherency, race conditions can cause loss of data. A race condition occurs when different agents write simultaneously to bytes that are in the same location, and the invalidate, write, clean sequence of one agent overlaps with the equivalent sequence of another agent. A race condition also occurs if the first operation of either sequence is a clean, rather than an invalidate.

2. If the mismatched attributes for a location mean that multiple cacheable accesses to the location might be made with different shareability attributes, then uniprocessor semantics, ordering, and coherency are guaranteed only if:
   • Each PE that accesses the location with a cacheable attribute performs a clean and invalidate of the location before and after accessing that location.
   • A \texttt{DMB} barrier with scope that covers the full shareability of the accesses is placed between any accesses to the same memory location that use different attributes.
Note

The Note in rule 1 of this list, about possible race conditions, also applies to this rule.

In addition, if multiple agents attempt to use Load-Exclusive or Store-Exclusive instructions to access a location, and the accesses from the different agents have different memory attributes associated with the location, the exclusive monitor state becomes **UNKNOWN**.

ARM strongly recommends that software does not use mismatched attributes for aliases of the same location. An implementation might not optimize the performance of a system that uses mismatched aliases.
B2.10 Synchronization and semaphores

ARMv8 provides non-blocking synchronization of shared memory, using synchronization primitives. The information in this section about memory accesses by synchronization primitives applies to accesses to both Normal memory and to any type of Device memory.

--- Note ---
Use of the ARMv8 synchronization primitives scales for multiprocessing system designs.

Table B2-3 shows the synchronization primitives and the associated CLREX instruction.

<table>
<thead>
<tr>
<th>Function</th>
<th>A64 instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load-Exclusive</td>
<td></td>
</tr>
<tr>
<td>Byte</td>
<td>LDXR, LDAXR</td>
</tr>
<tr>
<td>Halfword</td>
<td>LDXRH, LDAXRH</td>
</tr>
<tr>
<td>Register(^a)</td>
<td>LDXR, LDAXR</td>
</tr>
<tr>
<td>Pair(^a)</td>
<td>LDXP, LDAXP</td>
</tr>
<tr>
<td>Store-Exclusive</td>
<td></td>
</tr>
<tr>
<td>Byte</td>
<td>STXR, STLXR</td>
</tr>
<tr>
<td>Halfword</td>
<td>STXRH, STLXRH</td>
</tr>
<tr>
<td>Register(^a)</td>
<td>STXR, STLXR</td>
</tr>
<tr>
<td>Pair(^a)</td>
<td>STXP, STLXP</td>
</tr>
<tr>
<td>Clear-Exclusive</td>
<td>CLREX</td>
</tr>
</tbody>
</table>

\(^a\) The instruction operates on a doubleword if accessing an X register, or on a word if accessing a W register.

The model for the use of a Load-Exclusive/Store-Exclusive instruction pair accessing a non-aborting memory address \(x\) is:

- The Load-Exclusive instruction reads a value from memory address \(x\).
- The corresponding Store-Exclusive instruction succeeds in writing back to memory address \(x\) only if no other observer, process, or thread has performed a more recent store to address \(x\). The Store-Exclusive instruction returns a status bit that indicates whether the memory write succeeded.

A Load-Exclusive instruction marks a small block of memory for exclusive access. The size of the marked block is IMPLEMENTATION DEFINED, see Marking and the size of the marked memory block on page B2-115. A Store-Exclusive instruction to any address in the marked block clears the marking.

--- Note ---
In this section, the term PE includes any observer that can generate a Load-Exclusive or a Store-Exclusive instruction.

The following sections give more information:

- Exclusive access instructions and Non-shareable memory locations on page B2-109.
- Exclusive access instructions and Shareable memory locations on page B2-111.
- Marking and the size of the marked memory block on page B2-115.
B2.10 Synchronization and semaphores

B2.10.1 Exclusive access instructions and Non-shareable memory locations

For memory locations for which the shareability attribute is Non-shareable, the exclusive access instructions rely on a local monitor that marks any address from which the PE executes a Load-Exclusive instruction. Any non-aborted attempt by the same PE to use a Store-Exclusive instruction to modify any address is guaranteed to clear the marking.

A Load-Exclusive instruction performs a load from memory, and:

- The executing PE marks the physical memory address for exclusive access.
- The local monitor of the executing PE transitions to the Exclusive Access state.

A Store-Exclusive instruction performs a conditional store to memory that depends on the state of the local monitor:

**If the local monitor is in the Exclusive Access state**

- If the address of the Store-Exclusive instruction is the same as the address that has been marked in the monitor by an earlier Load-Exclusive instruction, then the store occurs. Otherwise, it is IMPLEMENTATION DEFINED whether the store occurs.
- A status value is returned to a register:
  - If the store took place the status value is 0.
  - Otherwise, the status value is 1.
- The local monitor of the executing PE transitions to the Open Access state.

**If the local monitor is in the Open Access state**

- No store takes place.
- A status value of 1 is returned to a register.
- The local monitor remains in the Open Access state.

The Store-Exclusive instruction defines the register to which the status value is returned.

When a PE writes using any instruction other than a Store-Exclusive instruction:

- If the write is to a physical address that is not marked as Exclusive Access by its local monitor and that local monitor is in the Exclusive Access state it is IMPLEMENTATION DEFINED whether the write affects the state of the local monitor.
- If the write is to a physical address that is marked as Exclusive Access by its local monitor it is IMPLEMENTATION DEFINED whether the write affects the state of the local monitor.

It is IMPLEMENTATION DEFINED whether a store to a marked physical address causes a mark in the local monitor to be cleared if that store is by an observer other than the one that caused the physical address to be marked.

*Figure B2-4 on page B2-110* shows the state machine for the local monitor and the effect of each of the operations shown in the figure.
Figure B2-4  Local monitor state machine diagram

For more information about marking see *Marking and the size of the marked memory block* on page B2-115.

--- Note ---

For the local monitor state machine, as shown in Figure B2-4:

- The IMPLEMENTATION DEFINED options for the local monitor are consistent with the local monitor being constructed so that it does not hold any physical address, but instead treats any access as matching the address of the previous Load-Exclusive instruction.

- A local monitor implementation can be unaware of Load-Exclusive and Store-Exclusive instructions from other PEs.

- The architecture does not require a load instruction by another PE, that is not a Load-Exclusive instruction, to have any effect on the local monitor.

- It is IMPLEMENTATION DEFINED whether the transition from Exclusive Access to Open Access state occurs when the Store or StoreExcl is from another observer.

---

Changes to the local monitor state resulting from speculative execution

The architecture permits a local monitor to transition to the Open Access state as a result of speculation, or from some other cause. This is in addition to the transitions to Open Access state caused by the architectural execution of an operation shown in Figure B2-4.

An implementation must ensure that:

- The local monitor cannot be seen to transition to the Exclusive Access state except as a result of the architectural execution of one of the operations shown in Figure B2-4.

- Any transition of the local monitor to the Open Access state not caused by the architectural execution of an operation shown in Figure B2-4 must not indefinitely delay forward progress of execution.
B2.10.2 Exclusive access instructions and Shareable memory locations

In the context of this section, a shareable memory location is a memory location that has, or is treated as if it has, a Shareability attribute of Inner Shareable or Outer Shareable.

For shareable memory locations, exclusive access instructions rely on:

- A local monitor for each PE in the system, that marks any address from which the PE executes a Load-Exclusive. The local monitor operates as described in Exclusive access instructions and Non-shareable memory locations on page B2-109, except that for shareable memory any Store-Exclusive is then subject to checking by the global monitor if it is described in that section as doing at least one of the following:
  - Updating memory.
  - Returning a status value of 0.

  The local monitor can ignore accesses from other PEs in the system.

- A global monitor that marks a physical address as exclusive access for a particular PE. This marking is used later to determine whether a Store-Exclusive to that address that has not been failed by the local monitor can occur. Any successful write to the marked block by any other observer in the shareability domain of the memory location is guaranteed to clear the marking. For each PE in the system, the global monitor:
  - Can hold at least one marked block.
  - Maintains a state machine for each marked block it can hold.

  — Note ——

  For each PE, the architecture only requires global monitor support for a single marked address. Any situation that might benefit from the use of multiple marked addresses on a single PE is UNPREDICTABLE or CONSTRAINED UNPREDICTABLE, see Load-Exclusive and Store-Exclusive instruction usage restrictions on page B2-115.

  —— Note ——

  The global monitor can either reside within the PE, or exist as a secondary monitor at the memory interfaces. The IMPLEMENTATION DEFINED aspects of the monitors mean that the global monitor and local monitor can be combined into a single unit, provided that the unit performs the global monitor and local monitor functions defined in this manual.

  —— Note ——

  For shareable memory locations, in some implementations and for some memory types, the properties of the global monitor require functionality outside the PE. Some system implementations might not implement this functionality for all locations of memory. In particular, this can apply to:

  - Any type of memory in the system implementation that does not support hardware cache coherency.
  - Non-cacheable memory, or memory treated as Non-cacheable, in an implementation that does support hardware cache coherency.

  In such a system, it is defined by the system:

  - Whether the global monitor is implemented.
  - If the global monitor is implemented, which address ranges or memory types it monitors.

  —— Note ——

  To support the use of the Load-Exclusive/Store-Exclusive mechanism when address translation is disabled, a system might define at least one location of memory, of at least the size of the translation granule, in the system memory map to support the global monitor for all ARM PEs within a common Inner Shareable domain. However, this is not an architectural requirement. Therefore, architecturally-compliant software that requires mutual exclusion must not rely on using the Load-Exclusive/Store-Exclusive mechanism, and must instead use a software algorithm such as Lamport’s Bakery algorithm to achieve mutual exclusion.
Because implementations can choose which memory types are treated as Non-cacheable, the only memory types for which it is architecturally guaranteed that a global exclusive monitor is implemented are:

- Inner Shareable, Inner Write-Back, Outer Write-Back Normal memory with Read allocation hints and Write allocation hints and not transient.
- Outer Shareable, Inner Write-Back, Outer Write-Back Normal memory with Read allocation hints and Write allocation hints and not transient.

The set of memory types that support atomic instructions must include all of the memory types for which a global monitor is implemented.

If the global monitor is not implemented for an address range or memory type, then performing a Load-Exclusive or a Store-Exclusive instruction to such a location has one or more of the following effects:

- The instruction generates an external abort.
- The instruction generates an IMPLEMENTATION DEFINED MMU fault. This is reported using the Fault Status code of ESR_ELx.DFSC = 110101.
  
  If the IMPLEMENTATION DEFINED MMU fault is generated for the Non-secure EL1&0 translation regime then:
  
  — If the fault is generated because of the memory type defined in the first stage of translation, or if the second stage of translation is disabled, then this is a first stage fault and the exception is taken to EL1.
  
  — Otherwise, the fault is a second stage fault and the exception is taken to EL2.

  The priority of this fault is IMPLEMENTATION DEFINED.

- The instruction is treated as a NOP.
- The Load-Exclusive instruction is treated as if it were accessing a Non-shareable location, but the state of the local monitor becomes UNKNOWN.
- The Store-Exclusive instruction is treated as if it were accessing a Non-shareable location, but the state of the local monitor becomes UNKNOWN. In this case, if the store exclusive instruction is a store exclusive pair of 64-bit quantities, then the two quantities being stored might not be stored atomically.
- The value held in the result register of the Store-Exclusive instruction becomes UNKNOWN.

In addition, for write transactions generated by non-PE observers that do not implement exclusive accesses or other atomic access mechanisms, the effect that writes have on the global and local monitors used by ARM PEs is IMPLEMENTATION DEFINED. The writes might not clear the global monitors of other PEs for:

- Some address ranges.
- Some memory types.
Operation of the global monitor

A Load-Exclusive instruction from shareable memory performs a load from memory, and causes the physical address of the access to be marked as exclusive access for the requesting PE. This access can also cause the exclusive access mark to be removed from any other physical address that has been marked by the requesting PE.

--- Note ---

The global monitor only supports a single outstanding exclusive access to shareable memory per PE.

---

A Load-Exclusive instruction by one PE has no effect on the global monitor state for any other PE.

A Store-Exclusive instruction performs a conditional store to memory:

- The store is guaranteed to succeed only if the physical address accessed is marked as exclusive access for the requesting PE and both the local monitor and the global monitor state machines for the requesting PE are in the Exclusive Access state. In this case:
  - A status value of 0 is returned to a register to acknowledge the successful store.
  - The final state of the global monitor state machine for the requesting PE is IMPLEMENTATION DEFINED.
  - If the address accessed is marked for exclusive access in the global monitor state machine for any other PE then that state machine transitions to Open Access state.

- If no address is marked as exclusive access for the requesting PE, the store does not succeed:
  - A status value of 1 is returned to a register to indicate that the store failed.
  - The global monitor is not affected and remains in Open Access state for the requesting PE.

- If a different physical address is marked as exclusive access for the requesting PE, it is IMPLEMENTATION DEFINED whether the store succeeds or not:
  - If the store succeeds a status value of 0 is returned to a register, otherwise a value of 1 is returned.
  - If the global monitor state machine for the PE was in the Exclusive Access state before the Store-Exclusive instruction it is IMPLEMENTATION DEFINED whether that state machine transitions to the Open Access state.

The Store-Exclusive instruction defines the register to which the status value is returned.

In a shared memory system, the global monitor implements a separate state machine for each PE in the system. The state machine for accesses to shareable memory by PE(n) can respond to all the shareable memory accesses visible to it. This means it responds to:

- Accesses generated by PE(n).
- Accesses generated by the other observers in the shareability domain of the memory location. These accesses are identified as (!n).

In a shared memory system, the global monitor implements a separate state machine for each observer that can generate a Load-Exclusive or a Store-Exclusive instruction in the system.
Clear global monitor event

Whenever the global monitor state for a PE changes from Exclusive access to Open access, an event is generated and held in the Event register for that PE. This register is used by the Wait for Event mechanism, see Mechanisms for entering a low-power state on page D1-1599.

Figure B2-5 shows the state machine for PE(n) in a global monitor.

![Figure B2-5 Global monitor state machine diagram for PE(n) in a multiprocessor system](image)

Operations marked * are possible alternative IMPLEMENTATION DEFINED options.

In the diagram:
- LoadExcl represents any Load-Exclusive instruction
- StoreExcl represents any Store-Exclusive instruction
- Store represents any other store instruction.

Any LoadExcl operation updates the marked address to the most significant bits of the address x used for the operation.

Note

For the global monitor state machine, as shown in Figure B2-5:

- The architecture does not require a load instruction by another PE, that is not a Load-Exclusive instruction, to have any effect on the global monitor.
- Whether a Store-Exclusive instruction successfully updates memory or not depends on whether the address accessed matches the marked shareable memory address for the PE issuing the Store-Exclusive instruction, and whether the local and global monitors are in the exclusive state. For this reason, Figure B2-5 only shows how the operations by (!n) cause state transitions of the state machine for PE(n).
- A Load-Exclusive instruction can only update the marked shareable memory address for the PE issuing the Load-Exclusive instruction.
- When the global monitor is in the Exclusive Access state, it is IMPLEMENTATION DEFINED whether a CLREX instruction causes the global monitor to transition from Exclusive Access to Open Access state.
- It is IMPLEMENTATION DEFINED:
  - Whether a modification to a Non-shareable memory location can cause a global monitor to transition fromExclusive Access to Open Access state.
  - Whether a Load-Exclusive instruction to a Non-shareable memory location can cause a global monitor to transition from Open Access to Exclusive Access state.
B2.10.3 Marking and the size of the marked memory block

When a Load-Exclusive instruction is executed, the resulting marked block ignores the least significant bits of the 64-bit memory address.

When a Load-Exclusive instruction is executed, a marked block of size $2^a$ bytes is created by ignoring the least significant bits of the memory address. A marked address is any address within this marked block. The size of the marked memory block is called the Exclusives reservation granule. The Exclusives reservation granule is IMPLEMENTATION DEFINED in the range 4 - 512 words.

Note

This definition means that the Exclusives reservation granule is:

- 4 words in an implementation where $a$ is 4.
- 512 words in an implementation where $a$ is 11.

For example, in an implementation where $a$ is 4, a successful LDXRB of address 0x341B4 defines a marked block using bits[47:4] of the address. This means that the four words of memory from 0x341B0 to 0x341BF are marked for exclusive access.

In some implementations the CTR identifies the Exclusives reservation granule, see CTR_EL0. Otherwise, software must assume that the maximum Exclusives reservation granule, 512 words, is implemented.

B2.10.4 Context switch support

An exception return clears the local monitor. As a result, performing a CLREX instruction as part of a context switch is not required in most situations.

Note

Context switching is not an application level operation. However, this information is included here to complete the description of the exclusive operations.

B2.10.5 Load-Exclusive and Store-Exclusive instruction usage restrictions

The Load-Exclusive and Store-Exclusive instructions are intended to work together as a pair, for example a LDXP/STXP pair or a LDXR/STXR pair. To support different implementations of these functions, software must follow the notes and restrictions given here.

The following notes describe the use of a LoadExcl/StoreExcl pair, to indicate the use of any of the Load-Exclusive/Store-Exclusive pairs shown in Table B2-3 on page B2-108. In this context, a LoadExcl/StoreExcl pair comprises two instructions in the same thread of execution:

- The exclusives support a single outstanding exclusive access for each PE thread that is executed. The architecture makes use of this by not requiring an address or size check as part of the IsExclusiveLocal() function. If the target virtual address of a StoreExcl is different from the virtual address of the preceding LoadExcl instruction in the same thread of execution, behavior can be CONSTRAINED UNPREDICTABLE with the following behavior:
  - The StoreExcl either passes or fails, and the status value returned by the StoreExcl is UNKNOWN.

Note

This means the StoreExcl might pass for some instances of a LoadExcl/StoreExcl pair with mismatched addresses, and fail for other instances of a LoadExcl/StoreExcl pair with mismatched addresses.

- The data at the address accessed by the LoadExcl, and at the address accessed by the StoreExcl, is UNKNOWN.

This means software can rely on a LoadExcl/StoreExcl pair to eventually succeed only if the LoadExcl and the StoreExcl are executed with the same virtual address.
If two StoreExcl instructions are executed without an intervening LoadExcl instruction the second StoreExcl instruction returns a status value of 1. This means that:

- ARM recommends that, in a given thread of execution, every StoreExcl instruction has a preceding LoadExcl instruction associated with it.

It is not necessary for every LoadExcl instruction to have a subsequent StoreExcl instruction.

An implementation of the Load-Exclusive and Store-Exclusive instructions can require that, in any thread of execution, the transaction size of a StoreExcl instruction is the same as the transaction size of the preceding LoadExcl instruction executed in that thread. If the transaction size of a StoreExcl instruction is different from the preceding LoadExcl instruction in the same thread of execution, behavior can be CONSTRAINED UNPREDICTABLE with the following behavior:

- The StoreExcl either passes or fails, and the status value returned by the StoreExcl is UNKNOWN.

Note

This means the StoreExcl might pass for some instances of a LoadExcl/StoreExcl pair with mismatched transaction sizes, and fail for other instances of a LoadExcl/StoreExcl pair with mismatched transaction sizes.

This means software can rely on a LoadExcl/StoreExcl pair to eventually succeed only if the LoadExcl and the StoreExcl have the same transaction size.

An implementation of the LoadExcl and StoreExcl instructions can require that, in any thread of execution, the StoreExcl instruction accesses the same number of registers as the preceding LoadExcl instruction executed in that thread. If the StoreExcl instruction accesses a different number of registers than the preceding LoadExcl instruction in the same thread of execution, behavior is CONSTRAINED UNPREDICTABLE. As a result, software can rely on an LoadExcl/StoreExcl pair to eventually succeed only if they access the same number of registers. For more information see CONSTRAINED UNPREDICTABLE behavior when Load-Exclusive/Store-Exclusive access a different number of registers on page B2-118.

LoadExcl/StoreExcl loops are guaranteed to make forward progress only if, for any LoadExcl/StoreExcl loop within a single thread of execution, the software meets all of the following conditions:

1 Between the Load-Exclusive and the Store-Exclusive, there are no explicit memory accesses, preloads, direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, or indirect branches.

2 Between the Store-Exclusive returning a failing result and the retry of the corresponding Load-Exclusive:
   - There are no stores or PLD# instructions to any address within the Exclusives reservation granule accessed by the Store-Exclusive.
   - There are no loads or preloads to any address within the Exclusives reservation granule accessed by the Store-Exclusive that use a different VA alias to that address.
   - There are no direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, or indirect branches.
   - All loads and stores are to a block of contiguous virtual memory of not more than 512 bytes in size.

The exclusive monitor can be cleared at any time without an application-related cause, provided that such clearing is not systematically repeated so as to prevent the forward progress in finite time of at least one of the threads that is accessing the exclusive monitor.

Implementations can benefit from keeping the LoadExcl and StoreExcl operations close together in a single thread of execution. This minimizes the likelihood of the exclusive monitor state being cleared between the LoadExcl instruction and the StoreExcl instruction. Therefore, for best performance, ARM strongly recommends a limit of 128 bytes between LoadExcl and StoreExcl instructions in a single thread of execution.
• The architecture sets an upper limit of 2048 bytes on the Exclusives reservation granule that can be marked as exclusive. For performance reasons, ARM recommends that objects that are accessed by exclusive accesses are separated by the size of the exclusive reservations granule. This is a performance guideline rather than a functional requirement.

• After taking a Data Abort exception, the state of the exclusive monitors is UNKNOWN.

• For the memory location accessed by a LoadExcl/StoreExcl pair, if the memory attributes for a StoreExcl instruction are different from the memory attributes for the preceding LoadExcl instruction in the same thread of execution, behavior is CONSTRAINED UNPREDICTABLE. Where this occurs because the translation of the accessed address changes between the LoadExcl instruction and the StoreExcl instruction, the CONSTRAINED UNPREDICTABLE behavior is as follows:
  — The StoreExcl either passes or fails, and the status value returned by the StoreExcl is UNKNOWN.

  — Note

  This means the StoreExcl might pass for some instances of a LoadExcl/StoreExcl pair with changed memory attributes, and fail for other instances of a LoadExcl/StoreExcl pair with changed memory attributes.

  — The data at the address accessed by the StoreExcl is UNKNOWN.

  — Note

  Another bullet point in this list covers the case where the memory attributes of a LoadExcl/StoreExcl pair differ as a result of using different virtual addresses with different attributes that point to the same physical address.

  — Note

  The effect of a data or unified cache invalidate, clean, or clean and invalidate instruction on a local or global exclusive monitor that is in the Exclusive Access state is CONSTRAINED UNPREDICTABLE, and the instruction might clear the monitor, or it might leave it in the Exclusive Access state. For address-based maintenance instructions, this also applies to the monitors of other PEs in the same shareability domain as the PE executing the cache maintenance instruction, as determined by the shareability domain of the address being maintained.

  — Note

  ARM strongly recommends that implementations ensure that the use of such maintenance instructions by a PE in the Non-secure state cannot cause a denial of service on a PE in the Secure state.

  — Note

  If the mapping of the virtual to physical address is changed between the LoadExcl instruction and the STREX instruction, and the change is performed using a break-before-make sequence as described in Using break-before-make when updating translation table entries on page D4-1816, if the StoreExcl is performed after another write to the same physical address as the StoreExcl, and that other write was performed after the old translation was properly invalidated and that invalidation was properly synchronized, then the StoreExcl will not pass its monitor check.

  — Note

  ARM expects that, in many implementations, either:
  — The TLB invalidation will clear either the local or global monitor.
  — The physical address will be checked between the LoadExcl and StoreExcl.

  — Note

  In the event of repeatedly-contending LoadExcl/StoreExcl instruction sequences from multiple PEs, an implementation must ensure that forward progress is made by at least one PE.
CONSTRUDED UNPREDICTABLE behavior when Load-Exclusive/Store-Exclusive access a different number of registers

As stated in this section, an implementation can require that the instructions of a Load-Exclusive/Store-Exclusive pair access the same number of registers. In such an implementation, this means behavior is CONSTRUDED UNPREDICTABLE if, in a single thread of execution, either:

- An LDXP instruction of two 32-bit quantities is followed by an STXR instruction of one 64-bit quantity at the same address.
- An LDXR instruction of one 64-bit quantity is followed by an STXP instruction of two 32-bit quantities at the same address.

In these cases, the CONSTRUDED UNPREDICTABLE behavior must be one of:

- The STXP or STXR instruction generates an external Data Abort.
- The STXP or STXR instruction generates an IMPLEMENTATION DEFINED MMU fault reported using the Fault Status code of ESR_ELx.DFSC = 0b110101.
- The STXP or STXR instruction always fails, returning a status of 1.
- The STXP or STXR instruction always passes, returning a status of 0.
- This STXP or STXR instruction has the same pass or fail behavior that it would have had if the instruction had used the same size and number of registers as the preceding LDXR or LDXP instruction.

B2.10.6 Use of WFE and SEV instructions by spin-locks

ARMv8 provides Wait For Event, Send Event, and Send Event Local instructions, WFE, SEV, and SEVL, that can assist with reducing power consumption and bus contention caused by PEs repeatedly attempting to obtain a spin-lock. These instructions can be used at the application level, but a complete understanding of what they do depends on a system level understanding of exceptions. They are described in Wait for Event mechanism and Send event on page D1-1599. However, in ARMv8, when the global monitor for a PE changes from Exclusive Access state to Open Access state, an event is generated.

Note

This is equivalent to issuing an SEVL instruction on the PE for which the monitor state has changed. It removes the need for spinlock code to include an SEV instruction after clearing a spinlock.
Part C
The AArch64 Instruction Set
Chapter C1
The A64 Instruction Set

This chapter describes the A64 instruction set. It contains the following sections:

• About the A64 instruction set on page C1-122.
• Structure of the A64 assembler language on page C1-123.
• Address generation on page C1-128.
• Instruction aliases on page C1-131.
C1.1 About the A64 instruction set

The A64 instruction set is the instruction set supported in the AArch64 Execution state. All A64 instructions have a width of 32 bits. The A64 encoding structure breaks down into the following functional groups:

• A miscellaneous group of branch instructions, exception generating instructions, and system instructions.

• Data-processing instructions associated with general-purpose registers. These instructions are supported by two functional groups, depending on whether the operands:
  — Are all held in registers.
  — Include an operand with a constant immediate value.

• Load and store instructions associated with the general-purpose register file and the SIMD and floating-point register file.

• SIMD and scalar floating-point data-processing instructions that operate on the SIMD and floating-point registers.

The encoding hierarchy within a functional group breaks down as follows:

• A functional group consists of a set of related instruction classes. A64 instruction index by encoding on page C4-192 provides an overview of the instruction encodings in the form of a list of instruction classes within their functional groups.

• An instruction class consists of a set of related instruction forms. Instruction forms are documented in one of two alphabetic lists:
  — The load, store, and data-processing instructions associated with the general-purpose registers, together with those in the other instruction classes. See Chapter C6 A64 Base Instruction Descriptions.
  — The load, store, and data-processing instructions associated with the SIMD and floating-point support. See Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions.

• An instruction form might support a single instruction syntax. Where an instruction supports more than one syntax, each syntax is an instruction variant. Instruction variants can occur because of differences in:
  — The size or format of the operands.
  — The register file used for the operands.
  — The addressing mode used for load/load/store memory operands. Instruction variants might also arise as the result of other factors.

Instruction variants are described in the instruction description for the individual instructions.

A64 instructions have a regular bit encoding structure:

• 5-bit register operand fields at fixed positions within the instruction. For general-purpose register operands, the values 0-30 select one of 31 registers. The value 31 is used as a special case that can:
  — Indicate use of the current stack pointer, when identifying a load/store base register or in a limited set of data-processing instructions. See The stack pointer registers on page D1-1507.
  — Indicate the value zero when used as a source register operand.
  — Indicate discarding the result when used as a destination register operand.

For SIMD and floating-point register access, the value used selects one of 32 registers.

• Immediate bits that provide constant data-processing values or address offsets are placed in contiguous bitfields. Some computed values in instruction variants use one or more immediate bitfields together with the secondary encoding bitfields.

All encodings that are not fully defined are described as unallocated. An attempt to execute an unallocated instruction is UNDEFINED, unless the behavior is otherwise defined in this Manual.
C1.2 Structure of the A64 assembler language

The letter \( W \) denotes a general-purpose register holding a 32-bit word, and \( X \) denotes a general-purpose register holding a 64-bit doubleword.

An A64 assembler recognizes both upper-case and lower-case variants of the instruction mnemonics and register names, but not mixed case variants. An A64 disassembler can output either upper-case or lower-case mnemonics and register names. Program and data labels are case-sensitive.

The A64 assembly language does not require the \#\ character to introduce constant immediate operands, but an assembler must allow immediate values introduced with or without the \#\ character. ARM recommends that an A64 disassembler outputs a \#\ before an immediate operand.

In Example C1-1 on page C1-124 the sequence // is used as a comment leader and A64 assemblers are encouraged to accept this syntax.

C1.2.1 Common syntax terms

The following syntax terms are used frequently throughout the A64 instruction set description.

- **UPPER**
  Text in upper-case letters is fixed. Text in lower-case letters is variable. This means that register name \( Xn \) indicates that the \( X \) is required, followed by a variable register number, for example \( X29 \).

- **< >**
  Any text enclosed by angle braces, \(< >\), is a value that the user supplies. Subsequent text might supply additional information.

- **{}**
  Any item enclosed by curly brackets, \{\}, is optional. A description of the item and how its presence or absence affects the instruction is normally supplied by subsequent text. In some cases curly braces are actual symbols in the syntax, for example when they surround a register list. These cases are called out in the surrounding text.

- **[]**
  Any items enclosed by square brackets, \[\], constitute a list of alternative characters. A single one of the characters can be used in that position and the subsequent text describes the meaning of the alternatives. In some cases the square brackets are part of the syntax itself, such as addressing modes or vector elements. These cases are called out in the surrounding text.

- **a|b**
  Alternative words are separated by a vertical bar, |, and can be surrounded by parentheses to delimit them. For example, \( U(ADD|SUB)W \) represents \( UADDW \) or \( USUBW \).

- **±**
  This indicates an optional + or - sign. If neither is used then + is assumed.

- **uimm**
  An \( n \)-bit unsigned, positive, immediate value.

- **simm**
  An \( n \)-bit two’s complement, signed immediate value, where \( n \) includes the sign bit.

- **SP**
  See Register names on page C1-124.

- **Wn**
  See Register names on page C1-124.

- **WSP**
  See Register names on page C1-124.

- **WZR**
  See Register names on page C1-124.

- **Xn**
  See Register names on page C1-124.

- **XZR**
  See Register names on page C1-124

C1.2.2 Instruction Mnemonics

The A64 assembly language overloads instruction mnemonics and distinguishes between the different forms of an instruction based on the operand types. For example, the following 400 instructions all have different opcodes. However, the programmer must only remember one mnemonic, as the assembler automatically chooses the correct opcode based on the operands. The disassembler follows the same procedure in reverse.
Example C1-1  ADD instructions with different opcodes

ADD W0, W1, W2  // add 32-bit register
ADD X0, X1, X2  // add 64-bit register
ADD X0, X1, W2, SXTW // add 64-bit extended register
ADD X0, X1, #42 // add 64-bit immediate

C1.2.3 Condition Code

The A64 ISA has some instructions that set condition flags or test condition codes or both. For information about instructions that set the condition flags or use the condition mnemonics, see *Condition flags and related instructions* on page C6-433.

Table C1-1 shows the available condition codes.

<table>
<thead>
<tr>
<th>cond</th>
<th>Mnemonic</th>
<th>Meaning (integer)</th>
<th>Meaning (floating-point)*</th>
<th>Condition flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EQ</td>
<td>Equal</td>
<td>Equal</td>
<td>Z == 1</td>
</tr>
<tr>
<td>0001</td>
<td>NE</td>
<td>Not equal</td>
<td>Not equal or unordered</td>
<td>Z == 0</td>
</tr>
<tr>
<td>0010</td>
<td>CS or HS</td>
<td>Carry set</td>
<td>Greater than, equal, or unordered</td>
<td>C == 1</td>
</tr>
<tr>
<td>0011</td>
<td>CC or LO</td>
<td>Carry clear</td>
<td>Less than</td>
<td>C == 0</td>
</tr>
<tr>
<td>0100</td>
<td>MI</td>
<td>Minus, negative</td>
<td>Less than</td>
<td>N == 1</td>
</tr>
<tr>
<td>0101</td>
<td>PL</td>
<td>Plus, positive or zero</td>
<td>Greater than, equal, or unordered</td>
<td>N == 0</td>
</tr>
<tr>
<td>0110</td>
<td>VS</td>
<td>Overflow</td>
<td>Unordered</td>
<td>V == 1</td>
</tr>
<tr>
<td>0111</td>
<td>VC</td>
<td>No overflow</td>
<td>Ordered</td>
<td>V == 0</td>
</tr>
<tr>
<td>1000</td>
<td>HI</td>
<td>Unsigned higher</td>
<td>Greater than, or unordered</td>
<td>C == 1 &amp;&amp; Z == 0</td>
</tr>
<tr>
<td>1001</td>
<td>LS</td>
<td>Unsigned lower or same</td>
<td>Less than or equal</td>
<td>!(C == 1 &amp;&amp; Z == 0)</td>
</tr>
<tr>
<td>1010</td>
<td>GE</td>
<td>Signed greater than or equal</td>
<td>Greater than or equal</td>
<td>N == V</td>
</tr>
<tr>
<td>1011</td>
<td>LT</td>
<td>Signed less than</td>
<td>Less than, or unordered</td>
<td>N! = V</td>
</tr>
<tr>
<td>1100</td>
<td>GT</td>
<td>Signed greater than</td>
<td>Greater than</td>
<td>Z == 0 &amp;&amp; N == V</td>
</tr>
<tr>
<td>1101</td>
<td>LE</td>
<td>Signed less than or equal</td>
<td>Less than, equal, or unordered</td>
<td>!(Z == 0 &amp;&amp; N == V)</td>
</tr>
<tr>
<td>1110</td>
<td>AL</td>
<td>Always</td>
<td>Always</td>
<td>Any</td>
</tr>
<tr>
<td>1111</td>
<td>NV(^b)</td>
<td>Always</td>
<td>Always</td>
<td>Any</td>
</tr>
</tbody>
</table>

a. Unordered means at least one NaN operand.

b. The condition code NV exists only to provide a valid disassembly of the 0b1111 encoding, otherwise its behavior is identical to AL.

C1.2.4 Register names

This section describes the AArch64 registers. It contains the following subsections:

- *General-purpose register file and the stack pointer* on page C1-125.
- *SIMD and floating-point register file* on page C1-125.
- *SIMD and floating-point scalar register names* on page C1-126.
- *SIMD vector register names* on page C1-126.
• SIMD vector element names on page C1-126.

General-purpose register file and the stack pointer

The 31 general-purpose registers in the general-purpose register file are named R0-R30 and encoded in the instruction register fields with values 0-30. A general-purpose register field that encodes the value 31 represents either the current stack pointer or the zero register, depending on the instruction and the operand position.

When the registers are used in a specific instruction variant, they must be qualified to indicate the operand data size, 32 bits or 64 bits, and the data size of the instruction.

When the data size is 32 bits, the lower 32 bits of the register are used and the upper 32 bits are ignored on a read and cleared to zero on a write.

Table C1-2 shows the qualified names for registers, where \( n \) is a register number 0-30.

<table>
<thead>
<tr>
<th>Name</th>
<th>Size</th>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wn</td>
<td>32 bits</td>
<td>0-30</td>
<td>General-purpose register 0-30</td>
</tr>
<tr>
<td>Xn</td>
<td>64 bits</td>
<td>0-30</td>
<td>General-purpose register 0-30</td>
</tr>
<tr>
<td>WZR</td>
<td>32 bits</td>
<td>31</td>
<td>Zero register</td>
</tr>
<tr>
<td>XZR</td>
<td>64 bits</td>
<td>31</td>
<td>Zero register</td>
</tr>
<tr>
<td>WSP</td>
<td>32 bits</td>
<td>31</td>
<td>Current stack pointer</td>
</tr>
<tr>
<td>SP</td>
<td>64 bits</td>
<td>31</td>
<td>Current stack pointer</td>
</tr>
</tbody>
</table>

The following list provides further details relating to Table C1-2.

• The names Xn and Wn both refer to the same general-purpose register, Rn.
• There is no register named W31 or X31.
• The name SP represents the stack pointer for 64-bit operands where an encoding of the value 31 in the corresponding register field is interpreted as a read or write of the current stack pointer. When instructions do not interpret this operand encoding as the stack pointer, use of the name SP is an error.
• The name WSP represents the current stack pointer in a 32-bit context.
• The name XZR represents the zero register for 64-bit operands where an encoding of the value 31 in the corresponding register field is interpreted as returning zero when read or discarding the result when written. When instructions do not interpret this operand encoding as the zero register, use of the name XZR is an error.
• The name WZR represents the zero register in a 32-bit context.
• The architecture does not define a specific name for general-purpose register R30 to reflect its role as the link register on procedure calls. However, an A64 assembler must always use W30 and X30 for this purpose, and additional software names might be defined as part of the Procedure Call Standard, see Procedure Call Standard for the ARM 64-bit Architecture.

SIMD and floating-point register file

The 32 registers in the SIMD and floating-point register file, V0-V31, hold floating-point operands for the scalar floating-point instructions, and both scalar and vector operands for the SIMD instructions. When they are used in a specific instruction form, the names must be further qualified to indicate the data shape, that is the data element size and the number of elements or lanes within the register. A similar requirement is placed on the general-purpose registers. See General-purpose register file and the stack pointer.
Note

The data type is described by the instruction mnemonics that operate on the data. The data type is not described by the register name. The data type is the interpretation of bits within each register or vector element, whether these are integers, floating-point values, polynomials or cryptographic hashes.

SIMD and floating-point scalar register names

SIMD and floating-point instructions that operate on scalar data only access the lower bits of a SIMD and floating-point register. The unused high bits are ignored on a read and cleared to 0 on a write.

Table C1-3 shows the qualified names for accessing scalar SIMD and floating-point registers. The letter $n$ denotes a register number between 0 and 31.

<table>
<thead>
<tr>
<th>Size</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 bits</td>
<td>$Bn$</td>
</tr>
<tr>
<td>16 bits</td>
<td>$Hn$</td>
</tr>
<tr>
<td>32 bits</td>
<td>$Sn$</td>
</tr>
<tr>
<td>64 bits</td>
<td>$Dn$</td>
</tr>
<tr>
<td>128 bits</td>
<td>$Qn$</td>
</tr>
</tbody>
</table>

SIMD vector register names

If a register holds multiple data elements on which arithmetic is performed in a parallel, SIMD, manner, then a qualifier describes the vector shape. The vector shape is the element size and the number of elements or lanes. If the element size in bits multiplied by the number of lanes does not equal 128, then the upper 64 bits of the register are ignored on a read and cleared to zero on a write.

Table C1-4 shows the SIMD vector register names. The letter $n$ denotes a register number between 0 and 31.

<table>
<thead>
<tr>
<th>Shape</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 bits × 8 lanes</td>
<td>$Vn.8B$</td>
</tr>
<tr>
<td>8 bits × 16 lanes</td>
<td>$Vn.16B$</td>
</tr>
<tr>
<td>16 bits × 4 lanes</td>
<td>$Vn.4H$</td>
</tr>
<tr>
<td>16 bits × 8 lanes</td>
<td>$Vn.8H$</td>
</tr>
<tr>
<td>32 bits × 2 lanes</td>
<td>$Vn.2S$</td>
</tr>
<tr>
<td>32 bits × 4 lanes</td>
<td>$Vn.4S$</td>
</tr>
<tr>
<td>64 bits × 1 lane</td>
<td>$Vn.1D$</td>
</tr>
<tr>
<td>64 bits × 2 lanes</td>
<td>$Vn.2D$</td>
</tr>
</tbody>
</table>

SIMD vector element names

Appending a constant, zero-based element index to the register name inside square brackets indicates that a single element from a SIMD and floating-point register is used as a scalar operand. The number of lanes is not represented, as it is not encoded in the instruction and can only be inferred from the index value.
Table C1-5 shows the vector register names and the element index. The letter $i$ denotes the element index.

<table>
<thead>
<tr>
<th>Size</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 bits</td>
<td>$Vn.B[i]$</td>
</tr>
<tr>
<td>16 bits</td>
<td>$Vn.H[i]$</td>
</tr>
<tr>
<td>32 bits</td>
<td>$Vn.S[i]$</td>
</tr>
<tr>
<td>64 bits</td>
<td>$Vn.D[i]$</td>
</tr>
</tbody>
</table>

An assembler must accept a fully qualified SIMD register name, if the number of lanes is greater than the index value. See **SIMD vector register names** on page C1-126. For example, an assembler must accept all of the following forms as the name for the 32-bit element in bits [63:32] of the SIMD and floating-point register V9:

- $V9.2S[1]$ //optional number of lanes
- $V9.4S[1]$ //optional number of lanes

Note

The SIMD and floating-point register element name $Vn.S[0]$ is not equivalent to the scalar SIMD and floating-point register name $S_n$. Although they represent the same bits in the register, they select different instruction encoding forms, either the vector element or the scalar form.

**SIMD vector register list**

Where an instruction operates on multiple SIMD and floating-point registers, for example vector Load/Store structure and table lookup operations, the registers are specified as a list enclosed by curly braces. This list consists of either a sequence of registers separated by commas, or a register range separated by a hyphen. The registers must be numbered in increasing order, modulo 32, in increments of one. The hyphenated form is preferred for disassembly if there are more than two registers in the list and the register number are increasing. The following examples are equivalent representations of a set of four registers $V4$ to $V7$, each holding four lanes of 32-bit elements:

- \{ $V4.4S - V7.4S$ \} //standard disassembly
- \{ $V4.4S, V5.4S, V6.4S, V7.4S$ \} //alternative representation

**SIMD vector element list**

Registers in a list can also have a vector element form. For example, the LD4 instruction can load one element into each of four registers, and in this case the index is appended to the list as follows:

- \{ $V4.S - V7.S$ ][3} //standard disassembly
- \{ $V4.4S, V5.4S, V6.4S, V7.4S$ ][3} //alternative with optional number of lanes
C1.3  Address generation

The A64 instruction set supports 64-bit addresses. The valid address range is determined by the following factors:

- The size of the implemented virtual address space.
- Memory Management Unit (MMU) configuration settings.

The top 8 bits of the 64-bit address can be used as a tag, see Address tagging in AArch64 state on page D4-1724. For more information on memory management and address translation, see Chapter D4 The AArch64 Virtual Memory System Architecture.

C1.3.1  Register indexed addressing

The A64 instruction set allows a 64-bit index register to be added to the 64-bit base register, with optional scaling of the index by the access size. Additionally it allows for sign-extension or zero-extension of a 32-bit value within an index register, followed by optional scaling.

C1.3.2  PC-relative addressing

The A64 instruction set has support for position-independent code and data addressing:

- PC-relative literal loads have an offset range of ± 1MB.
- Process state flag and compare based conditional branches have a range of ± 1MB. Test bit conditional branches have a restricted range of ± 32KB.
- Unconditional branches, including branch and link, have a range of ± 128MB.

PC-relative Load/Store operations, and address generation with a range of ± 4GB can be performed using two instructions.

C1.3.3  Load/Store addressing modes

Load/Store addressing modes in the A64 instruction set require a 64-bit base address from a general-purpose register X0-X30 or the current stack pointer, SP, with an optional immediate or register offset. Table C1-6 shows the assembler syntax for the complete set of Load/Store addressing modes.

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>Immediate</th>
<th>Register</th>
<th>Extended Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base register only (no offset)</td>
<td>[base{, #0}]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Base plus offset</td>
<td>[base{, #imm}]</td>
<td>[base, Xm{, LSL #imm}]</td>
<td>[base, Wm, (S</td>
</tr>
<tr>
<td>Pre-indexed</td>
<td>[base, #imm]!</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Post-indexed</td>
<td>[base], #imm</td>
<td>[base], Xm</td>
<td>-</td>
</tr>
<tr>
<td>Literal (PC-relative)</td>
<td>label</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

a. The post-indexed by register offset mode can be used with the SIMD Load/Store structure instructions described in Load/Store Vector on page C3-154. Otherwise the post-indexed by register offset mode is not available.

Some types of Load/Store instruction support only a subset of the Load/Store addressing modes listed in Table C1-6. Details of the supported modes are as follows:

- Base plus offset addressing means that the address is the value in the 64-bit base register plus an offset.
- Pre-indexed addressing means that the address is the sum of the value in the 64-bit base register and an offset, and the address is then written back to the base register.
Post-indexed addressing means that the address is the value in the 64-bit base register, and the sum of the address and the offset is then written back to the base register.

Literal addressing means that the address is the value of the 64-bit program counter for this instruction plus a 19-bit signed word offset. This means that it is a 4-byte aligned address within ±1MB of the address of this instruction with no offset. Literal addressing can only be used for loads of at least 32 bits and for prefetch instructions. The PC cannot be referenced using any other addressing modes. The syntax for labels is specific to individual toolchains.

An immediate offset can be unsigned or signed, and scaled or unscaled, depending on the type of Load/Store instruction. When the immediate offset is scaled it is encoded as a multiple of the transfer size, although the assembly language always uses a byte offset, and the assembler or disassembler performs the necessary conversion. The usable byte offsets therefore depend on the type of Load/Store instruction and the transfer size. Table C1-7 shows the offset and the type of Load/Store instruction.

A register offset means that the offset is the 64 bits from a general-purpose register, Xm, optionally scaled by the transfer size, in bytes, if LSL #imm is present and where imm must be equal to log2(transfer_size).

An extended register offset means that offset is the bottom 32 bits from a general-purpose register Wm, sign-extended or zero-extended to 64 bits, and then scaled by the transfer size if so indicated by #imm, where imm must be equal to log2(transfer_size). An assembler must accept Wm or Xm as an extended register offset, but Wm is preferred for disassembly.

Generating an address lower than the value in the base register requires a negative signed immediate offset or a register offset holding a negative value.

When stack alignment checking is enabled by system software and the base register is the SP, the current stack pointer must be initially quadword aligned, that is aligned to 16 bytes. Misalignment generates a Stack Alignment fault. The offset does not have to be a multiple of 16 bytes unless the specific Load/Store instruction requires this. SP cannot be used as a register offset.

### Address calculation

General-purpose arithmetic instructions can calculate the result of most addressing modes and write the address to a general-purpose register or, in most cases, to the current stack pointer.

<table>
<thead>
<tr>
<th>Offset bits</th>
<th>Sign</th>
<th>Scaling</th>
<th>Write-Back</th>
<th>Load/Store type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Exclusive/acquire/release</td>
</tr>
<tr>
<td>7</td>
<td>Signed</td>
<td>Scaled</td>
<td>Optional</td>
<td>Register pair</td>
</tr>
<tr>
<td>9</td>
<td>Signed</td>
<td>Unscaled</td>
<td>Optional</td>
<td>Single register</td>
</tr>
<tr>
<td>12</td>
<td>Unsigned</td>
<td>Scaled</td>
<td>No</td>
<td>Single register</td>
</tr>
</tbody>
</table>
Table C1-8 shows the arithmetic instructions that can compute addressing modes.

<table>
<thead>
<tr>
<th>Addressing Form</th>
<th>Immediate</th>
<th>Register</th>
<th>Extended Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base register (no offset)</td>
<td>MOV Xd</td>
<td>SP, base</td>
<td>-</td>
</tr>
<tr>
<td>Base plus offset</td>
<td>ADD Xd</td>
<td>SP, base, #imm</td>
<td>ADD &lt;Xd</td>
</tr>
<tr>
<td>Pre-indexed</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Post-indexed</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Literal (PC-relative)</td>
<td>ADR Xd, label</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

---

**Note**

- To calculate a base plus immediate offset the ADD instructions defined in *Arithmetic (immediate)* on page C3-158 accept an unsigned 12-bit immediate offset, with an optional left shift by 12. This means that a single ADD instruction cannot support the full range of byte offsets available to a single register Load/Store with a scaled 12-bit immediate offset. For example, a quadword LDR effectively has a 16-bit byte offset. To calculate an address with a byte offset that requires more than 12 bits it is necessary to use two ADD instructions. The following example shows this:

  ```assembly
  ADD Xd, base, #(imm & 0xFFF)
  ADD Xd, Xd, #(imm>>12), LSL #12
  ```

- To calculate a base plus extended register offset, the ADD instructions defined in *Arithmetic (extended register)* on page C3-164 provide a superset of the addressing mode that also supports sign-extension or zero-extension of a byte or halfword value with any shift amount between 0 and 4, for example:

  ```assembly
  ADD Xd, base, Wm, SXTW #3  // Xd = base + (SignExtend(Wm) LSL 3)
  ADD Xd, base, Wm, UXTH #4  // Xd = base + (ZeroExtend(Wm<15:0>) LSL 4)
  ```

- If the same extended register offset is used by more than one Load/Store instruction, then, depending on the implementation, it might be more efficient to calculate the extended and scaled intermediate result just once, and then re-use it as a simple register offset. The extend and scale calculation can be performed using the SBFIZ and UBFIZ bitfield instructions defined in *Bitfield move* on page C3-161, for example:

  ```assembly
  SBFIZ Xd, Xm, #3, #32  //Xd = “Wm, SXTW #3”
  UBFIZ Xd, Xm, #4, #16  //Xd = “Wm, UXTH #4”
  ```
C1.4 Instruction aliases

Some instructions have an associated *architecture alias* that is used for disassembly of the encoding when the associated conditions are met. Architecture alias instructions are included in the alphabetic lists of instruction types and clearly presented as an alias form in descriptions for the individual instructions.
C1 The A64 Instruction Set
C1.4 Instruction aliases
Chapter C2
About the A64 Instruction Descriptions

This chapter describes the instruction descriptions contained in Chapter C6 A64 Base Instruction Descriptions and Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions.

It contains the following sections:

• Understanding the A64 instruction descriptions on page C2-134.
• General information about the A64 instruction descriptions on page C2-137.
C2.1 Understanding the A64 instruction descriptions

Each instruction description in Chapter C6 and Chapter C7 has the following content:
1. A title.
2. An introduction to the instruction.
3. The instruction encoding or encodings.
4. Any alias conditions.
5. A list of the assembler symbols for the instruction.
6. Pseudocode describing how the instruction operates.
7. Notes, if applicable.

The following sections describe each of these.

C2.1.1 The title

The title of an instruction description includes the base mnemonic for the instruction.

If different forms of an instruction use the same base mnemonic, each form has its own description. In this case, the title is the mnemonic followed by a short description of the instruction form in parentheses. This is most often used when an operand is an immediate value in one instruction form, but is a register in another form.

For example, in Chapter C6 there are the following titles for different forms of the ADD instruction:
• ADD (extended register) on page C6-437.
• ADD (immediate) on page C6-439.
• ADD (shifted register) on page C6-441.

C2.1.2 An introduction to the instruction

This briefly describes the function of the instruction. The introduction is not a complete description of the instruction, and it is not definitive. If there is any conflict between it and the more detailed information that follows it, the more detailed information takes priority.

C2.1.3 The instruction encoding or encodings

This shows the instruction encoding diagram, or if the instruction has more than one encoding, shows all of the encoding diagrams. Each diagram has a subheading.

For example, for load and store instructions, the subheadings might be:
• Post-index.
• Pre-index.
• Unsigned offset.

Each diagram numbers the bits from 31 to 0. The diagram for an instruction at address \( A \) shows, from left to right, the bytes at addresses \( A+3 \), \( A+2 \), \( A+1 \), and \( A \).

There might be variants of an encoding, if the assembler syntax prototype differs depending on the value in one or more of the encoding fields. In this case, each variant has a subheading that describes the variant and shows the distinguishing field value or values in parentheses. For example, in Chapter C6 there are the following subheadings for variants of the ADC instruction encoding:
• 32-bit variant (sf = 0).
• 64-bit variant (sf = 1).

The assembler syntax prototype for an encoding or variant of an encoding shows how to form a complete assembler source code instruction that assembles to the encoding. Unless otherwise stated, the prototype is also the preferred syntax for a disassembler to disassemble the encoding to. Disassemblers are permitted to omit optional symbols that represent the default value of a field or set of fields, to produce more readable disassembled code, provided that the output re-assembles to the same encoding.
Each encoding diagram, and its associated assembler syntax prototypes, is followed by encoding-specific pseudocode that translates the fields of that encoding into inputs for the encoding-independent pseudocode that describes the operation of the instruction. See Pseudocode describing how the instruction operates on page C2-136.

**C2.1.4 Any alias conditions, if applicable**

This is an optional part of an instruction description. If included, it describes the set of conditions for which an alternative mnemonic and its associated assembler syntax prototypes are preferred for disassembly by a disassembler. It includes a link to the alias instruction description that defines the alternative syntax. The alias syntax and the original syntax can be used interchangeably in the assembler source code.

ARM recommends that if a disassembler outputs the alias syntax, it consistently outputs the alias syntax.

**C2.1.5 A list of the assembler symbols for the instruction**

The Assembler symbols subsection of the instruction description contains a list of the symbols that the assembler syntax prototype or prototypes use, if any.

In assembler syntax prototypes, the following conventions are used:

- `< >` Angle brackets. Any symbol enclosed by these is a name or a value that the user supplies. For each symbol, there is a description of what the symbol represents. The description usually also specifies which encoding field or fields encodes the symbol.

- `{ }` Brace brackets. Any symbols enclosed by these are optional. For each optional symbol, there is a description of what the symbol represents and how its presence or absence is encoded.

  In some assembler syntax prototypes, some brace brackets are mandatory, for example if they surround a register list. When the use of brace brackets is mandatory, they are separated from other syntax items by one or more spaces.

- `#` This usually precedes a numeric constant. All uses of # are optional in A64 assembler source code. ARM recommends that disassemblers output the # where the assembler syntax prototype includes it.

- `+/-` This indicates an optional + or - sign. If neither is coded, + is assumed.

Single spaces are used for clarity, to separate syntax items. Where a space is mandatory, the assembler syntax prototype shows two or more consecutive spaces.

Any characters not shown in this conventions list must be coded exactly as shown in the assembler syntax prototype. Apart from brace brackets, the characters shown are used as part of a meta-language to define the architectural assembler syntax for an instruction encoding or alias, but have no architecturally defined significance in the input to an assembler or in the output from a disassembler.

The following symbol conventions are used:

- `<Xn>` The 64-bit name of a general-purpose register (X0-X30) or the zero register (XZR).

- `<Wn>` The 32-bit name of a general-purpose register (W0-W30) or the zero register (WZR).

- `<Xn|SP>` The 64-bit name of a general-purpose register (X0-X30) or the current stack pointer (SP).

- `<Wn|WSP>` The 32-bit name of a general-purpose register (W0-W30) or the current stack pointer (WSP).

- `<Bn>, <Hn>, <Sn>, <Dn>, <Qn>` The 8, 16, 32, 64 or 128-bit name of a SIMD and floating-point register in a scalar context as described in Register names on page C1-124.

- `<Vn>` The name of a SIMD and floating-point register name in a vector context as described in Register names on page C1-124.

If the description of a symbol specifies that the symbol is a register, the description might also specify that the range of permitted registers is extended or restricted. It also specifies any differences from the default rules for such fields.
C2.1.6 Pseudocode describing how the instruction operates

The *Operation* subsection of the instruction description contains this pseudocode.

It is encoding-independent pseudocode that provides a precise description of what the instruction does.

---

**Note**

For a description of ARM pseudocode, see Appendix K11 *ARM Pseudocode Definition*. This appendix also describes the execution model for an instruction.

---

C2.1.7 Notes, if applicable

If applicable, other notes about the instruction appear under additional subheadings.
C2.2 General information about the A64 instruction descriptions

This section provides general information about the A64 instruction descriptions. Some of this information also applies to System register descriptions, for example the terms defined in Fixed values in AArch64 instruction and System register descriptions apply to the AArch64 descriptions throughout this manual. The following subsections provide this information:

- Fixed values in AArch64 instruction and System register descriptions.
- Modified immediate constants in A64 instructions on page C2-138.

C2.2.1 Fixed values in AArch64 instruction and System register descriptions

This section summarizes the terms used to describe fixed values in AArch64 register and instruction descriptions. The Glossary gives full descriptions of these terms, and each entry in this section includes a link to the corresponding Glossary entry.

--- Note ---

In register descriptions, the meaning of some bits depends on the PE state. This affects the definitions of RES0 and RES1, as shown in the Glossary.

The following terms are used to describe bits or fields with fixed values:

- **RAZ** Read-As-Zero. See Read-As-Zero (RAZ).
  - In diagrams, a RAZ bit can be shown as 0.
  - (0), **RES0** Reserved, Should-Be-Zero (SBZ) or RES0.
  - In instruction encoding diagrams, and sometimes in other descriptions, (0) indicates an SBZ bit. If the bit is set to 1, behavior is CONSTRAINED UNPREDICTABLE, and must be one of the following:
    - The instruction is UNDEFINED.
    - The instruction is treated as a NOP.
    - The instruction executes as if the value of the bit was 0.
    - Any destination registers of the instruction become UNKNOWN.
  - This notation can be expanded for fields, so a three-bit field can be shown as either (0)(0)(0) or as (000).
  - In register diagrams, but not in the A64 encoding and instruction descriptions, bits or fields can be shown as RES0. See the Glossary definition of RES0 for more information.

--- Note ---

Some of the System instruction descriptions in this chapter are based on the field description of the input value for the instruction. These are register descriptions and therefore can include RES0 fields, as shown in the following example:

The (0) and RES0 descriptions can be applied to bits or bitfields that are read-only, or are write-only. The Glossary definitions cover these cases.

- **RAO** Read-As-One. See Read-As-One (RAO).
  - In diagrams, a RAO bit can be shown as 1.
  - (1), **RES1** Reserved, Should-Be-One (SBO) or RES1.
  - In instruction encoding diagrams, and sometimes in other descriptions, (1) indicates a SBO bit. If the bit is set to 0, behavior is CONSTRAINED UNPREDICTABLE, and must be one of the following:
    - The instruction is UNDEFINED.
    - The instruction is treated as a NOP.
    - The instruction executes as if the value of the bit was 1.
    - Any destination registers of the instruction become UNKNOWN.
  - This notation can be expanded for fields, so a three-bit field can be shown as either (1)(1)(1) or as (111).
  - In register diagrams, but not in the A64 encoding and instruction descriptions, bits or fields can be shown as RES1. See the Glossary definition of RES1 for more information.
C2 About the A64 Instruction Descriptions
C2.2 General information about the A64 instruction descriptions

Note

Some of the System instruction descriptions in this chapter are based on the field description of the input value for the instruction. These are register descriptions and therefore can include RES1 fields.

The (1) and RES1 descriptions can be applied to bits or bitfields that are read-only, or are write-only. The Glossary definitions cover these cases.

C2.2.2 Modified immediate constants in A64 instructions

It contains the following subsections:

• Modified immediate constants in A64 floating-point instructions.

Modified immediate constants in A64 floating-point instructions

Table C2-1 shows the immediate constants available in FMOV (scalar, immediate) and FMOV (vector, immediate) floating-point instructions.

Table C2-1 A64 Floating-point modified immediate constants

<table>
<thead>
<tr>
<th>Data type</th>
<th>immediate</th>
<th>Constant a</th>
</tr>
</thead>
<tbody>
<tr>
<td>F32</td>
<td>abcddefgh</td>
<td>a8bbbbbc defgh000 00000000 00000000</td>
</tr>
<tr>
<td>F64</td>
<td>abcddefgh</td>
<td>a8bbbbbb bcddefgh 00000000 00000000 00000000 00000000</td>
</tr>
</tbody>
</table>

a. In this column, b = NOT(b). The bit pattern represents the floating-point number \((-1)^S \times \text{mantissa}, \text{exp} = \text{UInt(NOT(b):c:d)} - 3\) and mantissa = \((16+\text{UInt(e:f:g:h)})/16\).

The immediate value shown in the table is either:

• The value of the imm8 field for an FMOV (scalar, immediate) instruction, see FMOV (scalar, immediate) on page C7-978.

• The value obtained by concatenating the a:b:c:d:e:f:g:h fields field for an FMOV (vector, immediate) instruction, see FMOV (vector, immediate) on page C7-973.

Table C2-2 shows the floating-point constant values encoded in the b:c:d:e:f:g:h fields of the FMOV (vector, immediate) instruction.

Table C2-2 Floating-point constant values

<table>
<thead>
<tr>
<th>bcd</th>
<th>efg</th>
<th>000</th>
<th>001</th>
<th>010</th>
<th>011</th>
<th>100</th>
<th>101</th>
<th>110</th>
<th>111</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0.0</td>
<td>4.0</td>
<td>8.0</td>
<td>16.0</td>
<td>0.125</td>
<td>0.25</td>
<td>0.5</td>
<td>1.0</td>
</tr>
<tr>
<td>0000</td>
<td>2.0</td>
<td>2.125</td>
<td>4.25</td>
<td>8.5</td>
<td>17.0</td>
<td>0.1328125</td>
<td>0.265625</td>
<td>0.53125</td>
<td>1.0625</td>
</tr>
<tr>
<td>0001</td>
<td>2.25</td>
<td>4.5</td>
<td>9.0</td>
<td>18.0</td>
<td>0.140625</td>
<td>0.28125</td>
<td>0.5625</td>
<td>1.125</td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td>2.375</td>
<td>4.75</td>
<td>9.5</td>
<td>19.0</td>
<td>0.1484375</td>
<td>0.296875</td>
<td>0.59375</td>
<td>1.1875</td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td>2.5</td>
<td>5.0</td>
<td>10.0</td>
<td>20.0</td>
<td>0.15625</td>
<td>0.3125</td>
<td>0.625</td>
<td>1.25</td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>2.625</td>
<td>5.25</td>
<td>10.5</td>
<td>21.0</td>
<td>0.1640625</td>
<td>0.328125</td>
<td>0.65625</td>
<td>1.3125</td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td>2.75</td>
<td>5.5</td>
<td>11.0</td>
<td>22.0</td>
<td>0.171875</td>
<td>0.34375</td>
<td>0.6875</td>
<td>1.375</td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>2.875</td>
<td>5.75</td>
<td>11.5</td>
<td>23.0</td>
<td>0.1796875</td>
<td>0.359375</td>
<td>0.71875</td>
<td>1.4375</td>
<td></td>
</tr>
<tr>
<td>0111</td>
<td>3.0</td>
<td>6.0</td>
<td>12.0</td>
<td>24.0</td>
<td>0.1875</td>
<td>0.375</td>
<td>0.75</td>
<td>1.5</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>3.125</td>
<td>6.25</td>
<td>12.5</td>
<td>25.0</td>
<td>0.1953125</td>
<td>0.390625</td>
<td>0.78125</td>
<td>1.5625</td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td>3.25</td>
<td>6.5</td>
<td>13.0</td>
<td>26.0</td>
<td>0.203125</td>
<td>0.40625</td>
<td>0.8125</td>
<td>1.625</td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td>3.375</td>
<td>6.75</td>
<td>13.5</td>
<td>27.0</td>
<td>0.211875</td>
<td>0.421875</td>
<td>0.84375</td>
<td>1.6875</td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td>3.5</td>
<td>7.0</td>
<td>14.0</td>
<td>28.0</td>
<td>0.2203125</td>
<td>0.4375</td>
<td>0.875</td>
<td>1.75</td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>3.625</td>
<td>7.25</td>
<td>14.5</td>
<td>29.0</td>
<td>0.228125</td>
<td>0.453125</td>
<td>0.90625</td>
<td>1.8125</td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>3.75</td>
<td>7.5</td>
<td>15.0</td>
<td>30.0</td>
<td>0.23625</td>
<td>0.46875</td>
<td>0.9375</td>
<td>1.875</td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>3.875</td>
<td>7.75</td>
<td>15.5</td>
<td>31.0</td>
<td>0.2441666</td>
<td>0.484375</td>
<td>0.96875</td>
<td>1.9375</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>4.0</td>
<td>8.0</td>
<td>16.0</td>
<td>32.0</td>
<td>0.2523437</td>
<td>0.5</td>
<td>1.0</td>
<td>2.0</td>
<td></td>
</tr>
</tbody>
</table>
Operation of modified immediate constants, floating-point instructions

For an A64 floating-point instruction that uses a modified immediate constant, the operation described by the VFPExpandImm() pseudocode function returns the value of the immediate constant.

### Table C2-2 Floating-point constant values (continued)

<table>
<thead>
<tr>
<th>efg</th>
<th>bcd</th>
<th>000</th>
<th>001</th>
<th>010</th>
<th>011</th>
<th>100</th>
<th>101</th>
<th>110</th>
<th>111</th>
</tr>
</thead>
<tbody>
<tr>
<td>1011</td>
<td>3.375</td>
<td>6.75</td>
<td>13.5</td>
<td>27.0</td>
<td>0.2109375</td>
<td>0.421875</td>
<td>0.84375</td>
<td>1.6875</td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>3.5</td>
<td>7.0</td>
<td>14.0</td>
<td>28.0</td>
<td>0.21875</td>
<td>0.4375</td>
<td>0.875</td>
<td>1.75</td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>3.625</td>
<td>7.25</td>
<td>14.5</td>
<td>29.0</td>
<td>0.2265625</td>
<td>0.453125</td>
<td>0.90625</td>
<td>1.8125</td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>3.75</td>
<td>7.5</td>
<td>15.0</td>
<td>30.0</td>
<td>0.234375</td>
<td>0.46875</td>
<td>0.9375</td>
<td>1.875</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>3.875</td>
<td>7.75</td>
<td>15.5</td>
<td>31.0</td>
<td>0.2421875</td>
<td>0.484375</td>
<td>0.96875</td>
<td>1.9375</td>
<td></td>
</tr>
</tbody>
</table>
C2 About the A64 Instruction Descriptions
C2.2 General information about the A64 instruction descriptions
Chapter C3
A64 Instruction Set Overview

This chapter provides an overview of the A64 instruction set. It contains the following sections:

• Branches, Exception generating, and System instructions on page C3-142.
• Loads and stores on page C3-146.
• Data processing - immediate on page C3-158.
• Data processing - register on page C3-163.
• Data processing - SIMD and floating-point on page C3-171.

For a structured breakdown of instruction groups by encoding, see Chapter C4 A64 Instruction Set Encoding.
C3.1 Branches, Exception generating, and System instructions

This section describes the branch, exception generating, and system instructions. It contains the following subsections:

- Conditional branch.
- Unconditional branch (immediate) on page C3-143.
- Unconditional branch (register) on page C3-143.
- Exception generation and return on page C3-143.
- System register instructions on page C3-144.
- System instructions on page C3-144.
- Hint instructions on page C3-145.
- Barriers and CLREX instructions on page C3-145.

For information about the encoding structure of the instructions in this instruction group, see Branches, exception generating and system instructions on page C4-197.

Note

Software must:

- Use only BLR or BL to perform a nested subroutine call when that subroutine is expected to return to the immediately following instruction, that is, the instruction with the address of the BLR or BL instruction incremented by four.
- Use only RET to perform a subroutine return, when that subroutine is expected to have been entered by a BL or BLR instruction.
- Use only B, BR, or the instructions listed in Table C3-1 to perform a control transfer that is not a subroutine call or subroutine return described in this Note.

C3.1.1 Conditional branch

Conditional branches change the flow of execution depending on the current state of the condition flags or the value in a general-purpose register. See Table C1-1 on page C1-124 for a list of the condition codes that can be used for cond.

Table C3-1 shows the Conditional branch instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Branch offset range from the PC</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>B.cond</td>
<td>Branch conditionally</td>
<td>±1MB</td>
<td>B.cond on page C6-462</td>
</tr>
<tr>
<td>CBNZ</td>
<td>Compare and branch if nonzero</td>
<td>±1MB</td>
<td>CBNZ on page C6-476</td>
</tr>
<tr>
<td>CBZ</td>
<td>Compare and branch if zero</td>
<td>±1MB</td>
<td>CBZ on page C6-477</td>
</tr>
<tr>
<td>TBNZ</td>
<td>Test bit and branch if nonzero</td>
<td>±32KB</td>
<td>TBNZ on page C6-744</td>
</tr>
<tr>
<td>TBZ</td>
<td>Test bit and branch if zero</td>
<td>±32KB</td>
<td>TBZ on page C6-745</td>
</tr>
</tbody>
</table>
C3.1.2 Unconditional branch (immediate)

Unconditional branch (immediate) instructions change the flow of execution unconditionally by adding an immediate offset with a range of ±128MB to the value of the program counter that fetched the instruction. The BL instruction also writes the address of the sequentially following instruction to general-purpose register, X30.

Table C3-2 shows the Unconditional branch instructions with an immediate branch offset.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Immediate branch offset range from the PC</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>Branch unconditionally</td>
<td>±128MB</td>
<td>B on page C6-463</td>
</tr>
<tr>
<td>BL</td>
<td>Branch with link</td>
<td>±128MB</td>
<td>BL on page C6-472</td>
</tr>
</tbody>
</table>

C3.1.3 Unconditional branch (register)

Unconditional branch (register) instructions change the flow of execution unconditionally by setting the program counter to the value in a general-purpose register. The BLR instruction also writes the address of the sequentially following instruction to general-purpose register X30. The RET instruction behaves identically to BR, but provides an additional hint to the PE that this is a return from a subroutine. Table C3-3 shows Unconditional branch instructions that jump directly to an address held in a general-purpose register.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BLR</td>
<td>Branch with link to register</td>
<td>BLR on page C6-473</td>
</tr>
<tr>
<td>BR</td>
<td>Branch to register</td>
<td>BR on page C6-474</td>
</tr>
<tr>
<td>RET</td>
<td>Return from subroutine</td>
<td>RET on page C6-653</td>
</tr>
</tbody>
</table>

C3.1.4 Exception generation and return

This section describes the following exceptions:

- Exception generating.
- Exception return on page C3-144.
- Debug state on page C3-144.

Exception generating

Table C3-4 shows the Exception generating instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRK</td>
<td>Breakpoint Instruction</td>
<td>BRK on page C6-475</td>
</tr>
<tr>
<td>HLT</td>
<td>Halt Instruction</td>
<td>HLT on page C6-529</td>
</tr>
<tr>
<td>HVC</td>
<td>Generate exception targeting Exception level 2</td>
<td>HVC on page C6-530</td>
</tr>
<tr>
<td>SMC</td>
<td>Generate exception targeting Exception level 3</td>
<td>SMC on page C6-675</td>
</tr>
<tr>
<td>SVC</td>
<td>Generate exception targeting Exception level 1</td>
<td>SVC on page C6-738</td>
</tr>
</tbody>
</table>
Exception return

Table C3-5 shows the Exception return instructions.

**Table C3-5 Exception return instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERET</td>
<td>Exception return using current ELR and SPSR</td>
<td><em>ERET on page C6-525</em></td>
</tr>
</tbody>
</table>

Debug state

Table C3-6 shows the Debug state instructions.

**Table C3-6 Debug state instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCPS1</td>
<td>Debug switch to Exception level 1</td>
<td><em>DCPS1 on page C6-512</em></td>
</tr>
<tr>
<td>DCPS2</td>
<td>Debug switch to Exception level 2</td>
<td><em>DCPS2 on page C6-513</em></td>
</tr>
<tr>
<td>DCPS3</td>
<td>Debug switch to Exception level 3</td>
<td><em>DCPS3 on page C6-514</em></td>
</tr>
<tr>
<td>DRPS</td>
<td>Debug restore PE state</td>
<td><em>DRPS on page C6-517</em></td>
</tr>
</tbody>
</table>

C3.1.5 System register instructions

For detailed information about the System register instructions, see Chapter C5 The A64 System Instruction Class. Table C3-7 shows the System register instructions.

**Table C3-7 System register instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRS</td>
<td>Move System register to general-purpose register</td>
<td><em>MRS on page C6-622</em></td>
</tr>
<tr>
<td>MSR</td>
<td>Move general-purpose register to System register</td>
<td><em>MSR (register) on page C6-625</em></td>
</tr>
<tr>
<td></td>
<td>Move immediate to PE state field</td>
<td><em>MSR (immediate) on page C6-623</em></td>
</tr>
</tbody>
</table>

C3.1.6 System instructions

For detailed information about the System instructions, see Chapter C5 The A64 System Instruction Class. Table C3-8 shows the System instructions.

**Table C3-8 System instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYS</td>
<td>System instruction</td>
<td><em>SYS on page C6-742</em></td>
</tr>
<tr>
<td>SYSL</td>
<td>System instruction with result</td>
<td><em>SYSL on page C6-743</em></td>
</tr>
<tr>
<td>IC</td>
<td>Instruction cache maintenance</td>
<td><em>IC on page C6-531 and Table C5-2 on page C5-276</em></td>
</tr>
</tbody>
</table>
### C3.1.7   Hint instructions

Table C3-9 shows the Hint instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP</td>
<td>No operation</td>
<td>NOP on page C6-637</td>
</tr>
<tr>
<td>YIELD</td>
<td>Yield hint</td>
<td>YIELD on page C6-765</td>
</tr>
<tr>
<td>WFE</td>
<td>Wait for event</td>
<td>WFE on page C6-763</td>
</tr>
<tr>
<td>WFI</td>
<td>Wait for interrupt</td>
<td>WFI on page C6-764</td>
</tr>
<tr>
<td>SEV</td>
<td>Send event</td>
<td>SEV on page C6-672</td>
</tr>
<tr>
<td>SEVL</td>
<td>Send event local</td>
<td>SEVL on page C6-673</td>
</tr>
<tr>
<td>HINT</td>
<td>Unallocated hint</td>
<td>HINT on page C6-528</td>
</tr>
</tbody>
</table>

### C3.1.8   Barriers and CLREX instructions

Table C3-10 shows the barrier and CLREX instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLREX</td>
<td>Clear exclusive monitor</td>
<td>CLREX on page C6-484</td>
</tr>
<tr>
<td>DSB</td>
<td>Data synchronization barrier</td>
<td>DSB on page C6-518</td>
</tr>
<tr>
<td>DMB</td>
<td>Data memory barrier</td>
<td>DMB on page C6-515</td>
</tr>
<tr>
<td>ISB</td>
<td>Instruction synchronization barrier</td>
<td>ISB on page C6-532</td>
</tr>
</tbody>
</table>

For more information about the barriers, see Memory barriers on page B2-87.

For information about the allocated values for the data barriers, see:
- DMB on page C6-515.
- DSB on page C6-518.
C3.2 Loads and stores

This section describes the Load/Store instructions. It contains the following subsections:

- Load/Store register.
- Load/Store register (unscaled offset) on page C3-147.
- Load/Store Pair on page C3-148.
- Load/Store Non-temporal Pair on page C3-149.
- Load/Store unprivileged on page C3-150.
- Load-Exclusive/Store-Exclusive on page C3-150.
- Load-Acquire/Store-Release on page C3-151.
- Load/Store scalar SIMD and floating-point on page C3-152.
- Load/Store Vector on page C3-154.
- Prefetch memory on page C3-156.

Apart from Load-Exclusive, Store-Exclusive, Load-Acquire, and Store-Release, addresses can have any alignment unless strict alignment checking is enabled, that is if SCTLR_ELx.A == 1.

The additional control bits SCTLR_ELx.SA and SCTLR_EL1.SA0 control whether the stack pointer must be quadword aligned when used as a base register. See SP alignment checking on page D1-1515. Using a misaligned stack pointer generates an SP alignment fault exception.

For information about the encoding structure of the instructions in this instruction group, see Loads and stores on page C4-202.

--- Note ---
In some cases, Load/Store instructions can lead to CONSTRAINED UNPREDICTABLE behavior. See AArch64 CONSTRAINED UNPREDICTABLE behaviors on page K1-5479.

C3.2.1 Load/Store register

The Load/Store register instructions support the following addressing modes:

- Base plus a scaled 12-bit unsigned immediate offset or base plus an unscaled 9-bit signed immediate offset.
- Base plus a 64-bit register offset, optionally scaled.
- Base plus a 32-bit extended register offset, optionally scaled.
- Pre-indexed by an unscaled 9-bit signed immediate offset.
- Post-indexed by an unscaled 9-bit signed immediate offset.
- PC-relative literal for loads of 32 bits or more.

See also Load/Store addressing modes on page C1-128.

If a Load instruction specifies writeback and the register being loaded is also the base register, then behavior is CONSTRAINED UNPREDICTABLE and one of the following behaviors must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs the load using the specified addressing mode and the base register becomes UNKNOWN. In addition, if an exception occurs during the execution of such an instruction, the base address might be corrupted so that the instruction cannot be repeated.
If a Store instruction performs a writeback and the register that is stored is also the base register, then behavior is CONSTRAINED UNPREDICTABLE and one of the following behaviors must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs the store to the designated register using the specified addressing mode, but the value stored is UNKNOWN.

Table C3-11 shows the Load/Store Register instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR</td>
<td>Load register (register offset)</td>
<td>LDR (register) on page C6-555</td>
</tr>
<tr>
<td></td>
<td>Load register (immediate offset)</td>
<td>LDR (immediate) on page C6-550</td>
</tr>
<tr>
<td></td>
<td>Load register (PC-relative literal)</td>
<td>LDR (literal) on page C6-553</td>
</tr>
<tr>
<td>LDRB</td>
<td>Load byte (register offset)</td>
<td>LDRB (register) on page C6-559</td>
</tr>
<tr>
<td></td>
<td>Load byte (immediate offset)</td>
<td>LDRB (immediate) on page C6-557</td>
</tr>
<tr>
<td>LDRSB</td>
<td>Load signed byte (register offset)</td>
<td>LDRSB (register) on page C6-568</td>
</tr>
<tr>
<td></td>
<td>Load signed byte (immediate offset)</td>
<td>LDRSB (immediate) on page C6-565</td>
</tr>
<tr>
<td>LDRH</td>
<td>Load halfword (register offset)</td>
<td>LDRH (register) on page C6-563</td>
</tr>
<tr>
<td></td>
<td>Load halfword (immediate offset)</td>
<td>LDRH (immediate) on page C6-561</td>
</tr>
<tr>
<td>LDRSH</td>
<td>Load signed halfword (register offset)</td>
<td>LDRSH (register) on page C6-573</td>
</tr>
<tr>
<td></td>
<td>Load signed halfword (immediate offset)</td>
<td>LDRSH (immediate) on page C6-570</td>
</tr>
<tr>
<td>LDRSW</td>
<td>Load signed word (register offset)</td>
<td>LDRSW (register) on page C6-578</td>
</tr>
<tr>
<td></td>
<td>Load signed word (immediate offset)</td>
<td>LDRSW (immediate) on page C6-575</td>
</tr>
<tr>
<td></td>
<td>Load signed word (PC-relative literal)</td>
<td>LDRSW (literal) on page C6-577</td>
</tr>
<tr>
<td>STR</td>
<td>Store register (register offset)</td>
<td>STR (register) on page C6-700</td>
</tr>
<tr>
<td></td>
<td>Store register (immediate offset)</td>
<td>STR (immediate) on page C6-697</td>
</tr>
<tr>
<td>STRB</td>
<td>Store byte (register offset)</td>
<td>STRB (register) on page C6-704</td>
</tr>
<tr>
<td></td>
<td>Store byte (immediate offset)</td>
<td>STRB (immediate) on page C6-702</td>
</tr>
<tr>
<td>STRH</td>
<td>Store halfword (register offset)</td>
<td>STRH (register) on page C6-708</td>
</tr>
<tr>
<td></td>
<td>Store halfword (immediate offset)</td>
<td>STRH (immediate) on page C6-706</td>
</tr>
</tbody>
</table>

**C3.2.2 Load/Store register (unscaled offset)**

The Load/Store register instructions with an unscaled offset support only one addressing mode:

- Base plus an unscaled 9-bit signed immediate offset.

See *Load/Store addressing modes* on page C1-128.
The Load/Store register (unscaled offset) instructions are required to disambiguate this instruction class from the Load/Store register instruction forms that support an addressing mode of base plus a scaled, unsigned 12-bit immediate offset, because that can represent some offset values in the same range.

The ambiguous immediate offsets are byte offsets that are both:

- In the range 0-255, inclusive.
- Naturally aligned to the access size.

Other byte offsets in the range -256 to 255 inclusive are unambiguous. An assembler program translating a Load/Store instruction, for example LDR, is required to encode an unambiguous offset using the unscaled 9-bit offset form, and to encode an ambiguous offset using the scaled 12-bit offset form. A programmer might force the generation of the unscaled 9-bit form by using one of the mnemonics in Table C3-12. ARM recommends that a disassembler outputs all unscaled 9-bit offset forms using one of these mnemonics, but unambiguous offsets can be output using a Load/Store single register mnemonic, for example, LDR.

Table C3-12 shows the Load/Store register instructions with an unscaled offset.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR</td>
<td>Load register (unscaled offset)</td>
<td>LDR on page C6-589</td>
</tr>
<tr>
<td>LDRA</td>
<td>Load byte (unscaled offset)</td>
<td>LDRA on page C6-591</td>
</tr>
<tr>
<td>LDURSB</td>
<td>Load signed byte (unscaled offset)</td>
<td>LDURSB on page C6-593</td>
</tr>
<tr>
<td>LDURH</td>
<td>Load halfword (unscaled offset)</td>
<td>LDURH on page C6-592</td>
</tr>
<tr>
<td>LDURSH</td>
<td>Load signed halfword (unscaled offset)</td>
<td>LDURSH on page C6-595</td>
</tr>
<tr>
<td>LDURSW</td>
<td>Load signed word (unscaled offset)</td>
<td>LDURSW on page C6-597</td>
</tr>
<tr>
<td>STUR</td>
<td>Store register (unscaled offset)</td>
<td>STUR on page C6-714</td>
</tr>
<tr>
<td>STURB</td>
<td>Store byte (unscaled offset)</td>
<td>STURB on page C6-715</td>
</tr>
<tr>
<td>STURH</td>
<td>Store halfword (unscaled offset)</td>
<td>STURH on page C6-716</td>
</tr>
</tbody>
</table>

### C3.2.3 Load/Store Pair

The Load/Store Pair instructions support the following addressing modes:

- Base plus a scaled 7-bit signed immediate offset.
- Pre-indexed by a scaled 7-bit signed immediate offset.
- Post-indexed by a scaled 7-bit signed immediate offset.

See also *Load/Store addressing modes on page C1-128.*

If a Load Pair instruction specifies the same register for the two registers that are being loaded, then behavior is CONSTRAINED UNPREDICTABLE and one of the following behaviors must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs all the loads using the specified addressing mode and the register that is loaded takes an UNKNOWN value.
If a Load Pair instruction specifies writeback and one of the registers being loaded is also the base register, then behavior is CONSTRAINED UNPREDICTABLE and one of the following behaviors must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs all of the loads using the specified addressing mode, and the base register becomes UNKNOWN. In addition, if an exception occurs during the instruction, the base address might be corrupted so that the instruction cannot be repeated.

If a Store Pair instruction performs a writeback and one of the registers being stored is also the base register, then behavior is CONSTRAINED UNPREDICTABLE and one of the following behaviors must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs all the stores of the registers indicated by the specified addressing mode, but the value stored for the base register is UNKNOWN.

Table C3-13 shows the Load/Store Pair instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDP</td>
<td>Load Pair</td>
<td>LDP on page C6-544</td>
</tr>
<tr>
<td>LDPSW</td>
<td>Load Pair signed words</td>
<td>LDPSW on page C6-547</td>
</tr>
<tr>
<td>STP</td>
<td>Store Pair</td>
<td>STP on page C6-694</td>
</tr>
</tbody>
</table>

### C3.2.4 Load/Store Non-temporal Pair

The Load/Store Non-temporal Pair instructions support only one addressing mode:

- Base plus a scaled 7-bit signed immediate offset.

See Load/Store addressing modes on page C1-128.

The Load/Store Non-temporal Pair instructions provide a hint to the memory system that an access is non-temporal or streaming, and unlikely to be repeated in the near future. This means that data caching is not required. However, depending on the memory type, the instructions might permit memory reads to be preloaded and memory writes to be gathered to accelerate bulk memory transfers.

In addition there is an exception to the usual memory ordering rules. If an address dependency exists between two memory reads, and a Load Non-temporal Pair instruction generated the second read, then in the absence of any other barrier mechanism to achieve order, the memory accesses can be observed in any order by the other observers within the shareability domain of the memory addresses being accessed.

If a Load Non-Temporal Pair instruction specifies the same register for the two registers that are being loaded, then behavior is CONSTRAINED UNPREDICTABLE and one of the following must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs all the loads using the specified addressing mode and the register that is loaded takes an UNKNOWN value.
Table C3-14 shows the Load/Store Non-temporal Pair instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDNP</td>
<td>Load Non-temporal Pair</td>
<td>LDNP on page C6-542</td>
</tr>
<tr>
<td>STNP</td>
<td>Store Non-temporal Pair</td>
<td>STNP on page C6-692</td>
</tr>
</tbody>
</table>

### C3.2.5 Load/Store unprivileged

The Load/Store unprivileged instructions support only one addressing mode:

- Base plus an unscaled 9-bit signed immediate offset.

See *Load/Store addressing modes* on page C1-128.

The Load/Store unprivileged instructions can be used when the PE is at EL1 to perform unprivileged memory accesses. If the PE is executing in any other Exception level, then the access permissions for that level apply.

Table C3-15 shows the Load/Store unprivileged instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDTR</td>
<td>Load unprivileged register</td>
<td>LDTR on page C6-580</td>
</tr>
<tr>
<td>LDTRB</td>
<td>Load unprivileged byte</td>
<td>LDTRB on page C6-582</td>
</tr>
<tr>
<td>LDTRS8</td>
<td>Load unprivileged signed byte</td>
<td>LDTRS8 on page C6-584</td>
</tr>
<tr>
<td>LDTRH</td>
<td>Load unprivileged halfword</td>
<td>LDTRH on page C6-583</td>
</tr>
<tr>
<td>LDTRSH</td>
<td>Load unprivileged signed halfword</td>
<td>LDTRSH on page C6-586</td>
</tr>
<tr>
<td>LDTRSW</td>
<td>Load unprivileged signed word</td>
<td>LDTRSW on page C6-588</td>
</tr>
<tr>
<td>STTR</td>
<td>Store unprivileged register</td>
<td>STTR on page C6-710</td>
</tr>
<tr>
<td>STTRB</td>
<td>Store unprivileged byte</td>
<td>STTRB on page C6-712</td>
</tr>
<tr>
<td>STTRH</td>
<td>Store unprivileged halfword</td>
<td>STTRH on page C6-713</td>
</tr>
</tbody>
</table>

### C3.2.6 Load-Exclusive/Store-Exclusive

The Load-Exclusive/Store-Exclusive instructions support only one addressing mode:

- Base register with no offset.

See *Load/Store addressing modes* on page C1-128.

The Load-Exclusive instructions mark the physical address being accessed as an exclusive access. This exclusive access mark is checked by the Store-Exclusive instruction, permitting the construction of atomic read-modify-write operations on shared memory variables, semaphores, mutexes, and spinlocks. See *Synchronization and semaphores* on page B2-108.

The Load-Exclusive/Store-Exclusive instructions other than Load-Exclusive pair and Store-Exclusive pair require natural alignment, and an unaligned address generates an Alignment fault. Memory accesses generated by Load-Exclusive pair or Store-Exclusive pair instructions must be aligned to the size of the pair, otherwise the access generates an Alignment fault. When a Store-Exclusive pair succeeds, it causes a single-copy atomic update of the entire memory location.
Table C3-16 shows the Load-Exclusive/Store-Exclusive instructions.

### Table C3-16 Load-Exclusive/Store-Exclusive instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDXR</td>
<td>Load Exclusive register</td>
<td>LDXR on page C6-600</td>
</tr>
<tr>
<td>LDXRB</td>
<td>Load Exclusive byte</td>
<td>LDXRB on page C6-601</td>
</tr>
<tr>
<td>LDXRH</td>
<td>Load Exclusive halfword</td>
<td>LDXRH on page C6-602</td>
</tr>
<tr>
<td>LDXP</td>
<td>Load Exclusive pair</td>
<td>LDXP on page C6-598</td>
</tr>
<tr>
<td>STXR</td>
<td>Store Exclusive register</td>
<td>STXR on page C6-720</td>
</tr>
<tr>
<td>STXRB</td>
<td>Store Exclusive byte</td>
<td>STXRB on page C6-722</td>
</tr>
<tr>
<td>STXHR</td>
<td>Store Exclusive halfword</td>
<td>STXHR on page C6-724</td>
</tr>
<tr>
<td>STXP</td>
<td>Store Exclusive pair</td>
<td>STXP on page C6-717</td>
</tr>
</tbody>
</table>

#### C3.2.7 Load-Acquire/Store-Release

The Load-Acquire/Store-Release instructions support only one addressing mode:

- Base register with no offset.

See *Load/Store addressing modes* on page C1-128.

The Load-Acquire/Store-Release instructions can remove the requirement to use the explicit DMB memory barrier instruction. For more information about the ordering of Load-Acquire/Store-Release, see *Load-Acquire, Store-Release* on page B2-90.

The Load-Acquire/Store-Release instructions other than Load-Acquire pair and Store-Release pair require natural alignment, and an unaligned address generates an Alignment fault. Memory accesses generated by Load-Acquire pair or Store-Release pair instructions must be aligned to the size of the pair, otherwise the access generates an Alignment fault.

A Store-Release Exclusive instruction only has the Release semantics if the store is successful.

Table C3-17 shows the Non-exclusive Load-Acquire/Store-Release instructions.

### Table C3-17 Non-exclusive Load-Acquire and Store-Release instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDAR</td>
<td>Load-Acquire register</td>
<td>LDAR on page C6-533</td>
</tr>
<tr>
<td>LDARB</td>
<td>Load-Acquire byte</td>
<td>LDARB on page C6-534</td>
</tr>
<tr>
<td>LDARH</td>
<td>Load-Acquire halfword</td>
<td>LDARH on page C6-535</td>
</tr>
<tr>
<td>STLRR</td>
<td>Store-Release register</td>
<td>STLRR on page C6-680</td>
</tr>
<tr>
<td>STLRB</td>
<td>Store-Release byte</td>
<td>STLRB on page C6-681</td>
</tr>
<tr>
<td>STLRRH</td>
<td>Store-Release halfword</td>
<td>STLRRH on page C6-682</td>
</tr>
</tbody>
</table>
Table C3-18 shows the Exclusive Load-Acquire/Store-Release instructions.

Table C3-18  Exclusive Load-Acquire and Store-Release instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDAXR</td>
<td>Load-Acquire Exclusive register</td>
<td>LDAXR on page C6-538</td>
</tr>
<tr>
<td>LDAXRB</td>
<td>Load-Acquire Exclusive byte</td>
<td>LDAXRB on page C6-540</td>
</tr>
<tr>
<td>LDAXRH</td>
<td>Load-Acquire Exclusive halfword</td>
<td>LDAXRH on page C6-541</td>
</tr>
<tr>
<td>LDAXP</td>
<td>Load-Acquire Exclusive pair</td>
<td>LDAXP on page C6-536</td>
</tr>
<tr>
<td>STLXR</td>
<td>Store-Release Exclusive register</td>
<td>STLXR on page C6-686</td>
</tr>
<tr>
<td>STLXRB</td>
<td>Store-Release Exclusive byte</td>
<td>STLXRB on page C6-688</td>
</tr>
<tr>
<td>STLXRH</td>
<td>Store-Release Exclusive halfword</td>
<td>STLXRH on page C6-690</td>
</tr>
<tr>
<td>STLXP</td>
<td>Store-Release Exclusive pair</td>
<td>STLXP on page C6-683</td>
</tr>
</tbody>
</table>

### C3.2.8 Load/Store scalar SIMD and floating-point

The Load/Store scalar SIMD and floating-point instructions operate on scalar values in the SIMD and floating-point register file as described in *SIMD and floating-point scalar register names* on page C1-126. The memory addressing modes available, described in *Load/Store addressing modes* on page C1-128, are identical to the general-purpose register Load/Store instructions, and like those instructions permit arbitrary address alignment unless strict alignment checking is enabled. However, unlike the Load/Store instructions that transfer general-purpose registers, Load/Store scalar SIMD and floating-point instructions make no guarantee of atomicity, even when the address is naturally aligned to the size of the data.

**Load/Store scalar SIMD and floating-point register**

The Load/Store scalar SIMD and floating-point register instructions support the following addressing modes:

- Base plus a scaled 12-bit unsigned immediate offset or base plus unscaled 9-bit signed immediate offset.
- Base plus 64-bit register offset, optionally scaled.
- Base plus 32-bit extended register offset, optionally scaled.
- Pre-indexed by an unscaled 9-bit signed immediate offset.
- Post-indexed by an unscaled 9-bit signed immediate offset.
- PC-relative literal for loads of 32 bits or more.

For more information on the addressing modes, see *Load/Store addressing modes* on page C1-128.

--- Note ---

The unscaled 9-bit signed immediate offset address mode requires its own instruction form, see *Load/Store scalar SIMD and floating-point register (unscaled offset)* on page C3-153.
Table C3-19 shows the Load/Store instructions for a single SIMD and floating-point register.

### Load/Store single SIMD and floating-point register instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR</td>
<td>Load scalar SIMD&amp;FP register (register offset)</td>
<td>LDR (register, SIMD&amp;FP) on page C7-1099</td>
</tr>
<tr>
<td></td>
<td>Load scalar SIMD&amp;FP register (immediate offset)</td>
<td>LDR (immediate, SIMD&amp;FP) on page C7-1093</td>
</tr>
<tr>
<td></td>
<td>Load scalar SIMD &amp;FP register (PC-relative literal)</td>
<td>LDR (literal, SIMD&amp;FP) on page C7-1097</td>
</tr>
<tr>
<td>STR</td>
<td>Store scalar SIMD &amp;FP register (register offset)</td>
<td>STR (register, SIMD&amp;FP) on page C7-1359</td>
</tr>
<tr>
<td></td>
<td>Store scalar SIMD &amp;FP register (immediate offset)</td>
<td>STR (immediate, SIMD&amp;FP) on page C7-1355</td>
</tr>
</tbody>
</table>

**Load/Store scalar SIMD and floating-point register (unscaled offset)**

The Load /Store scalar SIMD and floating-point register instructions support only one addressing mode:

- Base plus an unscaled 9-bit signed immediate offset.

See also *Load/Store addressing modes on page C1-128.*

The Load/Store scalar SIMD and floating-point register (unscaled offset) instructions are required to disambiguate this instruction class from the Load/Store single SIMD and floating-point instruction forms that support an addressing mode of base plus a scaled, unsigned 12-bit immediate offset. This is similar to the Load/Store register (unscaled offset) instructions, that disambiguate this instruction class from the Load/Store register instruction, see *Load/Store register (unscaled offset) on page C3-147.*

Table C3-20 shows the Load/Store SIMD and floating-point register instructions with an unscaled offset.

### Load/Store SIMD and floating-point register instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDUR</td>
<td>Load scalar SIMD&amp;FP register (unscaled offset)</td>
<td>LDUR (SIMD&amp;FP) on page C7-1102</td>
</tr>
<tr>
<td>STUR</td>
<td>Store scalar SIMD&amp;FP register (unscaled offset)</td>
<td>STUR (SIMD&amp;FP) on page C7-1362</td>
</tr>
</tbody>
</table>

**Load/Store SIMD and Floating-point register pair**

The Load/Store SIMD and floating-point register pair instructions support the following addressing modes:

- Base plus a scaled 7-bit signed immediate offset.
- Pre-indexed by a scaled 7-bit signed immediate offset.
- Post-indexed by a scaled 7-bit signed immediate offset.

See also *Load/Store addressing modes on page C1-128.*

If a Load pair instruction specifies the same register for the two registers that are being loaded, then behavior is CONstrained Unpredictable and one of the following behaviors must occur:

- The instruction is treated as UNDEFINED.
- The instruction is treated as a NOP.
- The instruction performs all of the loads using the specified addressing mode and the register being loaded takes an UNKNOWN value.
Table C3-21 shows the Load/Store SIMD and floating-point register pair instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDP</td>
<td>Load pair of scalar SIMD&amp;FP registers</td>
<td>LDP (SIMD&amp;FP) on page C7-1090</td>
</tr>
<tr>
<td>STP</td>
<td>Store pair of scalar SIMD&amp;FP registers</td>
<td>STP (SIMD&amp;FP) on page C7-1352</td>
</tr>
</tbody>
</table>

**Load/Store SIMD and Floating-point Non-temporal pair**

The Load/Store SIMD and Floating-point Non-temporal pair instructions support only one addressing mode:

- Base plus a scaled 7-bit signed immediate offset.

See also *Load/Store addressing modes on page C1-128.*

The Load/Store Non-temporal pair instructions provide a hint to the memory system that an access is non-temporal or streaming, and unlikely to be repeated in the near future. This means that data caching is not required. However, depending on the memory type, the instructions might permit memory reads to be preloaded and memory writes to be gathered to accelerate bulk memory transfers.

In addition there is an exception to the usual memory ordering rules. If an address dependency exists between two memory reads, and a Load non-temporal pair instruction generated the second read, then in the absence of any other barrier mechanism to achieve order, those memory accesses can be observed in any order by the other observers within the shareability domain of the memory addresses being accessed.

If a Load Non-temporal pair instruction specifies the same register for the two registers that are being loaded, then behavior is **CONSTRAINED UNPREDICTABLE** and one of the following behaviors must occur:

- The instruction is treated as **UNDEFINED**.
- The instruction is treated as a **NOP**.
- The instruction performs all the loads using the specified addressing mode and the register that is loaded takes an **UNKNOWN** value.

Table C3-22 shows the Load/Store SIMD and floating-point Non-temporal pair instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDNP</td>
<td>Load pair of scalar SIMD&amp;FP registers</td>
<td>LDNP (SIMD&amp;FP) on page C7-1088</td>
</tr>
<tr>
<td>STNP</td>
<td>Store pair of scalar SIMD&amp;FP registers</td>
<td>STNP (SIMD&amp;FP) on page C7-1350</td>
</tr>
</tbody>
</table>

**C3.2.9 Load/Store Vector**

The Vector Load/Store structure instructions support the following addressing modes:

- Base register only.
- Post-indexed by a 64-bit register.
- Post-indexed by an immediate, equal to the number of bytes transferred.

Load/Store vector instructions, like other Load/Store instructions, allow any address alignment, unless strict alignment checking is enabled. If strict alignment checking is enabled, then alignment checking to the size of the element is performed. However, unlike the Load/Store instructions that transfer general-purpose registers, the Load/Store vector instructions do not guarantee atomicity, even when the address is naturally aligned to the size of the element.
Load/Store structures

Table C3-23 shows the Load/Store structure instructions. A post-increment immediate offset, if present, must be 8, 16, 24, 32, 48, or 64, depending on the number of elements transferred.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD1</td>
<td>Load single 1-element structure to one lane of one register</td>
<td>LD1 (single structure) on page C7-1051</td>
</tr>
<tr>
<td></td>
<td>Load multiple 1-element structures to one register or to two, three or four consecutive registers</td>
<td>LD1 (multiple structures) on page C7-1047</td>
</tr>
<tr>
<td>LD2</td>
<td>Load single 2-element structure to one lane of two consecutive registers</td>
<td>LD2 (single structure) on page C7-1061</td>
</tr>
<tr>
<td></td>
<td>Load multiple 2-element structures to two consecutive registers</td>
<td>LD2 (multiple structures) on page C7-1058</td>
</tr>
<tr>
<td>LD3</td>
<td>Load single 3-element structure to one lane of three consecutive registers</td>
<td>LD3 (single structure) on page C7-1071</td>
</tr>
<tr>
<td></td>
<td>Load multiple 3-element structures to three consecutive registers</td>
<td>LD3 (multiple structures) on page C7-1068</td>
</tr>
<tr>
<td>LD4</td>
<td>Load single 4-element structure to one lane of four consecutive registers</td>
<td>LD4 (single structure) on page C7-1081</td>
</tr>
<tr>
<td></td>
<td>Load multiple 4-element structures to four consecutive registers</td>
<td>LD4 (multiple structures) on page C7-1078</td>
</tr>
<tr>
<td>ST1</td>
<td>Store single 1-element structure from one lane of one register</td>
<td>ST1 (single structure) on page C7-1325</td>
</tr>
<tr>
<td></td>
<td>Store multiple 1-element structures from one register, or from two, three or four consecutive registers</td>
<td>ST1 (multiple structures) on page C7-1321</td>
</tr>
<tr>
<td>ST2</td>
<td>Store single 2-element structure from one lane of two consecutive registers</td>
<td>ST2 (single structure) on page C7-1332</td>
</tr>
<tr>
<td></td>
<td>Store multiple 2-element structures from two consecutive registers</td>
<td>ST2 (multiple structures) on page C7-1329</td>
</tr>
<tr>
<td>ST3</td>
<td>Store single 3-element structure from one lane of three consecutive registers</td>
<td>ST3 (single structure) on page C7-1339</td>
</tr>
<tr>
<td></td>
<td>Store multiple 3-element structures from three consecutive registers</td>
<td>ST3 (multiple structures) on page C7-1336</td>
</tr>
<tr>
<td>ST4</td>
<td>Store single 4-element structure from one lane of four consecutive registers</td>
<td>ST4 (single structure) on page C7-1346</td>
</tr>
<tr>
<td>ST4</td>
<td>Store multiple 4-element structures from four consecutive registers</td>
<td>ST4 (multiple structures) on page C7-1343</td>
</tr>
</tbody>
</table>
Load single structure and replicate

Table C3-24 shows the Load single structure and replicate instructions. A post-increment immediate offset, if present, must be 1, 2, 3, 4, 6, 8, 12, 16, 24, or 32, depending on the number of elements transferred.

Table C3-24 Load single structure and replicate instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD1R</td>
<td>Load single 1-element structure and replicate to all lanes of one register</td>
<td>LD1R on page C7-1055</td>
</tr>
<tr>
<td>LD2R</td>
<td>Load single 2-element structure and replicate to all lanes of two registers</td>
<td>LD2R on page C7-1065</td>
</tr>
<tr>
<td>LD3R</td>
<td>Load single 3-element structure and replicate to all lanes of three registers</td>
<td>LD3R on page C7-1075</td>
</tr>
<tr>
<td>LD4R</td>
<td>Load single 4-element structure and replicate to all lanes of four registers</td>
<td>LD4R on page C7-1085</td>
</tr>
</tbody>
</table>

C3.2.10 Prefetch memory

The Prefetch memory instructions support the following addressing modes:

- Base plus a scaled 12-bit unsigned immediate offset or base plus an unscaled 9-bit signed immediate offset.
- Base plus a 64-bit register offset. This can be optionally scaled by 8-bits, for example LSL#3.
- Base plus a 32-bit extended register offset. This can be optionally scaled by 8-bits.
- PC-relative literal.

The prefetch memory instructions signal to the memory system that memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory access when they do occur, such as preloading the specified address into one or more caches. Because these signals are only hints, it is valid for the PE to treat any or all prefetch instructions as a NOP.

Because they are hints to the memory system, the operation of a PRFM instruction cannot cause a synchronous exception. However, a memory operation performed as a result of one of these memory system hints might in exceptional cases trigger an asynchronous event, and thereby influence the execution of the PE. An example of an asynchronous event that might be triggered is an SError interrupt.

A PRFM instruction can only have an effect on software visible structures, such as caches and translation lookaside buffers associated with memory locations that can be accessed by reads, writes, or execution as defined in the translation regime of the current Exception level.

A PRFM instruction is guaranteed not to access Device memory.

A PRFM instruction using a PLI hint must not result in any access that could not be performed by the PE speculatively fetching an instruction. Therefore, if all associated MMUs are disabled, a PLI hint cannot access any memory location that cannot be accessed by instruction fetches.

The PRFM instructions require an additional <prfop> operand to be specified, which must be one of the following:

- PLDL1KEEP, PLDL1STRM, PLDL2KEEP, PLDL2STRM, PLDL3KEEP, PLDL3STRM
- PSTL1KEEP, PSTL1STRM, PSTL2KEEP, PSTL2STRM, PSTL3KEEP, PSTL3STRM
- PLIL1KEEP, PLIL1STRM, PLIL2KEEP, PLIL2STRM, PLIL3KEEP, PLIL3STRM

<prfop> is defined as <type><target><policy>.

Here:

- <type> is one of:
  - PLD Prefetch for load.
  - PST Prefetch for store.
  - PLI Preload instructions.
C3 A64 Instruction Set Overview
C3.2 Loads and stores

<target> Is one of:
L1 Level 1 cache.
L2 Level 2 cache.
L3 Level 3 cache.

<policy> Is one of:
KEEP Retained or temporal prefetch, allocated in the cache normally.
STRM Streaming or non-temporal prefetch, for data that is used only once.

PRFM explicitly uses the unscaled 9-bit signed immediate offset addressing mode, as described in Load/Store register (unscaled offset) on page C3-147.

Table C3-25 shows the Prefetch memory instructions.

Table C3-25  Prefetch memory instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRFM</td>
<td>Prefetch memory (register offset)</td>
<td>PRFM (register) on page C6-648</td>
</tr>
<tr>
<td></td>
<td>Prefetch memory (immediate offset)</td>
<td>PRFM (immediate) on page C6-644</td>
</tr>
<tr>
<td></td>
<td>Prefetch memory (PC-relative offset)</td>
<td>PRFM (literal) on page C6-646</td>
</tr>
<tr>
<td>PRFUM</td>
<td>Prefetch memory (unscaled offset)</td>
<td>PRFM (unscaled offset) on page C6-650</td>
</tr>
</tbody>
</table>
C3.3 Data processing - immediate

This section describes the instruction groups for data processing with immediate operands. It contains the following subsections:

- Arithmetic (immediate).
- Logical (immediate) on page C3-159.
- Move (wide immediate) on page C3-159.
- Move (immediate) on page C3-160.
- PC-relative address calculation on page C3-160.
- Bitfield move on page C3-161.
- Bitfield insert and extract on page C3-161
- Extract register on page C3-161.
- Shift (immediate) on page C3-162.
- Sign-extend and Zero-extend on page C3-162.

For information about the encoding structure of the instructions in this instruction group, see Data processing - immediate on page C4-193.

C3.3.1 Arithmetic (immediate)

The Arithmetic (immediate) instructions accept a 12-bit unsigned immediate value, optionally shifted left by 12 bits. The Arithmetic (immediate) instructions that do not set condition flags can read from and write to the current stack pointer. The flag setting instructions can read from the stack pointer, but they cannot write to it.

Table C3-26 shows the Arithmetic instructions with an immediate offset.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Add</td>
<td>ADD (immediate) on page C6-439</td>
</tr>
<tr>
<td>ADDS</td>
<td>Add and set flags</td>
<td>ADDS (immediate) on page C6-445</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>SUB (immediate) on page C6-728</td>
</tr>
<tr>
<td>SUBS</td>
<td>Subtract and set flags</td>
<td>SUBS (immediate) on page C6-734</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>CMP (immediate) on page C6-494</td>
</tr>
<tr>
<td>CMN</td>
<td>Compare negative</td>
<td>CMN (immediate) on page C6-489</td>
</tr>
</tbody>
</table>
C3.3.2 Logical (immediate)

The Logical (immediate) instructions accept a bitmask immediate value that is a 32-bit pattern or a 64-bit pattern viewed as a vector of identical elements of size \( e = 2, 4, 8, 16, 32 \) or 64 bits. Each element contains the same sub-pattern, that is a single run of 1 to \( (e - 1) \) nonzero bits from bit 0 followed by zero bits, then rotated by 0 to \( (e - 1) \) bits. This mechanism can generate 5334 unique 64-bit patterns as 2667 pairs of pattern and their bitwise inverse.

--- Note ---
Values that consist of only zeros or only ones cannot be described in this way.

--- Note ---
The Logical (immediate) instructions that do not set the condition flags can write to the current stack pointer, for example to align the stack pointer in a function prologue.

--- Note ---
Apart from \texttt{ANDS}, and its \texttt{TST} alias, Logical (immediate) instructions do not set the condition flags. However, the final results of a bitwise operation can be tested by a \texttt{CBZ}, \texttt{CBNZ}, \texttt{TBZ}, or \texttt{TBNZ} conditional branch.

Table C3-27 shows the Logical immediate instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{AND}</td>
<td>Bitwise AND</td>
<td>\texttt{AND} (immediate) on page C6-451</td>
</tr>
<tr>
<td>\texttt{ANDS}</td>
<td>Bitwise AND and set flags</td>
<td>\texttt{ANDS} (immediate) on page C6-454</td>
</tr>
<tr>
<td>\texttt{EOR}</td>
<td>Bitwise exclusive OR</td>
<td>\texttt{EOR} (immediate) on page C6-522</td>
</tr>
<tr>
<td>\texttt{ORR}</td>
<td>Bitwise inclusive OR</td>
<td>\texttt{ORR} (immediate) on page C6-640</td>
</tr>
<tr>
<td>\texttt{TST}</td>
<td>Test bits</td>
<td>\texttt{TST} (immediate) on page C6-748</td>
</tr>
</tbody>
</table>

C3.3.3 Move (wide immediate)

The Move (wide immediate) instructions insert a 16-bit immediate, or inverted immediate, into a 16-bit aligned position in the destination register. The value of the other bits in the destination register depends on the variant used. The optional shift amount can be any multiple of 16 that is smaller than the register size.

Table C3-28 shows the Move (wide immediate) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{MOVZ}</td>
<td>Move wide with zero</td>
<td>\texttt{MOVZ} on page C6-620</td>
</tr>
<tr>
<td>\texttt{MOVN}</td>
<td>Move wide with NOT</td>
<td>\texttt{MOVN} on page C6-618</td>
</tr>
<tr>
<td>\texttt{MOVK}</td>
<td>Move wide with keep</td>
<td>\texttt{MOVK} on page C6-617</td>
</tr>
</tbody>
</table>
C3.3.4 Move (Immediate)

The Move (Immediate) instructions are aliases for a single MOVZ, MOVN, or ORR (Immediate with zero register), instruction to load an immediate value into the destination register. An assembler must permit a signed or unsigned immediate, as long as its binary representation can be generated using one of these instructions, and an assembler error results if the immediate cannot be generated in this way. On disassembly it is unspecified whether the immediate is output as a signed or an unsigned value.

If there is a choice between the MOVZ, MOVN, and ORR instruction to encode the immediate, then an assembler must prefer MOVZ to MOVN, and MOVZ or MOVN to ORR, to ensure reversibility. A disassembler must output ORR (Immediate with zero register) MOVZ, and MOVN, as a MOV mnemonic except that the underlying instruction must be used when:

- ORR has an immediate that can be generated by a MOVZ or MOVN instruction.
- A MOVN instruction has an immediate that can be encoded by MOVZ.
- MOVZ #0 or MOVN #0 have a shift amount other than LSL #0.

Table C3-29 shows the Move (Immediate) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV</td>
<td>Move (inverted wide immediate)</td>
<td>MOV (inverted wide immediate) on page C6-613</td>
</tr>
<tr>
<td></td>
<td>Move (wide immediate)</td>
<td>MOV (wide immediate) on page C6-614</td>
</tr>
<tr>
<td></td>
<td>Move (bitmask immediate)</td>
<td>MOV (bitmask immediate) on page C6-615</td>
</tr>
</tbody>
</table>

C3.3.5 PC-relative address calculation

The ADR instruction adds a signed, 21-bit immediate to the value of the program counter that fetched this instruction, and then writes the result to a general-purpose register. This permits the calculation of any byte address within ±1MB of the current PC.

The ADRP instruction shifts a signed, 21-bit immediate left by 12 bits, adds it to the value of the program counter with the bottom 12 bits cleared to zero, and then writes the result to a general-purpose register. This permits the calculation of the address at a 4KB aligned memory region. In conjunction with an ADD (Immediate) instruction, or a Load/Store instruction with a 12-bit immediate offset, this allows for the calculation of, or access to, any address within ±4GB of the current PC.

**Note**

The term page used in the ADRP description is short-hand for the 4KB memory region, and is not related to the virtual memory translation granule size.

Table C3-30 shows the instructions used for PC-relative address calculations are as follows:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADRP</td>
<td>Compute address of 4KB page at a PC-relative offset</td>
<td>ADRP on page C6-450</td>
</tr>
<tr>
<td>ADR</td>
<td>Compute address of label at a PC-relative offset</td>
<td>ADR on page C6-449</td>
</tr>
</tbody>
</table>
C3.3.6  **Bitfield move**

The Bitfield move instructions copy a field of constant width from bit 0 in the source register to a constant bit position in the destination register, or from a constant bit position in the source register to bit 0 in the destination register. The remaining bits in the destination register are set as follows:

- For **BFM** the remaining bits are unchanged.
- For **UBFM** the lower bits, if any, and upper bits, if any, are set to zero.
- For **SBFM** the lower bits, if any, are set to zero, and the upper bits, if any, are set to a copy of the most-significant bit in the copied field.

Table C3-31 shows the Bitfield move instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFM</td>
<td>Bitfield move</td>
<td>BFM on page C6-465</td>
</tr>
<tr>
<td>SBFM</td>
<td>Signed bitfield move</td>
<td>SBFM on page C6-668</td>
</tr>
<tr>
<td>UBFM</td>
<td>Unsigned bitfield move (32-bit)</td>
<td>UBFM on page C6-752</td>
</tr>
</tbody>
</table>

C3.3.7  **Bitfield insert and extract**

The Bitfield insert and extract instructions are implemented as aliases of the Bitfield move instructions. Table C3-32 shows the Bitfield insert and extract aliases.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFI</td>
<td>Bitfield insert</td>
<td>BFI on page C6-464</td>
</tr>
<tr>
<td>BFXIL</td>
<td>Bitfield extract and insert low</td>
<td>BFXIL on page C6-467</td>
</tr>
<tr>
<td>SBFIIZ</td>
<td>Signed bitfield insert in zero</td>
<td>SBFIIZ on page C6-667</td>
</tr>
<tr>
<td>SBFX</td>
<td>Signed bitfield extract</td>
<td>SBFX on page C6-670</td>
</tr>
<tr>
<td>UBFIZ</td>
<td>Unsigned bitfield insert in zero</td>
<td>UBFIZ on page C6-751</td>
</tr>
<tr>
<td>UBFX</td>
<td>Unsigned bitfield extract</td>
<td>UBFX on page C6-754</td>
</tr>
</tbody>
</table>

C3.3.8  **Extract register**

Depending on the register width of the operands, the Extract register instruction copies a 32-bit or 64-bit field from a constant bit position within a double-width value formed by the concatenation of a pair of source registers to a destination register.

Table C3-33 shows the Extract (immediate) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTR</td>
<td>Extract register from pair</td>
<td>EXTR on page C6-526</td>
</tr>
</tbody>
</table>
C3.3.9  Shift (immediate)

Shifts and rotates by a constant amount are implemented as aliases of the Bitfield move or Extract register instructions. The shift or rotate amount must be in the range 0 to one less than the register width of the instruction, inclusive.

Table C3-34 shows the aliases that can be used as immediate shift and rotate instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR</td>
<td>Arithmetic shift right</td>
<td>ASR (immediate) on page C6-459</td>
</tr>
<tr>
<td>LSL</td>
<td>Logical shift left</td>
<td>LSL (immediate) on page C6-604</td>
</tr>
<tr>
<td>LSR</td>
<td>Logical shift right</td>
<td>LSR (immediate) on page C6-607</td>
</tr>
<tr>
<td>ROR</td>
<td>Rotate right</td>
<td>ROR (immediate) on page C6-660</td>
</tr>
</tbody>
</table>

C3.3.10 Sign-extend and Zero-extend

The Sign-extend and Zero-extend instructions are implemented as aliases of the Bitfield move instructions.

Table C3-35 shows the aliases that can be used as zero-extend and sign-extend instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SXTB</td>
<td>Sign-extend byte</td>
<td>SXTB on page C6-739</td>
</tr>
<tr>
<td>SXTH</td>
<td>Sign-extend halfword</td>
<td>SXTH on page C6-740</td>
</tr>
<tr>
<td>SXTW</td>
<td>Sign-extend word</td>
<td>SXTW on page C6-741</td>
</tr>
<tr>
<td>UXTB</td>
<td>Unsigned extend byte</td>
<td>UXTB on page C6-761</td>
</tr>
<tr>
<td>UXTH</td>
<td>Unsigned extend halfword</td>
<td>UXTH on page C6-762</td>
</tr>
</tbody>
</table>
C3.4 Data processing - register

This section describes the instruction groups for data processing with all register operands. It contains the following subsections:

- Arithmetic (shifted register).
- Arithmetic (extended register) on page C3-164.
- Arithmetic with carry on page C3-165.
- Logical (shifted register) on page C3-165.
- Move (register) on page C3-166.
- Shift (register) on page C3-166.
- Multiply and divide on page C3-167.
- CRC32 on page C3-168.
- Bit operation on page C3-169.
- Conditional select on page C3-169.
- Conditional comparison on page C3-170.

For information about the encoding structure of the instructions in this instruction group, see Data processing - register on page C4-224.

C3.4.1 Arithmetic (shifted register)

The Arithmetic (shifted register) instructions apply an optional shift operator to the second source register value before performing the arithmetic operation. The register width of the instruction controls whether the new bits are fed into the intermediate result on a right shift or rotate at bit[63] or bit[31].

The shift operators LSL, ASR and LSR accept an immediate shift amount in the range 0 to one less than the register width of the instruction, inclusive.

Omitting the shift operator implies LSL #0, which means that there is no shift. A disassembler must not output LSL #0. However, a disassembler must output all other shifts by zero.

The current stack pointer, SP or WSP, cannot be used with this class of instructions. See Arithmetic (extended register) on page C3-164 for arithmetic instructions that can operate on the current stack pointer.

Table C3-36 shows the Arithmetic (shifted register) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Add</td>
<td>ADD (shifted register) on page C6-441</td>
</tr>
<tr>
<td>ADDS</td>
<td>Add and set flags</td>
<td>ADDS (shifted register) on page C6-447</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>SUB (shifted register) on page C6-730</td>
</tr>
<tr>
<td>SUBS</td>
<td>Subtract and set flags</td>
<td>SUBS (shifted register) on page C6-736</td>
</tr>
<tr>
<td>CMN</td>
<td>Compare negative</td>
<td>CMN (shifted register) on page C6-490</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>CMP (shifted register) on page C6-495</td>
</tr>
<tr>
<td>NEG</td>
<td>Negate</td>
<td>NEG (shifted register) on page C6-631</td>
</tr>
<tr>
<td>NEGS</td>
<td>Negate and set flags</td>
<td>NEGS on page C6-633</td>
</tr>
</tbody>
</table>
C3.4.2 Arithmetic (extended register)

The extended register instructions provide an optional sign-extension or zero-extension of a portion of the second source register value, followed by an optional left shift by a constant amount of 1-4, inclusive.

The extended shift is described by the mandatory extend operator SXTB, SXTH, SXTW, UXTB, UXTH, or UXTW. This is followed by an optional left shift amount. If the shift amount is not specified, the default shift amount is zero. A disassembler must not output a shift amount of zero.

For 64-bit instruction forms the additional operators UXTX and SXTX use all 64 bits of the second source register with an optional shift. In that case ARM recommends UXTX as the operator. If and only if at least one register is SP, ARM recommends use of the LSL operator name, rather than UXTX, and when the shift amount is also zero then both the operator and the shift amount can be omitted.

For 32-bit instruction forms the operators UXTW and SXTW both use all 32 bits of the second source register with an optional shift. In that case ARM recommends UXTW as the operator. If and only if at least one register is WSP, ARM recommends use of the LSL operator name, rather than UXTW, and when the shift amount is also zero then both the operator and the shift amount can be omitted.

The non-flag setting variants of the extended register instruction permit the use of the current stack pointer as either the destination register and the first source register. The flag setting variants only permit the stack pointer to be used as the first source register.

In the 64-bit form of these instructions the final register operand is written as \( W_m \) for all except the UXTX/LSL and SXTX extend operators. For example:

\[
\begin{align*}
\text{CMP} & \ X4, W5, \text{SXTW} \\
\text{ADD} & \ X1, X2, W3, \text{UXTB} \ #2 \\
\text{SUB} & \ SP, SP, X1 // \text{SUB} \ SP, SP, X1, \text{UXTX} \ #0
\end{align*}
\]

Table C3-37 shows the Arithmetic (extended register) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Add</td>
<td>\textit{ADD (extended register) on page C6-437}</td>
</tr>
<tr>
<td>ADDS</td>
<td>Add and set flags</td>
<td>\textit{ADDS (extended register) on page C6-443}</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>\textit{SUB (extended register) on page C6-726}</td>
</tr>
<tr>
<td>SUBS</td>
<td>Subtract and set flags</td>
<td>\textit{SUBS (extended register) on page C6-732}</td>
</tr>
<tr>
<td>CMN</td>
<td>Compare negative</td>
<td>\textit{CMN (extended register) on page C6-487}</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>\textit{CMP (extended register) on page C6-492}</td>
</tr>
</tbody>
</table>
C3.4.3 Arithmetic with carry

The Arithmetic with carry instructions accept two source registers, with the carry flag as an additional input to the calculation. They do not support shifting of the second source register.

Table C3-38 shows the Arithmetic with carry instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>Add with carry</td>
<td>ADC on page C6-435</td>
</tr>
<tr>
<td>ADCS</td>
<td>Add with carry and set flags</td>
<td>ADCS on page C6-436</td>
</tr>
<tr>
<td>SBC</td>
<td>Subtract with carry</td>
<td>SBC on page C6-663</td>
</tr>
<tr>
<td>SBCS</td>
<td>Subtract with carry and set flags</td>
<td>SBCS on page C6-665</td>
</tr>
<tr>
<td>NGC</td>
<td>Negate with carry</td>
<td>NGC on page C6-635</td>
</tr>
<tr>
<td>NGCS</td>
<td>Negate with carry and set flags</td>
<td>NGCS on page C6-636</td>
</tr>
</tbody>
</table>

C3.4.4 Logical (shifted register)

The Logical (shifted register) instructions apply an optional shift operator to the second source register value before performing the main operation. The register width of the instruction controls whether the new bits are fed into the intermediate result on a right shift or rotate at bit[63] or bit[31].

The shift operators LSL, ASR, LSR and ROR accept a constant immediate shift amount in the range 0 to one less than the register width of the instruction, inclusive.

Omitting the shift operator and amount implies LSL #0, which means that there is no shift. A disassembler must not output LSL #0. However, a disassembler must output all other shifts by zero.

--- Note ---
Apart from ANDS, TST and BICS the logical instructions do not set the condition flags, but the final result of a bit operation can usually directly control a CBZ, CBNZ, TBZ, or TBNZ conditional branch.

Table C3-39 shows the Logical (shifted register) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND</td>
<td>Bitwise AND</td>
<td>AND (shifted register) on page C6-452</td>
</tr>
<tr>
<td>ANDS</td>
<td>Bitwise AND and set flags</td>
<td>ANDS (shifted register) on page C6-456</td>
</tr>
<tr>
<td>BIC</td>
<td>Bitwise bit clear</td>
<td>BIC (shifted register) on page C6-468</td>
</tr>
<tr>
<td>BICS</td>
<td>Bitwise bit clear and set flags</td>
<td>BICS (shifted register) on page C6-470</td>
</tr>
<tr>
<td>EON</td>
<td>Bitwise exclusive OR NOT</td>
<td>EON (shifted register) on page C6-520</td>
</tr>
<tr>
<td>EOR</td>
<td>Bitwise exclusive OR</td>
<td>EOR (shifted register) on page C6-523</td>
</tr>
<tr>
<td>ORR</td>
<td>Bitwise inclusive OR</td>
<td>ORR (shifted register) on page C6-642</td>
</tr>
</tbody>
</table>
C3.4.5 Move (register)

The Move (register) instructions are aliases for other data processing instructions. They copy a value from a general-purpose register to another general-purpose register or the current stack pointer, or from the current stack pointer to a general-purpose register.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVN</td>
<td>Bitwise NOT</td>
<td>MVN on page C6-629</td>
</tr>
<tr>
<td>ORN</td>
<td>Bitwise inclusive OR NOT</td>
<td>ORN (shifted register) on page C6-638</td>
</tr>
<tr>
<td>TST</td>
<td>Test bits</td>
<td>TST (shifted register) on page C6-749</td>
</tr>
</tbody>
</table>

C3.4.6 Shift (register)

In the Shift (register) instructions, the shift amount is the positive value in the second source register modulo the register size. The register width of the instruction controls whether the new bits are fed into the result on a right shift or rotate at bit[63] or bit[31].

Table C3-41 shows the Shift (register) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASRV</td>
<td>Arithmetic shift right variable</td>
<td>ASRV on page C6-460</td>
</tr>
<tr>
<td>LSLV</td>
<td>Logical shift left variable</td>
<td>LSLV on page C6-605</td>
</tr>
<tr>
<td>LSRV</td>
<td>Logical shift right variable</td>
<td>LSRV on page C6-608</td>
</tr>
<tr>
<td>RORV</td>
<td>Rotate right variable</td>
<td>RORV on page C6-662</td>
</tr>
</tbody>
</table>

However, the Shift (register) instructions have a preferred set of aliases that match the shift immediate aliases described in Shift (immediate) on page C3-162.

Table C3-42 shows the aliases for Shift (register) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR</td>
<td>Arithmetic shift right</td>
<td>ASR (register) on page C6-458</td>
</tr>
<tr>
<td>LSL</td>
<td>Logical shift left</td>
<td>LSL (register) on page C6-603</td>
</tr>
<tr>
<td>LSR</td>
<td>Logical shift right</td>
<td>LSR (register) on page C6-606</td>
</tr>
<tr>
<td>ROR</td>
<td>Rotate right</td>
<td>ROR (register) on page C6-661</td>
</tr>
</tbody>
</table>
C3.4.7 Multiply and divide

This section describes the instructions used for integer multiplication and division. It contains the following subsections:

- Multiply.
- Divide on page C3-168.

Multiply

The Multiply instructions write to a single 32-bit or 64-bit destination register, and are built around the fundamental four operand multiply-add and multiply-subtract operation, together with 32-bit to 64-bit widening variants. A 64-bit to 128-bit widening multiple can be constructed with two instructions, using SMULH or UMULH to generate the upper 64 bits. Table C3-43 shows the Multiply instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>MADD</td>
<td>Multiply-add</td>
<td>MADD on page C6-609</td>
</tr>
<tr>
<td>MSUB</td>
<td>Multiply-subtract</td>
<td>MSUB on page C6-626</td>
</tr>
<tr>
<td>MNEG</td>
<td>Multiply-negate</td>
<td>MNEG on page C6-611</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply</td>
<td>MUL on page C6-628</td>
</tr>
<tr>
<td>SMADDL</td>
<td>Signed multiply-add</td>
<td>SMADDL on page C6-674</td>
</tr>
<tr>
<td>SMSUBL</td>
<td>Signed multiply-subtract</td>
<td>SMSUBL on page C6-677</td>
</tr>
<tr>
<td>SMNEGL</td>
<td>Signed multiply-negate</td>
<td>SMNEGL on page C6-676</td>
</tr>
<tr>
<td>SMULL</td>
<td>Signed multiply</td>
<td>SMULL on page C6-679</td>
</tr>
<tr>
<td>SMULH</td>
<td>Signed multiply high</td>
<td>SMULH on page C6-678</td>
</tr>
<tr>
<td>UMADDL</td>
<td>Unsigned multiply-add</td>
<td>UMADDL on page C6-756</td>
</tr>
<tr>
<td>UMSUBL</td>
<td>Unsigned multiply-subtract</td>
<td>UMSUBL on page C6-758</td>
</tr>
<tr>
<td>UMNEGL</td>
<td>Unsigned multiply-negate</td>
<td>UMNEGL on page C6-757</td>
</tr>
<tr>
<td>UMULL</td>
<td>Unsigned multiply long</td>
<td>UMULL on page C6-760</td>
</tr>
<tr>
<td>UMULH</td>
<td>Unsigned multiply high</td>
<td>UMULH on page C6-759</td>
</tr>
</tbody>
</table>
Divide

The Divide instructions compute the quotient of a division, rounded towards zero. The remainder can then be computed as (numerator - (quotient × denominator)), using the MSUB instruction.

If a signed integer division (INT_MIN / -1) is performed where INT_MIN is the most negative integer value representable in the selected register size, then the result overflows the signed integer range. No indication of this overflow is produced and the result that is written to the destination register is INT_MIN.

A division by zero results in a zero being written to the destination register, without any indication that the division by zero occurred.

Table C3-44 shows the Divide instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDIV</td>
<td>Signed divide</td>
<td>SDIV on page C6-671</td>
</tr>
<tr>
<td>UDIV</td>
<td>Unsigned divide</td>
<td>UDIV on page C6-755</td>
</tr>
</tbody>
</table>

C3.4.8 CRC32

The optional CRC32 instructions operate on the general-purpose register file to update a 32-bit CRC value from an input value comprising 1, 2, 4, or 8 bytes. There are two different classes of CRC instructions, CRC32 and CRC32C, that support two commonly used 32-bit polynomials, known as CRC-32 and CRC-32C.

To fit with common usage, the bit order of the values is reversed as part of the operation.

When bits[19:16] of ID_AA64ISAR0_EL1 are set to 0b0001 the CRC instructions are implemented.

Table C3-45 shows the CRC instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRC32B</td>
<td>CRC-32 sum from byte</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X on page C6-498</td>
</tr>
<tr>
<td>CRC32H</td>
<td>CRC-32 sum from halfword</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X on page C6-498</td>
</tr>
<tr>
<td>CRC32W</td>
<td>CRC-32 sum from word</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X on page C6-498</td>
</tr>
<tr>
<td>CRC32X</td>
<td>CRC-32 sum from doubleword</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X on page C6-498</td>
</tr>
<tr>
<td>CRC32CB</td>
<td>CRC-32C sum from byte</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX on page C6-500</td>
</tr>
<tr>
<td>CRC32CH</td>
<td>CRC-32C sum from halfword</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX on page C6-500</td>
</tr>
<tr>
<td>CRC32CW</td>
<td>CRC-32C sum from word</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX on page C6-500</td>
</tr>
<tr>
<td>CRC32CX</td>
<td>CRC-32C sum from doubleword</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX on page C6-500</td>
</tr>
</tbody>
</table>
C3.4.9  Bit operation

Table C3-46 shows the Bit operation instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLS</td>
<td>Count leading sign bits</td>
<td>CLS on page C6-485</td>
</tr>
<tr>
<td>CLZ</td>
<td>Count leading zero bits</td>
<td>CLZ on page C6-486</td>
</tr>
<tr>
<td>RBIT</td>
<td>Reverse bit order</td>
<td>RBIT on page C6-652</td>
</tr>
<tr>
<td>REV</td>
<td>Reverse bytes in register</td>
<td>REV on page C6-654</td>
</tr>
<tr>
<td>REV16</td>
<td>Reverse bytes in halfwords</td>
<td>REV16 on page C6-656</td>
</tr>
<tr>
<td>REV32</td>
<td>Reverses bytes in words</td>
<td>REV32 on page C6-658</td>
</tr>
</tbody>
</table>

C3.4.10  Conditional select

The Conditional select instructions select between the first or second source register, depending on the current state of the condition flags. When the named condition is true, the first source register is selected and its value is copied without modification to the destination register. When the condition is false the second source register is selected and its value might be optionally inverted, negated, or incremented by one, before writing to the destination register.

Other useful conditional set and conditional unary operations are implemented as aliases of the four Conditional select instructions.

Table C3-47 shows the Conditional select instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSEL</td>
<td>Conditional select</td>
<td>CSEL on page C6-502</td>
</tr>
<tr>
<td>CSINC</td>
<td>Conditional select increment</td>
<td>CSINC on page C6-505</td>
</tr>
<tr>
<td>CSINV</td>
<td>Conditional select inversion</td>
<td>CSINV on page C6-507</td>
</tr>
<tr>
<td>CSNEG</td>
<td>Conditional select negation</td>
<td>CSNEG on page C6-509</td>
</tr>
<tr>
<td>CSET</td>
<td>Conditional set</td>
<td>CSET on page C6-503</td>
</tr>
<tr>
<td>CSETH</td>
<td>Conditional set mask</td>
<td>CSETH on page C6-504</td>
</tr>
<tr>
<td>CINC</td>
<td>Conditional increment</td>
<td>CINC on page C6-482</td>
</tr>
<tr>
<td>CINV</td>
<td>Conditional invert</td>
<td>CINV on page C6-483</td>
</tr>
<tr>
<td>CNEG</td>
<td>Conditional negate</td>
<td>CNEG on page C6-497</td>
</tr>
</tbody>
</table>
C3.4.11 **Conditional comparison**

The Conditional comparison instructions provide a conditional select for the NZCV condition flags, setting the flags to the result of an arithmetic comparison of its two source register values if the named input condition is true, or to an immediate value if the input condition is false. There are register and immediate forms. The immediate form compares the source register to a small 5-bit unsigned value.

Table C3-48 shows the Conditional comparison instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCMN</td>
<td>Conditional compare negative (register)</td>
<td>CCMN (register) on page C6-479</td>
</tr>
<tr>
<td>CCMN</td>
<td>Conditional compare negative (immediate)</td>
<td>CCMN (immediate) on page C6-478</td>
</tr>
<tr>
<td>CCMP</td>
<td>Conditional compare (register)</td>
<td>CCMP (register) on page C6-481</td>
</tr>
<tr>
<td>CCMP</td>
<td>Conditional compare (immediate)</td>
<td>CCMP (immediate) on page C6-480</td>
</tr>
</tbody>
</table>
C3.5 Data processing - SIMD and floating-point

This section describes the instruction groups for data processing with SIMD and floating-point register operands.

It contains the following subsections that describe the scalar floating-point data processing instructions:

- Floating-point move (register) on page C3-172.
- Floating-point move (immediate) on page C3-172.
- Floating-point conversion on page C3-172.
- Floating-point round to integral on page C3-174.
- Floating-point multiply-add on page C3-175.
- Floating-point arithmetic (one source) on page C3-175.
- Floating-point arithmetic (two sources) on page C3-175.
- Floating-point minimum and maximum on page C3-176.
- Floating-point comparison on page C3-176.
- Floating-point conditional select on page C3-177.

It also contains the following subsections that describe the SIMD data processing instructions:

- SIMD move on page C3-177
- SIMD arithmetic on page C3-177.
- SIMD compare on page C3-180.
- SIMD widening and narrowing arithmetic on page C3-181.
- SIMD unary arithmetic on page C3-182.
- SIMD by element arithmetic on page C3-184.
- SIMD permute on page C3-185.
- SIMD immediate on page C3-185.
- SIMD shift (immediate) on page C3-185.
- SIMD floating-point and integer conversion on page C3-187.
- SIMD reduce (across vector lanes) on page C3-188.
- SIMD pairwise arithmetic on page C3-188.
- SIMD table lookup on page C3-189.
- The Cryptographic Extension on page C3-189.

For information about the encoding structure of the instructions in this instruction group, see Data processing - SIMD and floating-point on page C4-233.

For information about the floating-point exceptions, see Floating-point exception traps on page D1-1552.

C3.5.1 Common features of SIMD instructions

A number of SIMD instructions come in three forms:

<table>
<thead>
<tr>
<th>Form</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wide</td>
<td>Indicated by the suffix W. The element width of the destination register and the first source operand is double that of the second source operand.</td>
</tr>
<tr>
<td>Long</td>
<td>Indicated by the suffix L. The element width of the destination register is double that of both source operands.</td>
</tr>
<tr>
<td>Narrow</td>
<td>Indicated by the suffix N. The element width of the destination register is half that of both source operands.</td>
</tr>
</tbody>
</table>

In addition, each vector form of the instruction is part of a pair, with a second and upper half suffix of 2, to identify the variant of the instruction:

- Where a SIMD operation widens or lengthens a 64-bit vector to a 128-bit vector, the instruction provides a second part operation that can extract the source from the upper 64 bits of the source registers.
- Where a SIMD operation narrows a 128-bit vector to a 64-bit vector, the instruction provides a second-part operation that can pack the result of a second operation into the upper part of the same destination register.
C3.5.2 Floating-point move (register)

The Floating-point move (register) instructions copy a scalar floating-point value from one register to another register without performing any conversion.

Some of the Floating-point move (register) instructions overlap with the functionality provided by the Advanced SIMD instructions DUP, INS, and UMOV. However, ARM recommends using the FMOV instructions when operating on scalar floating-point data to avoid the creation of scalar floating-point code that depends on the availability of the Advanced SIMD instruction set.

Table C3-49 shows the Floating-point move (register) instructions.

### Table C3-49  Floating-point move (register) instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMOV</td>
<td>Floating-point move register without conversion</td>
<td>FMOV (register) on page C7-974</td>
</tr>
<tr>
<td></td>
<td>Floating-point move to or from general-purpose register without conversion</td>
<td>FMOV (general) on page C7-975</td>
</tr>
</tbody>
</table>

C3.5.3 Floating-point move (immediate)

The Floating-point move (immediate) instructions convert a small constant immediate floating-point value into a single-precision or double-precision scalar floating-point value in a SIMD and floating-point register.

The floating-point constant can be specified either in decimal notation, such as 12.0 or -1.2e1, or as a string beginning with 0x followed by a hexadecimal representation of the IEEE 754 single-precision or double-precision encoding. ARM recommends that a disassembler uses the decimal notation, provided that this displays the value precisely.

The floating-point value must be expressible as \((\pm n/16 \times 2^r)\), where \(n\) is an integer in the range \(16 \leq n \leq 31\) and \(r\) is an integer in the range \(-3 \leq r \leq 4\), that is a normalized binary floating-point encoding with one sign bit, four bits of fraction, and a 3-bit exponent.

Table C3-50 shows the Floating-point move (immediate) instruction:

### Table C3-50  Floating-point move (immediate) instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMOV</td>
<td>Floating-point move immediate</td>
<td>FMOV (scalar, immediate) on page C7-978</td>
</tr>
</tbody>
</table>

C3.5.4 Floating-point conversion

The following subsections describe the conversion of floating-point values:

- **Convert floating-point precision.**
- **Convert between floating-point and integer or fixed-point** on page C3-173.

**Convert floating-point precision**

These instructions convert a floating-point scalar with one precision to a floating-point scalar with a different precision, using the current rounding mode as specified by FPCR.RMode.
Table C3-51 shows the Floating-point precision conversion instruction.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCVT</td>
<td>Floating-point convert precision (scalar)</td>
<td>FCVT on page C7-869</td>
</tr>
</tbody>
</table>

**Convert between floating-point and integer or fixed-point**

These instructions convert a floating-point scalar in a SIMD and floating-point register to or from a signed or unsigned integer or fixed-point in a general-purpose register. For a fixed-point value, a final immediate operand indicates that the general-purpose register holds a fixed-point number and `fbits` indicates the number of bits after the binary point. `fbits` is in the range 1-32 inclusive for a 32-bit general-purpose register name, and 1-64 inclusive for a 64-bit general-purpose register name.

These instructions generate the Invalid Operation exception, in response to a floating-point input of NaN, infinity, or a numerical value that cannot be represented within the destination register. An out-of-range integer or fixed-point result is saturated to the size of the destination register. A numeric result that differs from the input generates an Inexact exception. When flush-to-zero mode is enabled, zero replaces a denormal input and generates an Input Denormal exception.

Table C3-52 shows the Floating-point and fixed-point conversion instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCVTAS</td>
<td>Floating-point scalar convert to signed integer, rounding to nearest with ties to away (scalar form)</td>
<td>FCVTAS (scalar) on page C7-873</td>
</tr>
<tr>
<td>FCVTAU</td>
<td>Floating-point scalar convert to unsigned integer, rounding to nearest with ties to away (scalar form)</td>
<td>FCVTAU (scalar) on page C7-877</td>
</tr>
<tr>
<td>FCVTMS</td>
<td>Floating-point scalar convert to signed integer, rounding toward minus infinity (scalar form)</td>
<td>FCVTMS (scalar) on page C7-883</td>
</tr>
<tr>
<td>FCVTMU</td>
<td>Floating-point scalar convert to unsigned integer, rounding toward minus infinity (scalar form)</td>
<td>FCVTMU (scalar) on page C7-887</td>
</tr>
<tr>
<td>FCVTNS</td>
<td>Floating-point scalar convert to signed integer, rounding to nearest with ties to even (scalar form)</td>
<td>FCVTNS (scalar) on page C7-893</td>
</tr>
<tr>
<td>FCVTNU</td>
<td>Floating-point scalar convert to unsigned integer, rounding to nearest with ties to even (scalar form)</td>
<td>FCVTNU (scalar) on page C7-897</td>
</tr>
<tr>
<td>FCVTPS</td>
<td>Floating-point scalar convert to signed integer, rounding toward positive infinity (scalar form)</td>
<td>FCVTPS (scalar) on page C7-901</td>
</tr>
<tr>
<td>FCVTPU</td>
<td>Floating-point scalar convert to unsigned integer, rounding toward positive infinity (scalar form)</td>
<td>FCVTPU (scalar) on page C7-905</td>
</tr>
<tr>
<td>FCVTZS</td>
<td>Floating-point scalar convert to signed integer, rounding toward zero (scalar form)</td>
<td>FCVTZS (scalar, integer) on page C7-916</td>
</tr>
<tr>
<td></td>
<td>Floating-point convert to signed fixed-point, rounding toward zero (scalar form)</td>
<td>FCVTZS (scalar, fixed-point) on page C7-914</td>
</tr>
</tbody>
</table>
C3.5.5 Floating-point round to integral

The Floating-point round to integral instructions round a floating-point value to an integral floating-point value of the same size.

These instructions generate the Invalid Operation exception in response to a signaling NaN input, or the Input Denormal exception in response to a denormal input when flush-to-zero mode is enabled. The \texttt{FRINTX} instruction can also generate the Inexact exception if the result is numeric and does not have the same numerical value as the input. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as in normal floating-point arithmetic.

Table C3-53 shows the Floating-point round to integral instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{FRINTA}</td>
<td>Floating-point round to integral, to nearest with ties to away</td>
<td>\texttt{FRINTA (scalar)} on page C7-1007</td>
</tr>
<tr>
<td>\texttt{FRINTI}</td>
<td>Floating-point round to integral, using current rounding mode</td>
<td>\texttt{FRINTI (scalar)} on page C7-1011</td>
</tr>
<tr>
<td>\texttt{FRINTM}</td>
<td>Floating-point round to integral, toward minus infinity</td>
<td>\texttt{FRINTM (scalar)} on page C7-1015</td>
</tr>
<tr>
<td>\texttt{FRINTN}</td>
<td>Floating-point round to integral, to nearest with ties to even</td>
<td>\texttt{FRINTN (scalar)} on page C7-1019</td>
</tr>
<tr>
<td>\texttt{FRINTP}</td>
<td>Floating-point round to integral, toward positive infinity</td>
<td>\texttt{FRINTP (scalar)} on page C7-1023</td>
</tr>
<tr>
<td>\texttt{FRINTX}</td>
<td>Floating-point round to integral exact, using current rounding mode</td>
<td>\texttt{FRINTX (scalar)} on page C7-1027</td>
</tr>
<tr>
<td>\texttt{FRINTZ}</td>
<td>Floating-point round to integral, toward zero</td>
<td>\texttt{FRINTZ (scalar)} on page C7-1031</td>
</tr>
</tbody>
</table>
C3.5.6 Floating-point multiply-add

Table C3-54 shows the Floating-point multiply-add instructions that require three source register operands.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMADD</td>
<td>Floating-point scalar fused multiply-add</td>
<td>FMADD on page C7-931</td>
</tr>
<tr>
<td>FMSUB</td>
<td>Floating-point scalar fused multiply-subtract</td>
<td>FMSUB on page C7-979</td>
</tr>
<tr>
<td>FNMADD</td>
<td>Floating-point scalar negated fused multiply-add</td>
<td>FNMADD on page C7-994</td>
</tr>
<tr>
<td>FNMSUB</td>
<td>Floating-point scalar negated fused multiply-subtract</td>
<td>FNMSUB on page C7-996</td>
</tr>
</tbody>
</table>

C3.5.7 Floating-point arithmetic (one source)

Table C3-55 shows the Floating-point arithmetic instructions that require a single source register operand.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instructions</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FABS</td>
<td>Floating-point scalar absolute value</td>
<td>FABS (scalar) on page C7-831</td>
</tr>
<tr>
<td>FNEG</td>
<td>Floating-point scalar negate</td>
<td>FNEG (scalar) on page C7-993</td>
</tr>
<tr>
<td>FSQRT</td>
<td>Floating-point scalar square root</td>
<td>FSQRT (scalar) on page C7-1038</td>
</tr>
</tbody>
</table>

C3.5.8 Floating-point arithmetic (two sources)

Table C3-56 shows the Floating-point arithmetic instructions that require two source register operands.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD</td>
<td>Floating-point scalar add</td>
<td>FADD (scalar) on page C7-838</td>
</tr>
<tr>
<td>FDIV</td>
<td>Floating-point scalar divide</td>
<td>FDIV (scalar) on page C7-929</td>
</tr>
<tr>
<td>FMUL</td>
<td>Floating-point scalar multiply</td>
<td>FMUL (scalar) on page C7-985</td>
</tr>
<tr>
<td>FMUL</td>
<td>Floating-point scalar multiply-negate</td>
<td>FNMUL (scalar) on page C7-998</td>
</tr>
<tr>
<td>FSUB</td>
<td>Floating-point scalar subtract</td>
<td>FSUB (scalar) on page C7-1041</td>
</tr>
</tbody>
</table>
C3.5.9 Floating-point minimum and maximum

The min(x, y) and max(x, y) operations return a quiet NaN when either x or y is NaN. In flush-to-zero mode denormal operands are flushed to zero before comparison, and if the result of the comparison is the flushed value, then a zero value is returned. Where both x and y are zero, or denormal values flushed to zero, with different signs, then +0.0 is returned by max() and -0.0 by min().

The minNum(x, y) and maxNum(x, y) operations follow the IEEE 754-2008 standard and return the numerical operand when one operand is numerical and the other a quiet NaN. Apart from this additional handling of a single quiet NaN the result is then identical to min(x, y) and max(x, y).

Table C3-57 shows the Floating-point instructions that can perform floating-point minimum and maximum operations.

---

**Table C3-57 Floating-point minimum and maximum instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMAX</td>
<td>Floating-point scalar maximum</td>
<td><em>FMAX</em> (scalar) on page C7-935</td>
</tr>
<tr>
<td>FMAXNM</td>
<td>Floating-point scalar maximum number</td>
<td><em>FMAXNM</em> (scalar) on page C7-939</td>
</tr>
<tr>
<td>FMIN</td>
<td>Floating-point scalar minimum</td>
<td><em>FMIN</em> (scalar) on page C7-951</td>
</tr>
<tr>
<td>FMINNM</td>
<td>Floating-point scalar minimum number</td>
<td><em>FMINNM</em> (scalar) on page C7-955</td>
</tr>
</tbody>
</table>

---

C3.5.10 Floating-point comparison

These instructions set the NZCV condition flags in PSTATE, based on the result of a comparison of two operands. If the floating-point comparisons are unordered, where one or both operands are a form of NaN, the C and V bits are set to 1 and the N and Z bits are cleared to 0.

Note

The NZCV flags in the FPSR are associated with AArch32 state. The A64 floating-point comparison instructions do not change the condition flags in the FPSR.

For the conditional Floating-point comparison instructions, if the condition is TRUE, the flags are updated to the result of the comparison, otherwise the flags are updated to the immediate value that is defined in the instruction encoding.

The quiet compare instructions generate an Invalid Operation exception if either of the source operands is a signaling NaN. The signaling compare instructions generate an Invalid Operation exception if either of the source operands is any type of NaN.

Table C3-58 shows the Floating-point comparison instructions.

---

**Table C3-58 Floating-point comparison instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCMP</td>
<td>Floating-point quiet compare</td>
<td><em>FCMP</em> on page C7-863</td>
</tr>
<tr>
<td>FCMPED</td>
<td>Floating-point signaling compare</td>
<td><em>FCMPED</em> on page C7-865</td>
</tr>
<tr>
<td>FCCMP</td>
<td>Floating-point conditional quiet compare</td>
<td><em>FCCMP</em> on page C7-843</td>
</tr>
<tr>
<td>FCCMPED</td>
<td>Floating-point conditional signaling compare</td>
<td><em>FCCMPED</em> on page C7-845</td>
</tr>
</tbody>
</table>
### C3.5.11 Floating-point conditional select

Table C3-59 shows the Floating-point conditional select instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCSEL</td>
<td>Floating-point scalar conditional select</td>
<td>FCSEL on page C7-867</td>
</tr>
</tbody>
</table>

### C3.5.12 SIMD move

The functionality of some data movement instructions overlaps with that provided by the scalar floating-point FMOV instructions described in *Floating-point move (register)* on page C3-172.

Table C3-60 shows the SIMD move instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>DUP</td>
<td>Duplicate vector element to vector or scalar</td>
<td>DUP (element) on page C7-820</td>
</tr>
<tr>
<td>DUP</td>
<td>Duplicate general-purpose register to vector</td>
<td>DUP (general) on page C7-823</td>
</tr>
<tr>
<td>INS&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Insert vector element from another vector element</td>
<td>INS (element) on page C7-1043</td>
</tr>
<tr>
<td></td>
<td>Insert vector element from general-purpose register</td>
<td>INS (general) on page C7-1045</td>
</tr>
<tr>
<td>MOV</td>
<td>Move vector element to vector element</td>
<td>MOV (element) on page C7-1114</td>
</tr>
<tr>
<td></td>
<td>Move general-purpose register to vector element</td>
<td>MOV (from general) on page C7-1116</td>
</tr>
<tr>
<td></td>
<td>Move vector element to scalar</td>
<td>MOV (scalar) on page C7-1112</td>
</tr>
<tr>
<td></td>
<td>Move vector element to general-purpose register</td>
<td>MOV (to general) on page C7-1119</td>
</tr>
<tr>
<td>UMOV</td>
<td>Unsigned move vector element to general-purpose register</td>
<td>UMOV on page C7-1433</td>
</tr>
<tr>
<td>SMOV</td>
<td>Signed move vector element to general-purpose register</td>
<td>SMOV on page C7-1226</td>
</tr>
</tbody>
</table>

<sup>a</sup> Disassembles as MOV.

### C3.5.13 SIMD arithmetic

Table C3-61 shows the SIMD arithmetic instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Add (vector and scalar form)</td>
<td>ADD (vector) on page C7-773</td>
</tr>
<tr>
<td>AND</td>
<td>Bitwise AND (vector form)</td>
<td>AND (vector) on page C7-786</td>
</tr>
<tr>
<td>BIC</td>
<td>Bitwise bit clear (register) (vector form)</td>
<td>BIC (vector, register) on page C7-789</td>
</tr>
<tr>
<td>BIF</td>
<td>Bitwise insert if false (vector form)</td>
<td>BIF on page C7-790</td>
</tr>
<tr>
<td>BIT</td>
<td>Bitwise insert if true (vector form)</td>
<td>BIT on page C7-791</td>
</tr>
<tr>
<td>BSL</td>
<td>Bitwise select (vector form)</td>
<td>BSL on page C7-792</td>
</tr>
<tr>
<td>EOR</td>
<td>Bitwise exclusive OR (vector form)</td>
<td>EOR (vector) on page C7-825</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Instruction</td>
<td>See</td>
</tr>
<tr>
<td>----------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------------------------------------------</td>
</tr>
<tr>
<td>FABD</td>
<td>Floating-point absolute difference (vector and scalar form)</td>
<td>FABD on page C7-828</td>
</tr>
<tr>
<td>FADD</td>
<td>Floating-point add (vector form)</td>
<td>FADD (scalar) on page C7-838</td>
</tr>
<tr>
<td>FDIV</td>
<td>Floating-point divide (vector form)</td>
<td>FDIV (vector) on page C7-927</td>
</tr>
<tr>
<td>FMAX</td>
<td>Floating-point maximum (vector form)</td>
<td>FMAXP (vector) on page C7-946</td>
</tr>
<tr>
<td>FMAXNM</td>
<td>Floating-point maximum number (vector form)</td>
<td>FMAXNM (vector) on page C7-937</td>
</tr>
<tr>
<td>FMIN</td>
<td>Floating-point minimum (vector form)</td>
<td>FMIN (vector) on page C7-949</td>
</tr>
<tr>
<td>FMINNM</td>
<td>Floating-point minimum number (vector form)</td>
<td>FMINNM (vector) on page C7-953</td>
</tr>
<tr>
<td>FMLA</td>
<td>Floating-point fused multiply-add (vector form)</td>
<td>FMLA (vector) on page C7-967</td>
</tr>
<tr>
<td>FMLS</td>
<td>Floating-point fused multiply-subtract (vector form)</td>
<td>FMLS (vector) on page C7-971</td>
</tr>
<tr>
<td>FMUL</td>
<td>Floating-point multiply (vector form)</td>
<td>FMUL (vector) on page C7-983</td>
</tr>
<tr>
<td>FMULX</td>
<td>Floating-point multiply extended (vector and scalar form)</td>
<td>FMULX on page C7-990</td>
</tr>
<tr>
<td>FRECPS</td>
<td>Floating-point reciprocal step (vector and scalar form)</td>
<td>FRECPS on page C7-1002</td>
</tr>
<tr>
<td>FRSQRTS</td>
<td>Floating-point reciprocal square root step (vector and scalar form)</td>
<td>FRSQRTS on page C7-1035</td>
</tr>
<tr>
<td>FSUB</td>
<td>Floating-point subtract (vector form)</td>
<td>FSUB (vector) on page C7-1039</td>
</tr>
<tr>
<td>MLA</td>
<td>Multiply-add (vector form)</td>
<td>MLA (vector) on page C7-1106</td>
</tr>
<tr>
<td>MLS</td>
<td>Multiply-subtract (vector form)</td>
<td>MLS (vector) on page C7-1110</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply (vector form)</td>
<td>MUL (vector) on page C7-1125</td>
</tr>
<tr>
<td>MOV</td>
<td>Move vector register (vector form)</td>
<td>MOV (vector) on page C7-1118</td>
</tr>
<tr>
<td>ORN</td>
<td>Bitwise inclusive OR NOT (vector form)</td>
<td>ORN (vector) on page C7-1133</td>
</tr>
<tr>
<td>ORR</td>
<td>Bitwise inclusive OR (register) (vector form)</td>
<td>ORR (vector, register) on page C7-1136</td>
</tr>
<tr>
<td>PMUL</td>
<td>Polynomial multiply (vector form)</td>
<td>PMUL on page C7-1137</td>
</tr>
<tr>
<td>SABA</td>
<td>Signed absolute difference and accumulate (vector form)</td>
<td>SABA on page C7-1154</td>
</tr>
<tr>
<td>SABD</td>
<td>Signed absolute difference (vector form)</td>
<td>SABD on page C7-1158</td>
</tr>
<tr>
<td>SHADD</td>
<td>Signed halving add (vector form)</td>
<td>SHADD on page C7-1191</td>
</tr>
<tr>
<td>SHSUB</td>
<td>Signed halving subtract (vector form)</td>
<td>SHSUB on page C7-1199</td>
</tr>
<tr>
<td>SMAX</td>
<td>Signed maximum (vector form)</td>
<td>SMAX on page C7-1204</td>
</tr>
<tr>
<td>SMIN</td>
<td>Signed minimum (vector form)</td>
<td>SMIN on page C7-1204</td>
</tr>
<tr>
<td>SQADD</td>
<td>Signed saturating add (vector and scalar form)</td>
<td>SQADD on page C7-1234</td>
</tr>
<tr>
<td>SQDMULH</td>
<td>Signed saturating doubling multiply returning high half (vector and scalar form)</td>
<td>SQDMULH (vector) on page C7-1253</td>
</tr>
<tr>
<td>SQRSHL</td>
<td>Signed saturating rounding shift left (register) (vector and scalar form)</td>
<td>SQRSHL on page C7-1268</td>
</tr>
<tr>
<td>SQRD_MULH</td>
<td>Signed saturating rounding doubling multiply returning high half (vector and scalar form)</td>
<td>SQRD_MULH (vector) on page C7-1266</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Instruction</td>
<td>See</td>
</tr>
<tr>
<td>----------</td>
<td>-------------</td>
<td>-----</td>
</tr>
<tr>
<td>SQSHL</td>
<td>Signed saturating shift left (register) (vector and scalar form)</td>
<td>SQSHL (register) on page C7-1279</td>
</tr>
<tr>
<td>SQSUB</td>
<td>Signed saturating subtract (vector and scalar form)</td>
<td>SQSUB on page C7-1290</td>
</tr>
<tr>
<td>SRHADD</td>
<td>Signed rounding halving add (vector form)</td>
<td>SRHADD on page C7-1298</td>
</tr>
<tr>
<td>SRSHL</td>
<td>Signed rounding shift left (register) (vector and scalar form)</td>
<td>SRSHL on page C7-1303</td>
</tr>
<tr>
<td>SSHL</td>
<td>Signed shift left (register) (vector and scalar form)</td>
<td>SSHL on page C7-1309</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract (vector and scalar form)</td>
<td>SUB (vector) on page C7-1364</td>
</tr>
<tr>
<td>UABA</td>
<td>Unsigned absolute difference and accumulate (vector form)</td>
<td>UABA on page C7-1380</td>
</tr>
<tr>
<td>UABD</td>
<td>Unsigned absolute difference (vector form)</td>
<td>UABD on page C7-1384</td>
</tr>
<tr>
<td>UHADD</td>
<td>Unsigned halving add (vector form)</td>
<td>UHADD on page C7-1407</td>
</tr>
<tr>
<td>UHSUB</td>
<td>Unsigned halving subtract (vector form)</td>
<td>UHSUB on page C7-1409</td>
</tr>
<tr>
<td>UMAX</td>
<td>Unsigned maximum (vector form)</td>
<td>UMAX on page C7-1411</td>
</tr>
<tr>
<td>UMIN</td>
<td>Unsigned minimum (vector form)</td>
<td>UMIN on page C7-1417</td>
</tr>
<tr>
<td>UQADD</td>
<td>Unsigned saturating add (vector and scalar form)</td>
<td>UQADD on page C7-1439</td>
</tr>
<tr>
<td>UQRSHL</td>
<td>Unsigned saturating rounding shift left (register) (vector and scalar form)</td>
<td>UQRSHL on page C7-1441</td>
</tr>
<tr>
<td>UQSHL</td>
<td>Unsigned saturating shift left (register) (vector and scalar form)</td>
<td>UQSHL (register) on page C7-1449</td>
</tr>
<tr>
<td>UQSUB</td>
<td>Unsigned saturating subtract (vector and scalar form)</td>
<td>UQSUB on page C7-1454</td>
</tr>
<tr>
<td>URHADD</td>
<td>Unsigned rounding halving add (vector form)</td>
<td>URHADD on page C7-1460</td>
</tr>
<tr>
<td>URSHL</td>
<td>Unsigned rounding shift left (register) (vector and scalar form)</td>
<td>URSHL on page C7-1462</td>
</tr>
<tr>
<td>USHL</td>
<td>Unsigned shift left (register) (vector and scalar form)</td>
<td>USHL on page C7-1469</td>
</tr>
</tbody>
</table>
C3.5.14 SIMD compare

The SIMD compare instructions compare vector or scalar elements according to the specified condition and set the destination vector element to all ones if the condition holds, or to zero if the condition does not hold.

Note

Some of the comparisons, such as LS, LE, LO, and LT, can be made by reversing the operands and using the opposite comparison, HS, GE, HI, or GT.

Table C3-62 shows that SIMD compare instructions.

### Table C3-62 SIMD compare instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMEQ</td>
<td>Compare bitwise equal (vector and scalar form)</td>
<td>CMEQ (register) on page C7-797</td>
</tr>
<tr>
<td></td>
<td>Compare bitwise equal to zero (vector and scalar form)</td>
<td>CMEQ (zero) on page C7-799</td>
</tr>
<tr>
<td>CMHS</td>
<td>Compare unsigned higher or same (vector and scalar form)</td>
<td>CMHS (register) on page C7-811</td>
</tr>
<tr>
<td>CMGE</td>
<td>Compare signed greater than or equal (vector and scalar form)</td>
<td>CMGE (register) on page C7-801</td>
</tr>
<tr>
<td></td>
<td>Compare signed greater than or equal to zero (vector and scalar form)</td>
<td>CMGE (zero) on page C7-803</td>
</tr>
<tr>
<td>CMHI</td>
<td>Compare unsigned higher (vector and scalar form)</td>
<td>CMHI (register) on page C7-809</td>
</tr>
<tr>
<td>CMGT</td>
<td>Compare signed greater than (vector and scalar form)</td>
<td>CMGT (register) on page C7-805</td>
</tr>
<tr>
<td></td>
<td>Compare signed greater than zero (vector and scalar form)</td>
<td>CMGT (zero) on page C7-807</td>
</tr>
<tr>
<td>CMLE</td>
<td>Compare signed less than or equal to zero (vector and scalar form)</td>
<td>CMLE (zero) on page C7-813</td>
</tr>
<tr>
<td>CMLT</td>
<td>Compare signed less than zero (vector and scalar form)</td>
<td>CMLT (zero) on page C7-815</td>
</tr>
<tr>
<td>CMTST</td>
<td>Compare bitwise test bits nonzero (vector and scalar form)</td>
<td>CMTST on page C7-817</td>
</tr>
<tr>
<td>FCMEQ</td>
<td>Floating-point compare equal (vector and scalar form)</td>
<td>FCMEQ (register) on page C7-847</td>
</tr>
<tr>
<td></td>
<td>Floating-point compare equal to zero (vector and scalar form)</td>
<td>FCMEQ (zero) on page C7-849</td>
</tr>
<tr>
<td>FCMGE</td>
<td>Floating-point compare greater than or equal (vector and scalar form)</td>
<td>FCMGE (register) on page C7-851</td>
</tr>
<tr>
<td></td>
<td>Floating-point compare greater than or equal to zero (vector and scalar form)</td>
<td>FCMGE (zero) on page C7-853</td>
</tr>
<tr>
<td>FCMGT</td>
<td>Floating-point compare greater than (vector and scalar form)</td>
<td>FCMGT (register) on page C7-855</td>
</tr>
<tr>
<td></td>
<td>Floating-point compare greater than zero (vector and scalar form)</td>
<td>FCMGT (zero) on page C7-857</td>
</tr>
<tr>
<td>FCMLE</td>
<td>Floating-point compare less than or equal to zero (vector and scalar form)</td>
<td>FCMLE (zero) on page C7-859</td>
</tr>
<tr>
<td>FCMLT</td>
<td>Floating-point compare less than zero (vector and scalar form)</td>
<td>FCMLT (zero) on page C7-861</td>
</tr>
<tr>
<td>FACGE</td>
<td>Floating-point absolute compare greater than or equal (vector and scalar form)</td>
<td>FACGE on page C7-832</td>
</tr>
<tr>
<td>FACGT</td>
<td>Floating-point absolute compare greater than (vector and scalar form)</td>
<td>FACGT on page C7-834</td>
</tr>
</tbody>
</table>
### C3.5.15 SIMD widening and narrowing arithmetic

For information about the variants of these instructions, see Common features of SIMD instructions on page C3-171. Table C3-63 shows the SIMD widening and narrowing arithmetic instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDHN, ADDHN2</td>
<td>Add returning high, narrow (vector form)</td>
<td>ADDHN, ADDHN2 on page C7-775</td>
</tr>
<tr>
<td>PMULL, PMULL2</td>
<td>Polynomial multiply long (vector form)</td>
<td>PMULL, PMULL2 on page C7-1139</td>
</tr>
<tr>
<td>RADDHN, RADDHN2</td>
<td>Rounding add returning high, narrow (vector form)</td>
<td>RADDHN, RADDHN2 on page C7-1141</td>
</tr>
<tr>
<td>RSUBHN, RSUBHN2</td>
<td>Rounding subtract returning high, narrow (vector form)</td>
<td>RSUBHN, RSUBHN2 on page C7-1152</td>
</tr>
<tr>
<td>SABAL, SABAL2</td>
<td>Signed absolute difference and accumulate long (vector form)</td>
<td>SABAL, SABAL2 on page C7-1156</td>
</tr>
<tr>
<td>SABDL, SABDL2</td>
<td>Signed absolute difference long (vector form)</td>
<td>SABDL, SABDL2 on page C7-1160</td>
</tr>
<tr>
<td>SADDL, SADDL2</td>
<td>Signed add long (vector form)</td>
<td>SADDL, SADDL2 on page C7-1164</td>
</tr>
<tr>
<td>SADW, SADDW2</td>
<td>Signed add wide (vector form)</td>
<td>SADW, SADDW2 on page C7-1170</td>
</tr>
<tr>
<td>SMLAL, SMLAL2</td>
<td>Signed multiply-add long (vector form)</td>
<td>SMLAL, SMLAL2 (vector) on page C7-1219</td>
</tr>
<tr>
<td>SMLSL, SMLSL2</td>
<td>Signed multiply-subtract long (vector form)</td>
<td>SMLSL, SMLSL2 (vector) on page C7-1224</td>
</tr>
<tr>
<td>SMULL, SMULL2</td>
<td>Signed multiply long (vector form)</td>
<td>SMULL, SMULL2 (vector) on page C7-1230</td>
</tr>
<tr>
<td>SQDMLAL, SQDMLAL2</td>
<td>Signed saturating doubling multiply-add long (vector and scalar form)</td>
<td>SQDMLAL, SQDMLAL2 (vector) on page C7-1240</td>
</tr>
<tr>
<td>SQDMLSL, SQDMLSL2</td>
<td>Signed saturating doubling multiply-subtract long (vector and scalar form)</td>
<td>SQDMLSL, SQDMLSL2 (vector) on page C7-1247</td>
</tr>
<tr>
<td>SQDMULL, SQDMULL2</td>
<td>Signed saturating doubling multiply long (vector and scalar form)</td>
<td>SQDMULL, SQDMULL2 (vector) on page C7-1258</td>
</tr>
<tr>
<td>SSUBL, SSUBL2</td>
<td>Signed subtract long (vector form)</td>
<td>SSUBL, SSUBL2 on page C7-1317</td>
</tr>
<tr>
<td>SSUBW, SSUBW2</td>
<td>Signed subtract wide (vector form)</td>
<td>SSUBW, SSUBW2 on page C7-1319</td>
</tr>
<tr>
<td>SUBHN, SUBHN2</td>
<td>Subtract returning high, narrow (vector form)</td>
<td>SUBHN, SUBHN2 on page C7-1366</td>
</tr>
<tr>
<td>UABAL, UABAL2</td>
<td>Unsigned absolute difference and accumulate long (vector form)</td>
<td>UABAL, UABAL2 on page C7-1382</td>
</tr>
<tr>
<td>UABDL, UABDL2</td>
<td>Unsigned absolute difference long (vector form)</td>
<td>UABDL, UABDL2 on page C7-1386</td>
</tr>
<tr>
<td>UADDL, UADDL2</td>
<td>Unsigned add long (vector form)</td>
<td>UADDL, UADDL2 on page C7-1390</td>
</tr>
<tr>
<td>UADW, UADW2</td>
<td>Unsigned add wide (vector form)</td>
<td>UADW, UADW2 on page C7-1396</td>
</tr>
<tr>
<td>UMLAL, UMLAL2</td>
<td>Unsigned multiply-add long (vector form)</td>
<td>UMLAL, UMLAL2 (vector) on page C7-1426</td>
</tr>
<tr>
<td>UMLSL, UMLSL2</td>
<td>Unsigned multiply-subtract long (vector form)</td>
<td>UMLSL, UMLSL2 (vector) on page C7-1431</td>
</tr>
</tbody>
</table>
### Table C3-63 SIMD widening and narrowing arithmetic instructions (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>UMULL, UMULL2</td>
<td>Unsigned multiply long (vector form)</td>
<td>UMULL, UMULL2 (vector) on page C7-1437</td>
</tr>
<tr>
<td>USUBL, USUBL2</td>
<td>Unsigned subtract long (vector form)</td>
<td>USUBL, USUBL2 on page C7-1479</td>
</tr>
<tr>
<td>USUBW, USUBW2</td>
<td>Unsigned subtract wide (vector form)</td>
<td>USUBW, USUBW2 on page C7-1481</td>
</tr>
</tbody>
</table>

#### C3.5.16 SIMD unary arithmetic

For information about the variants of these instructions, see *Common features of SIMD instructions* on page C3-171.

Table C3-64 shows the SIMD unary arithmetic instructions.

### Table C3-64 SIMD unary arithmetic instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>Absolute value (vector and scalar form)</td>
<td>ABS on page C7-771</td>
</tr>
<tr>
<td>CLS</td>
<td>Count leading sign bits (vector form)</td>
<td>CLS (vector) on page C7-793</td>
</tr>
<tr>
<td>CLZ</td>
<td>Count leading zero bits (vector form)</td>
<td>CLZ (vector) on page C7-795</td>
</tr>
<tr>
<td>CNT</td>
<td>Population count per byte (vector form)</td>
<td>CNT on page C7-819</td>
</tr>
<tr>
<td>FABS</td>
<td>Floating-point absolute (vector form)</td>
<td>FABS (vector) on page C7-830</td>
</tr>
<tr>
<td>FCVTL, FCVTL2</td>
<td>Floating-point convert to higher precision long (vector form)</td>
<td>FCVTL, FCVTL2 on page C7-879</td>
</tr>
<tr>
<td>FCVTN, FCVTN2</td>
<td>Floating-point convert to lower precision narrow (vector form)</td>
<td>FCVTN, FCVTN2 on page C7-889</td>
</tr>
<tr>
<td>FCVTXN, FCVTXN2</td>
<td>Floating-point convert to lower precision narrow, rounding to odd (vector and scalar form)</td>
<td>FCVTXN, FCVTXN2 on page C7-907</td>
</tr>
<tr>
<td>FNEG</td>
<td>Floating-point negate (vector form)</td>
<td>FNEG (vector) on page C7-992</td>
</tr>
<tr>
<td>FRECPE</td>
<td>Floating-point reciprocal estimate (vector and scalar form)</td>
<td>FRECPE on page C7-1000</td>
</tr>
<tr>
<td>FRECPX</td>
<td>Floating-point reciprocal square root (scalar form)</td>
<td>FRECPX on page C7-1004</td>
</tr>
<tr>
<td>FRINTA</td>
<td>Floating-point round to integral, to nearest with ties to away (vector form)</td>
<td>FRINTA (scalar) on page C7-1007</td>
</tr>
<tr>
<td>FRINTI</td>
<td>Floating-point round to integral, using current rounding mode (vector form)</td>
<td>FRINTI (vector) on page C7-1009</td>
</tr>
<tr>
<td>FRINTM</td>
<td>Floating-point round to integral, toward minus infinity (vector form)</td>
<td>FRINTM (vector) on page C7-1013</td>
</tr>
<tr>
<td>FRINTN</td>
<td>Floating-point round to integral, to nearest with ties to even (vector form)</td>
<td>FRINTN (vector) on page C7-1017</td>
</tr>
<tr>
<td>FRINTP</td>
<td>Floating-point round to integral, toward positive infinity (vector form)</td>
<td>FRINTP (vector) on page C7-1021</td>
</tr>
<tr>
<td>FRINTX</td>
<td>Floating-point round to integral exact, using current rounding mode (vector form)</td>
<td>FRINTX (vector) on page C7-1025</td>
</tr>
<tr>
<td>FRINTZ</td>
<td>Floating-point round to integral, toward zero (vector form)</td>
<td>FRINTZ (vector) on page C7-1029</td>
</tr>
<tr>
<td>FRSQRTE</td>
<td>Floating-point reciprocal square root estimate (vector and scalar form)</td>
<td>FRSQRTE on page C7-1033</td>
</tr>
<tr>
<td>FSQRT</td>
<td>Floating-point square root (vector form)</td>
<td>FSQRT (vector) on page C7-1037</td>
</tr>
</tbody>
</table>
### Table C3-64  SIMD unary arithmetic instructions (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVN</td>
<td>Bitwise NOT (vector form)</td>
<td>MVN on page C7-1127</td>
</tr>
<tr>
<td>NEG</td>
<td>Negate (vector and scalar form)</td>
<td>NEG (vector) on page C7-1130</td>
</tr>
<tr>
<td>NOT</td>
<td>Bitwise NOT (vector form)</td>
<td>NOT on page C7-1132</td>
</tr>
<tr>
<td>RBIT</td>
<td>Bitwise reverse (vector form)</td>
<td>RBIT (vector) on page C7-1143</td>
</tr>
<tr>
<td>REV16</td>
<td>Reverse elements in 16-bit halfwords (vector form)</td>
<td>REV16 (vector) on page C7-1144</td>
</tr>
<tr>
<td>REV32</td>
<td>Reverse elements in 32-bit words (vector form)</td>
<td>REV32 (vector) on page C7-1146</td>
</tr>
<tr>
<td>REV64</td>
<td>Reverse elements in 64-bit doublewords (vector form)</td>
<td>REV64 (vector) on page C7-1148</td>
</tr>
<tr>
<td>SADALP</td>
<td>Signed add and accumulate long pairwise (vector form)</td>
<td>SADALP on page C7-1162</td>
</tr>
<tr>
<td>SADLP</td>
<td>Signed add long pairwise (vector form)</td>
<td>SADLP on page C7-1166</td>
</tr>
<tr>
<td>SQABS</td>
<td>Signed saturating absolute value (vector and scalar form)</td>
<td>SQABS on page C7-1232</td>
</tr>
<tr>
<td>SQNEG</td>
<td>Signed saturating negate (vector and scalar form)</td>
<td>SQNEG on page C7-1261</td>
</tr>
<tr>
<td>SQXTN, SQXTN2</td>
<td>Signed saturating extract narrow (vector form)</td>
<td>SQXTN, SQXTN2 on page C7-1292</td>
</tr>
<tr>
<td>SQXTUN, SQXTUN2</td>
<td>Signed saturating extract unsigned narrow (vector and scalar form)</td>
<td>SQXTUN, SQXTUN2 on page C7-1295</td>
</tr>
<tr>
<td>SUQADD</td>
<td>Signed saturating accumulate of unsigned value (vector and scalar form)</td>
<td>SUQADD on page C7-1368</td>
</tr>
<tr>
<td>SXL, SXTL2</td>
<td>Signed extend long</td>
<td>SXL, SXTL2 on page C7-1370</td>
</tr>
<tr>
<td>UADALP</td>
<td>Unsigned add and accumulate long pairwise (vector form)</td>
<td>UADALP on page C7-1388</td>
</tr>
<tr>
<td>UADLP</td>
<td>Unsigned add long pairwise (vector form)</td>
<td>UADLP on page C7-1392</td>
</tr>
<tr>
<td>UQXTN, UQXTN2</td>
<td>Unsigned saturating extract narrow (vector form)</td>
<td>UQXTN, UQXTN2 on page C7-1456</td>
</tr>
<tr>
<td>URECPE</td>
<td>Unsigned reciprocal estimate (vector form)</td>
<td>URECPE on page C7-1459</td>
</tr>
<tr>
<td>URSQRT</td>
<td>Unsigned reciprocal square root estimate (vector form)</td>
<td>URSQRT on page C7-1466</td>
</tr>
<tr>
<td>USQADD</td>
<td>Unsigned saturating accumulate of signed value (vector and scalar form)</td>
<td>USQADD on page C7-1475</td>
</tr>
<tr>
<td>UXTL, UXTL2</td>
<td>Unsigned extend long</td>
<td>UXTL, UXTL2 on page C7-1483</td>
</tr>
<tr>
<td>XTN, XTN2</td>
<td>Extract narrow (vector form)</td>
<td>XTN, XTN2 on page C7-1489</td>
</tr>
</tbody>
</table>
### C3.5.17 SIMD by element arithmetic

For information about the variants of these instructions, see Common features of SIMD instructions on page C3-171.

Table C3-65 shows the SIMD by element arithmetic instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMLA</td>
<td>Floating-point fused multiply-add (vector and scalar form)</td>
<td>FMLA (by element) on page C7-965</td>
</tr>
<tr>
<td>FMLS</td>
<td>Floating-point fused multiply-subtract (vector and scalar form)</td>
<td>FMLS (by element) on page C7-969.</td>
</tr>
<tr>
<td>FMUL</td>
<td>Floating-point multiply (vector and scalar form)</td>
<td>FMUL (by element) on page C7-981</td>
</tr>
<tr>
<td>FMULX</td>
<td>Floating-point multiply extended (vector and scalar form)</td>
<td>FMULX (by element) on page C7-987</td>
</tr>
<tr>
<td>MLA</td>
<td>Multiply-add (vector form)</td>
<td>MLA (by element) on page C7-1104</td>
</tr>
<tr>
<td>MLS</td>
<td>Multiply-subtract (vector form)</td>
<td>MLS (by element) on page C7-1108</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply (vector form)</td>
<td>MUL (by element) on page C7-1123</td>
</tr>
<tr>
<td>SMLAL, SMLAL2</td>
<td>Signed multiply-add long (vector form)</td>
<td>SMLAL, SMLAL2 (by element) on page C7-1216</td>
</tr>
<tr>
<td>SMLSL, SMLSL2</td>
<td>Signed multiply-subtract long (vector form)</td>
<td>SMLSL, SMLSL2 (by element) on page C7-1221</td>
</tr>
<tr>
<td>SMULL, SMULL2</td>
<td>Signed multiply long (vector form)</td>
<td>SMULL, SMULL2 (by element) on page C7-1228</td>
</tr>
<tr>
<td>SQDMLAL, SQDMLAL2</td>
<td>Signed saturating doubling multiply-add long (vector and scalar form)</td>
<td>SQDMLAL, SQDMLAL2 (by element) on page C7-1236</td>
</tr>
<tr>
<td>SQDMLSL, SQDMLSL2</td>
<td>Signed saturating doubling multiply-subtract long (vector form)</td>
<td>SQDMLSL, SQDMLSL2 (by element) on page C7-1243</td>
</tr>
<tr>
<td>SQDMULH</td>
<td>Signed saturating doubling multiply returning high half (vector and scalar form)</td>
<td>SQDMULH (by element) on page C7-1250</td>
</tr>
<tr>
<td>SQDMULL, SQDMULL2</td>
<td>Signed saturating doubling multiply long (vector and scalar form)</td>
<td>SQDMULL, SQDMULL2 (by element) on page C7-1255</td>
</tr>
<tr>
<td>SQRDMULH</td>
<td>Signed saturating rounding doubling multiply returning high half (vector and scalar form)</td>
<td>SQRDMULH (by element) on page C7-1263</td>
</tr>
<tr>
<td>UMLAL, UMLAL2</td>
<td>Unsigned multiply-add long (vector form)</td>
<td>UMLAL, UMLAL2 (by element) on page C7-1423</td>
</tr>
<tr>
<td>UMLSL, UMLSL2</td>
<td>Unsigned multiply-subtract long (vector form)</td>
<td>UMLSL, UMLSL2 (by element) on page C7-1428</td>
</tr>
<tr>
<td>UMULL, UMULL2</td>
<td>Unsigned multiply long (vector form)</td>
<td>UMULL, UMULL2 (by element) on page C7-1435</td>
</tr>
</tbody>
</table>
C3.5.18 SIMD permute

Table C3-66 shows the SIMD permute instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXT</td>
<td>Extract vector from a pair of vectors</td>
<td>EXT on page C7-826</td>
</tr>
<tr>
<td>TRN1</td>
<td>Transpose vectors (primary)</td>
<td>TRN1 on page C7-1376</td>
</tr>
<tr>
<td>TRN2</td>
<td>Transpose vectors (secondary)</td>
<td>TRN2 on page C7-1378</td>
</tr>
<tr>
<td>UZP1</td>
<td>Unzip vectors (primary)</td>
<td>UZP1 on page C7-1485</td>
</tr>
<tr>
<td>UZP2</td>
<td>Unzip vectors (secondary)</td>
<td>UZP2 on page C7-1487</td>
</tr>
<tr>
<td>ZIP1</td>
<td>Zip vectors (primary)</td>
<td>ZIP1 on page C7-1491</td>
</tr>
<tr>
<td>ZIP2</td>
<td>Zip vectors (secondary)</td>
<td>ZIP2 on page C7-1493</td>
</tr>
</tbody>
</table>

C3.5.19 SIMD immediate

Table C3-67 shows the SIMD immediate instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIC</td>
<td>Bitwise bit clear immediate</td>
<td>BIC (vector, immediate) on page C7-787</td>
</tr>
<tr>
<td>FMOV</td>
<td>Floating-point move immediate</td>
<td>FMOV (vector, immediate) on page C7-973</td>
</tr>
<tr>
<td>MOVI</td>
<td>Move immediate</td>
<td>MOVI on page C7-1120</td>
</tr>
<tr>
<td>MVNI</td>
<td>Move inverted immediate</td>
<td>MVNI on page C7-1128</td>
</tr>
<tr>
<td>ORR</td>
<td>Bitwise inclusive OR immediate</td>
<td>ORR (vector, immediate) on page C7-1134</td>
</tr>
</tbody>
</table>

C3.5.20 SIMD shift (immediate)

For information about the variants of these instructions, see Common features of SIMD instructions on page C3-171. Table C3-68 shows the SIMD shift immediate instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>RSHRN, RSHRN2</td>
<td>Rounding shift right narrow immediate (vector form)</td>
<td>RSHRN, RSHRN2 on page C7-1150</td>
</tr>
<tr>
<td>SHL</td>
<td>Shift left immediate (vector and scalar form)</td>
<td>SHL on page C7-1193</td>
</tr>
<tr>
<td>SHLL, SHLL2</td>
<td>Shift left long (by element size) (vector form)</td>
<td>SHLL, SHLL2 on page C7-1195</td>
</tr>
<tr>
<td>SHR, SHR2</td>
<td>Shift right narrow immediate (vector form)</td>
<td>SHR, SHR2 on page C7-1197</td>
</tr>
<tr>
<td>SLI</td>
<td>Shift left and insert immediate (vector and scalar form)</td>
<td>SLI on page C7-1201</td>
</tr>
<tr>
<td>SQRSHRN, SQRSHRN2</td>
<td>Signed saturating rounded shift right narrow immediate (vector and scalar form)</td>
<td>SQRSHRN, SQRSHRN2 on page C7-1270</td>
</tr>
</tbody>
</table>
### Table C3-68  SIMD shift (immediate) instructions (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SQRSHRUN, SQRSHRUN2</td>
<td>Signed saturating shift right unsigned narrow immediate (vector and scalar form)</td>
<td>SQRSHRUN, SQRSHRUN2 on page C7-1273</td>
</tr>
<tr>
<td>SQSHL</td>
<td>Signed saturating shift left immediate (vector and scalar form)</td>
<td>SQSHL (immediate) on page C7-1276</td>
</tr>
<tr>
<td>SQSHLU</td>
<td>Signed saturating shift left unsigned immediate (vector and scalar form)</td>
<td>SQSHLU on page C7-1281</td>
</tr>
<tr>
<td>SQSHRN, SQSHRN2</td>
<td>Signed saturating shift right narrow immediate (vector and scalar form)</td>
<td>SQSHRN, SQSHRN2 on page C7-1284</td>
</tr>
<tr>
<td>SQSHRUN, SQSHRUN2</td>
<td>Signed saturating shift right unsigned narrow immediate (vector and scalar form)</td>
<td>SQSHRUN, SQSHRUN2 on page C7-1287</td>
</tr>
<tr>
<td>SRI</td>
<td>Shift right and insert immediate (vector and scalar form)</td>
<td>SRI on page C7-1300</td>
</tr>
<tr>
<td>SRSHR</td>
<td>Signed rounding shift right immediate (vector and scalar form)</td>
<td>SRSHR on page C7-1305</td>
</tr>
<tr>
<td>SRSRA</td>
<td>Signed rounding shift right and accumulate immediate (vector and scalar form)</td>
<td>SRSRA on page C7-1307.</td>
</tr>
<tr>
<td>SSHLL, SSHLL2</td>
<td>Signed shift left long immediate (vector form)</td>
<td>SSHLL, SSHLL2 on page C7-1311</td>
</tr>
<tr>
<td>SSSH</td>
<td>Signed shift right immediate (vector and scalar form)</td>
<td>SSSH on page C7-1313</td>
</tr>
<tr>
<td>SSRA</td>
<td>Signed integer shift right and accumulate immediate (vector and scalar form)</td>
<td>SSRA on page C7-1315</td>
</tr>
<tr>
<td>SXTL, SXTL2</td>
<td>Signed integer extend (vector only)</td>
<td>SXTL, SXTL2 on page C7-1370</td>
</tr>
<tr>
<td>UQQRSHN, UQQRSHRN2</td>
<td>Unsigned saturating rounded shift right narrow immediate (vector and scalar form)</td>
<td>UQQRSHN, UQQRSHRN2 on page C7-1443</td>
</tr>
<tr>
<td>UQSHL</td>
<td>Unsigned saturating shift left immediate (vector and scalar form)</td>
<td>UQSHL (immediate) on page C7-1446</td>
</tr>
<tr>
<td>UQQRSHN, UQQRSHRN2</td>
<td>Unsigned saturating shift right narrow immediate (vector and scalar form)</td>
<td>UQQRSHN, UQQRSHRN2 on page C7-1451</td>
</tr>
<tr>
<td>URSHR</td>
<td>Unsigned rounding shift right immediate (vector and scalar form)</td>
<td>URSHR on page C7-1464</td>
</tr>
<tr>
<td>URSRA</td>
<td>Unsigned integer rounding shift right and accumulate immediate (vector and scalar form)</td>
<td>URSRA on page C7-1467.</td>
</tr>
<tr>
<td>USHL, USHL2</td>
<td>Unsigned shift left long immediate (vector form)</td>
<td>USHL, USHL2 on page C7-1471</td>
</tr>
<tr>
<td>USHR</td>
<td>Unsigned shift right immediate (vector and scalar form)</td>
<td>USHR on page C7-1473</td>
</tr>
<tr>
<td>USRA</td>
<td>Unsigned shift right and accumulate immediate (vector and scalar form)</td>
<td>USRA on page C7-1477</td>
</tr>
<tr>
<td>UXTL, UXTL2</td>
<td>Unsigned integer extend (vector only)</td>
<td>UXTL, UXTL2 on page C7-1483</td>
</tr>
</tbody>
</table>
C3.5.21 SIMD floating-point and integer conversion

The SIMD floating-point and integer conversion instructions generate the Invalid Operation exception in response to a floating-point input of NaN, infinity, or a numerical value that cannot be represented within the destination register. An out-of-range integer or a fixed-point result is saturated to the size of the destination register. A numeric result that differs from the input raises the Inexact exception.

Table C3-69 shows the SIMD floating-point and integer conversion instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCVTAS</td>
<td>Floating-point convert to signed integer, rounding to nearest with ties to away (vector and scalar form)</td>
<td>FCVTAS (vector) on page C7-871</td>
</tr>
<tr>
<td>FCVTAU</td>
<td>Floating-point convert to unsigned integer, rounding to nearest with ties to away (vector and scalar form)</td>
<td>FCVTAU (vector) on page C7-875</td>
</tr>
<tr>
<td>FCVTMS</td>
<td>Floating-point convert to signed integer, rounding toward minus infinity (vector and scalar form)</td>
<td>FCVTMS (vector) on page C7-881</td>
</tr>
<tr>
<td>FCVTMU</td>
<td>Floating-point convert to unsigned integer, rounding toward minus infinity (vector and scalar form)</td>
<td>FCVTMU (vector) on page C7-885</td>
</tr>
<tr>
<td>FCVTNS</td>
<td>Floating-point convert to signed integer, rounding to nearest with ties to even (vector and scalar form)</td>
<td>FCVTNS (vector) on page C7-891</td>
</tr>
<tr>
<td>FCVTNU</td>
<td>Floating-point convert to unsigned integer, rounding to nearest with ties to even (vector and scalar form)</td>
<td>FCVTNU (vector) on page C7-895</td>
</tr>
<tr>
<td>FCVTPS</td>
<td>Floating-point convert to signed integer, rounding toward positive infinity (vector and scalar form)</td>
<td>FCVTPS (vector) on page C7-899</td>
</tr>
<tr>
<td>FCVTPU</td>
<td>Floating-point convert to unsigned integer, rounding toward positive infinity (vector and scalar form)</td>
<td>FCVTPU (vector) on page C7-903</td>
</tr>
<tr>
<td>FCVTZS</td>
<td>Floating-point convert to signed integer, rounding toward zero (vector and scalar form)</td>
<td>FCVTZS (vector, integer) on page C7-912</td>
</tr>
<tr>
<td></td>
<td>Floating-point convert to signed fixed-point, rounding toward zero (vector and scalar form)</td>
<td>FCVTZS (vector, fixed-point) on page C7-909</td>
</tr>
<tr>
<td>FCVTZU</td>
<td>Floating-point convert to unsigned integer, rounding toward zero (vector and scalar form)</td>
<td>FCVTZU (vector, integer) on page C7-921</td>
</tr>
<tr>
<td></td>
<td>Floating-point convert to unsigned fixed-point, rounding toward zero, (vector and scalar form)</td>
<td>FCVTZU (vector, fixed-point) on page C7-918</td>
</tr>
<tr>
<td>SCVT</td>
<td>Signed integer convert to floating-point (vector and scalar form)</td>
<td>SCVT (vector, integer) on page C7-1175</td>
</tr>
<tr>
<td></td>
<td>Signed fixed-point convert to floating-point (vector and scalar form)</td>
<td>SCVT (vector, fixed-point) on page C7-1172</td>
</tr>
<tr>
<td>UCVT</td>
<td>Unsigned integer convert to floating-point (vector and scalar form)</td>
<td>UCVT (vector, integer) on page C7-1401</td>
</tr>
<tr>
<td></td>
<td>Unsigned fixed-point convert to floating-point (vector and scalar form)</td>
<td>UCVT (vector, fixed-point) on page C7-1398</td>
</tr>
</tbody>
</table>
### C3.5.22 SIMD reduce (across vector lanes)

The SIMD reduce (across vector lanes) instructions perform arithmetic operations horizontally, that is across all lanes of the input vector. They deliver a single scalar result.

Table C3-70 shows the SIMD reduce (across vector lanes) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDV</td>
<td>Add (across vector)</td>
<td>ADDV on page C7-780</td>
</tr>
<tr>
<td>FMAXNMV</td>
<td>Floating-point maximum number (across vector)</td>
<td>FMAXNMV on page C7-944</td>
</tr>
<tr>
<td>FMAXV</td>
<td>Floating-point maximum (across vector)</td>
<td>FMAXV on page C7-948</td>
</tr>
<tr>
<td>FMINNMV</td>
<td>Floating-point minimum number (across vector)</td>
<td>FMINNMV on page C7-960</td>
</tr>
<tr>
<td>FMINV</td>
<td>Floating-point minimum (across vector)</td>
<td>FMINV on page C7-964</td>
</tr>
<tr>
<td>SADDLV</td>
<td>Signed add long (across vector)</td>
<td>SADDLV on page C7-1168</td>
</tr>
<tr>
<td>SMAXV</td>
<td>Signed maximum (across vector)</td>
<td>SMAXV on page C7-1208</td>
</tr>
<tr>
<td>SMINV</td>
<td>Signed minimum (across vector)</td>
<td>SMINV on page C7-1214</td>
</tr>
<tr>
<td>UADDLV</td>
<td>Unsigned add long (across vector)</td>
<td>UADDLV on page C7-1394</td>
</tr>
<tr>
<td>UMAXV</td>
<td>Unsigned maximum (across vector)</td>
<td>UMAXV on page C7-1415</td>
</tr>
<tr>
<td>UMINV</td>
<td>Unsigned minimum (across vector)</td>
<td>UMINV on page C7-1421</td>
</tr>
</tbody>
</table>

### C3.5.23 SIMD pairwise arithmetic

The SIMD pairwise arithmetic instructions perform operations on pairs of adjacent elements and deliver a vector result.

Table C3-71 shows the SIMD pairwise arithmetic instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDP</td>
<td>Add pairwise (vector and scalar form)</td>
<td>ADDP (vector) on page C7-778&lt;br&gt;ADDP (scalar) on page C7-777</td>
</tr>
<tr>
<td>FADDP</td>
<td>Floating-point add pairwise (vector and scalar form)</td>
<td>FADDP (vector) on page C7-841&lt;br&gt;FADDP (scalar) on page C7-840</td>
</tr>
<tr>
<td>FMAXNMP</td>
<td>Floating-point maximum number pairwise (vector and scalar form)</td>
<td>FMAXNMP (vector) on page C7-942&lt;br&gt;FMAXNMP (scalar) on page C7-941</td>
</tr>
<tr>
<td>FMAXP</td>
<td>Floating-point maximum pairwise (vector and scalar form)</td>
<td>FMAXP (vector) on page C7-946&lt;br&gt;FMAXP (scalar) on page C7-945</td>
</tr>
<tr>
<td>FMINNMP</td>
<td>Floating-point minimum number pairwise (vector and scalar form)</td>
<td>FMINNMP (vector) on page C7-958&lt;br&gt;FMINNMP (scalar) on page C7-957</td>
</tr>
</tbody>
</table>
C3.5.24   SIMD table lookup

Table C3-72 shows the SIMD table lookup instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>TBL</td>
<td>Table vector lookup</td>
<td>TBL on page C7-1372</td>
</tr>
<tr>
<td>TBX</td>
<td>Table vector lookup extension</td>
<td>TBX on page C7-1374</td>
</tr>
</tbody>
</table>

C3.5.25   The Cryptographic Extension

The instructions provided by the optional Cryptographic Extension share the SIMD and floating-point register file. For more information see:

• *Announcing the Advanced Encryption Standard.*
• *The Galois/Counter Mode of Operation.*
• *Announcing the Secure Hash Standard.*

Table C3-73 shows the Cryptographic Extension instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>AESD</td>
<td>AES single round decryption</td>
<td>AESD on page C7-782</td>
</tr>
<tr>
<td>AESE</td>
<td>AES single round encryption</td>
<td>AESE on page C7-783</td>
</tr>
<tr>
<td>AESIMC</td>
<td>AES inverse mix columns</td>
<td>AESIMC on page C7-784</td>
</tr>
<tr>
<td>AESMC</td>
<td>AES mix columns</td>
<td>AESMC on page C7-785</td>
</tr>
<tr>
<td>PMULL</td>
<td>Polynomial multiply long</td>
<td>PMULL, PMULL2 on page C7-1139</td>
</tr>
<tr>
<td>SHA1C</td>
<td>SHA1 hash update (choose)</td>
<td>SHA1C on page C7-1181</td>
</tr>
<tr>
<td>SHA1H</td>
<td>SHA1 fixed rotate</td>
<td>SHA1H on page C7-1182</td>
</tr>
<tr>
<td>SHA1M</td>
<td>SHA1 hash update (majority)</td>
<td>SHA1M on page C7-1183</td>
</tr>
<tr>
<td>SHA1P</td>
<td>SHA1 hash update (parity)</td>
<td>SHA1P on page C7-1184</td>
</tr>
<tr>
<td>SHA1SU0</td>
<td>SHA1 schedule update 0</td>
<td>SHA1SU0 on page C7-1185</td>
</tr>
<tr>
<td>SHA1SU1</td>
<td>SHA1 schedule update 1</td>
<td>SHA1SU1 on page C7-1186</td>
</tr>
</tbody>
</table>
Table C3-73 Cryptographic Extension instructions (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHA256H</td>
<td>SHA256 hash update (part 1)</td>
<td>SHA256H on page C7-1188</td>
</tr>
<tr>
<td>SHA256H2</td>
<td>SHA256 hash update (part 2)</td>
<td>SHA256H2 on page C7-1187</td>
</tr>
<tr>
<td>SHA256SU0</td>
<td>SHA256 schedule update 0</td>
<td>SHA256SU0 on page C7-1189</td>
</tr>
<tr>
<td>SHA256SU1</td>
<td>SHA256 schedule update 1</td>
<td>SHA256SU1 on page C7-1190</td>
</tr>
</tbody>
</table>
Chapter C4
A64 Instruction Set Encoding

This chapter describes the encoding of the A64 instruction set. It contains the following sections:

- A64 instruction index by encoding on page C4-192.
- Data processing - immediate on page C4-193.
- Branches, exception generating and system instructions on page C4-197.
- Data processing - register on page C4-224.
- Data processing - SIMD and floating point on page C4-233.

In this chapter:

- In the decode tables, an entry of - for a field value means the value of the field does not affect the decoding.
- In the decode diagrams, a shaded field indicates that the bits in that field are not used in that level of decode.
## A64 instruction index by encoding

The encoding of an A64 instruction is:

\[ \begin{array}{cccccc}
\text{op0} & & & & & 0 \\
\end{array} \]

### Table C4-1 Main encoding table for the A64 instruction set

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td></td>
</tr>
<tr>
<td>00xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100x</td>
<td>Data processing - immediate on page C4-193</td>
</tr>
<tr>
<td>101x</td>
<td>Branches, exception generating and system instructions on page C4-197</td>
</tr>
<tr>
<td>x1x0</td>
<td>Loads and stores on page C4-202</td>
</tr>
<tr>
<td>x101</td>
<td>Data processing - register on page C4-224</td>
</tr>
<tr>
<td>0111</td>
<td>Data processing - SIMD and floating point on page C4-233</td>
</tr>
<tr>
<td>1111</td>
<td>Data processing - SIMD and floating point on page C4-233</td>
</tr>
</tbody>
</table>
C4.2  Data processing - immediate

This section describes the encoding of the Data processing (immediate) instruction group. This section is decoded from A64 instruction index by encoding on page C4-192. For additional information on this functional group of instructions, see Data processing - immediate on page C3-158.

<table>
<thead>
<tr>
<th>31 29 28</th>
<th>25</th>
<th>23 22</th>
<th>21 19</th>
<th>18 17</th>
<th>16 14</th>
<th>13</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>100</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table C4-2 Encoding table for the Data Processing - Immediate group

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td></td>
</tr>
<tr>
<td>00x</td>
<td>PC-rel. addressing on page C4-196</td>
</tr>
<tr>
<td>01x</td>
<td>Add/subtract (immediate)</td>
</tr>
<tr>
<td>100</td>
<td>Logical (immediate) on page C4-195</td>
</tr>
<tr>
<td>101</td>
<td>Move wide (immediate) on page C4-195</td>
</tr>
<tr>
<td>110</td>
<td>Bitfield on page C4-194</td>
</tr>
<tr>
<td>111</td>
<td>Extract on page C4-194</td>
</tr>
</tbody>
</table>

C4.2.1  Add/subtract (immediate)

This section describes the encoding of the Add/subtract (immediate) instruction class. This section is decoded from Data processing - immediate.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>op</td>
<td>S</td>
<td>shift</td>
<td>imm12</td>
<td>Rn</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf op S shift</td>
<td></td>
</tr>
<tr>
<td>- - - 1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 0 -</td>
<td>ADD (immediate) - 32-bit variant on page C6-439</td>
</tr>
<tr>
<td>0 0 1 -</td>
<td>ADDS (immediate) - 32-bit variant on page C6-445</td>
</tr>
<tr>
<td>0 1 0 -</td>
<td>SUB (immediate) - 32-bit variant on page C6-728</td>
</tr>
<tr>
<td>0 1 1 -</td>
<td>SUBS (immediate) - 32-bit variant on page C6-734</td>
</tr>
<tr>
<td>1 0 0 -</td>
<td>ADD (immediate) - 64-bit variant on page C6-439</td>
</tr>
<tr>
<td>1 0 1 -</td>
<td>ADDS (immediate) - 64-bit variant on page C6-445</td>
</tr>
<tr>
<td>1 1 0 -</td>
<td>SUB (immediate) - 64-bit variant on page C6-728</td>
</tr>
<tr>
<td>1 1 1 -</td>
<td>SUBS (immediate) - 64-bit variant on page C6-734</td>
</tr>
</tbody>
</table>
C4.2.2 Bitfield

This section describes the encoding of the Bitfield instruction class. This section is decoded from Data processing - immediate on page C4-193.

```
| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 | 10 9 | 5 4 | 0 |
sf opc 1 0 0 1 1 0 N immr imms Rn Rd
```

**Decode fields**

<table>
<thead>
<tr>
<th>sf</th>
<th>opc</th>
<th>N</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>0</td>
<td>SBFM - 32-bit variant on page C6-668</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>0</td>
<td>BFM - 32-bit variant on page C6-465</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>0</td>
<td>UBFM - 32-bit variant on page C6-752</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>SBFM - 64-bit variant on page C6-668</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>BFM - 64-bit variant on page C6-465</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>UBFM - 64-bit variant on page C6-752</td>
</tr>
</tbody>
</table>

C4.2.3 Extract

This section describes the encoding of the Extract instruction class. This section is decoded from Data processing - immediate on page C4-193.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>op21</td>
<td>1 0 0 1 1 0 N</td>
</tr>
</tbody>
</table>
```

**Decode fields**

<table>
<thead>
<tr>
<th>sf</th>
<th>op21</th>
<th>N</th>
<th>o0</th>
<th>imms</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>x1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>00</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>1x</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0xxxx</td>
<td>EXTR - 32-bit variant on page C6-526</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>EXTR - 64-bit variant on page C6-526</td>
</tr>
</tbody>
</table>
C4.2.4 Logical (immediate)

This section describes the encoding of the Logical (immediate) instruction class. This section is decoded from Data processing - immediate on page C4-193.

| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 | 10 | 9 | 5 | 4 | 0 |
| sf opc N | immr | imms | Rd |

### Decode fields

<table>
<thead>
<tr>
<th>sf opc N</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0</td>
<td>AND (immediate) - 32-bit variant on page C6-451</td>
</tr>
<tr>
<td>0 01</td>
<td>ORR (immediate) - 32-bit variant on page C6-640</td>
</tr>
<tr>
<td>0 10</td>
<td>EOR (immediate) - 32-bit variant on page C6-522</td>
</tr>
<tr>
<td>0 11</td>
<td>ANDS (immediate) - 32-bit variant on page C6-454</td>
</tr>
<tr>
<td>1 0</td>
<td>AND (immediate) - 64-bit variant on page C6-451</td>
</tr>
<tr>
<td>1 01</td>
<td>ORR (immediate) - 64-bit variant on page C6-640</td>
</tr>
<tr>
<td>1 10</td>
<td>EOR (immediate) - 64-bit variant on page C6-522</td>
</tr>
<tr>
<td>1 11</td>
<td>ANDS (immediate) - 64-bit variant on page C6-454</td>
</tr>
</tbody>
</table>

C4.2.5 Move wide (immediate)

This section describes the encoding of the Move wide (immediate) instruction class. This section is decoded from Data processing - immediate on page C4-193.

| 31 30 29 28|27 26 25 24|23 22 21 20| 5 | 4 | 0 |
| sf opc hw | imm16 | Rd |

### Decode fields

<table>
<thead>
<tr>
<th>sf opc hw</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>- 01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 - 1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0</td>
<td>MOVN - 32-bit variant on page C6-618</td>
</tr>
<tr>
<td>0 10</td>
<td>MOVZ - 32-bit variant on page C6-620</td>
</tr>
<tr>
<td>0 11</td>
<td>MOVK - 32-bit variant on page C6-617</td>
</tr>
<tr>
<td>1 0</td>
<td>MOVN - 64-bit variant on page C6-618</td>
</tr>
<tr>
<td>1 10</td>
<td>MOVZ - 64-bit variant on page C6-620</td>
</tr>
<tr>
<td>1 11</td>
<td>MOVK - 64-bit variant on page C6-617</td>
</tr>
</tbody>
</table>
C4.2.6 PC-rel. addressing

This section describes the encoding of the PC-rel. addressing instruction class. This section is decoded from Data processing - immediate on page C4-193.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>immlo</td>
<td>1 0 0 0 0</td>
<td>immhi</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### Decode fields

<table>
<thead>
<tr>
<th>op</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ADR</td>
</tr>
<tr>
<td>1</td>
<td>ADRP</td>
</tr>
</tbody>
</table>
C4.3 Branches, exception generating and system instructions

This section describes the encoding of the Branch, exception generation and system instruction group. This section is decoded from A64 instruction index by encoding on page C4-192. For additional information on this functional group of instructions, see Branches, Exception generating, and System instructions on page C3-142.

<table>
<thead>
<tr>
<th>31 29 28</th>
<th>25 22 21</th>
<th>5 4 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>101</td>
<td>op1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Condition</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conditional branch (immediate)</td>
<td>C4-198</td>
</tr>
<tr>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>Exception generation</td>
<td>C4-198</td>
</tr>
<tr>
<td>System</td>
<td>C4-199</td>
</tr>
<tr>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>Unconditional branch (register)</td>
<td>C4-201</td>
</tr>
<tr>
<td>Unconditional branch (immediate)</td>
<td>C4-200</td>
</tr>
<tr>
<td>Compare &amp; branch (immediate)</td>
<td></td>
</tr>
<tr>
<td>Test &amp; branch (immediate)</td>
<td>C4-200</td>
</tr>
<tr>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>

C4.3.1 Compare & branch (immediate)

This section describes the encoding of the Compare & branch (immediate) instruction class. This section is decoded from Branches, exception generating and system instructions.

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23</th>
<th></th>
<th></th>
<th>5 4 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>1 1 1 0 0</td>
<td>op</td>
<td>imm19</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Condition</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CBZ - 32-bit variant</td>
<td>C6-477</td>
</tr>
<tr>
<td>CBNZ - 32-bit variant</td>
<td>C6-476</td>
</tr>
<tr>
<td>CBZ - 64-bit variant</td>
<td>C6-477</td>
</tr>
<tr>
<td>CBNZ - 64-bit variant</td>
<td>C6-476</td>
</tr>
</tbody>
</table>
**C4.3.2 Conditional branch (immediate)**

This section describes the encoding of the Conditional branch (immediate) instruction class. This section is decoded from *Branches, exception generating and system instructions* on page C4-197.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23</th>
<th>5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0 1 0 0</td>
<td>imm19</td>
<td>00</td>
<td>cond</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>o1 o0</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>B.cond</td>
</tr>
<tr>
<td>0 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 -</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

**C4.3.3 Exception generation**

This section describes the encoding of the Exception generation instruction class. This section is decoded from *Branches, exception generating and system instructions* on page C4-197.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23</th>
<th>21 20</th>
<th>5 4 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1 0 1 0 0</td>
<td>opc</td>
<td>imm16</td>
<td>op2</td>
<td>LL</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc op2 LL</td>
<td></td>
</tr>
<tr>
<td>- xx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- x1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- 1xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>000 000 00</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>000 000 01</td>
<td>SVC</td>
</tr>
<tr>
<td>000 000 10</td>
<td>HVC</td>
</tr>
<tr>
<td>000 000 11</td>
<td>SMC</td>
</tr>
<tr>
<td>001 000 01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001 000 00</td>
<td>BRK</td>
</tr>
<tr>
<td>001 000 1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010 000 01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010 000 00</td>
<td>HLT</td>
</tr>
<tr>
<td>010 000 1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011 000 -</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.3.4   System

This section describes the encoding of the System instruction class. This section is decoded from Branches, exception generating and system instructions on page C4-197.

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 16|15 12|11 8 7 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 1 1 0 1 0 1 0 1 0 1 0| L | op0 | op1 | CRn | CRm | op2 | Rt |

### Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>op2</th>
<th>LL</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>000</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>00</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>01</td>
<td>DCPS1</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>10</td>
<td>DCPS2</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>11</td>
<td>DCPS3</td>
</tr>
<tr>
<td>11x</td>
<td>000</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

HINT - Hints 8 to 127 variant on page C6-528

HINT - Hints 6 and 7 variant on page C6-528
C4.3 Branches, exception generating and system instructions

C4.3.5 Test & branch (immediate)

This section describes the encoding of the Test & branch (immediate) instruction class. This section is decoded from Branches, exception generating and system instructions on page C4-197.

\[ \begin{array}{ccccccc|ccc|}
L & op0 & op1 & CRn & CRm & op2 & Rt & | & | & 5 & 4 & 0 \\
\hline
0 & 00 & 011 & 0011 & - & 000 & - & & & & & Unallocated. \\
0 & 00 & 011 & 0011 & - & 001 & - & & & & & Unallocated. \\
0 & 00 & 011 & 0011 & - & 010 & 11111 & CLREX & & & & \\
0 & 00 & 011 & 0011 & - & 011 & - & & & & & Unallocated. \\
0 & 00 & 011 & 0011 & - & 100 & 11111 & DSB & & & & \\
0 & 00 & 011 & 0011 & - & 101 & 11111 & DMB & & & & \\
0 & 00 & 011 & 0011 & - & 110 & 11111 & ISB & & & & \\
0 & 00 & 011 & 0011 & - & 111 & - & & & & & Unallocated. \\
0 & 01 & 1xx & 001x & - & - & - & & & & & Unallocated. \\
0 & 01 & - & - & - & - & - & SYS & & & & \\
0 & 1x & - & - & - & - & - & MSR (register) & & & & \\
1 & 00 & - & - & - & - & - & Unallocated. & & & & \\
1 & 01 & - & - & - & - & - & SYSL & & & & \\
1 & 1x & - & - & - & - & - & MRS & & & & \\
\end{array} \]

C4.3.6 Unconditional branch (immediate)

This section describes the encoding of the Unconditional branch (immediate) instruction class. This section is decoded from Branches, exception generating and system instructions on page C4-197.

\[ \begin{array}{ccccccccccc|}
b5 & 0 & 1 & 1 & 0 & 1 & op & b40 & imm14 & | & Rt \\
\hline
| & | & | & | & 5 & 4 & 0 | \\
\end{array} \]

\[ \begin{array}{ll|}
Decode fields & Instruction Page \\
op & \\
0 & TBZ \\
1 & TBNZ \\
\end{array} \]
C4.3.7 **Unconditional branch (register)**

This section describes the encoding of the Unconditional branch (register) instruction class. This section is decoded from *Branches, exception generating and system instructions* on page C4-197.

| 31 30 29 28 | 27 26 25 | 24 23 | 22 21 | 20 19 | 18 17 | 16 15 | 14 13 | 12 11 | 10 9 | 8 7 | 6 5 | 4 3 | 2 1 | 0 |
|-------------|-----------|------|------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|
| 1           | 1         | 0    | 0    | 1    | 1    |      |      |      |      |     |     |     |     |     |     |
| opc         | op2       | op3  | Rn   | op4  |      |      |      |      |      |     |     |     |     |     |     |

**Decode fields**

<table>
<thead>
<tr>
<th>opc</th>
<th>op2</th>
<th>op3</th>
<th>Rn</th>
<th>op4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>!= 0000</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>! = 00000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>!= 11111</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000</td>
<td>11111</td>
<td>00000</td>
<td>-</td>
<td>00000</td>
</tr>
<tr>
<td>0001</td>
<td>11111</td>
<td>00000</td>
<td>-</td>
<td>00000</td>
</tr>
<tr>
<td>0010</td>
<td>11111</td>
<td>00000</td>
<td>-</td>
<td>00000</td>
</tr>
<tr>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>010x</td>
<td>-</td>
<td>-</td>
<td>!= 11111</td>
<td>-</td>
</tr>
<tr>
<td>0100</td>
<td>11111</td>
<td>00000</td>
<td>11111</td>
<td>00000</td>
</tr>
<tr>
<td>0101</td>
<td>11111</td>
<td>00000</td>
<td>11111</td>
<td>00000</td>
</tr>
<tr>
<td>011x</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1xxx</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Unallocated.

---

C4 A64 Instruction Set Encoding
C4.3 Branches, exception generating and system instructions

---

[Back to Top]
C4.4 Loads and stores

This section describes the encoding of the Loads and stores instruction group. This section is decoded from A64 instruction index by encoding on page C4-192. For additional information on this functional group of instructions, see Loads and stores on page C3-146.

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
<th>op4</th>
<th>op5</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>000000</td>
<td>-</td>
<td>Advanced SIMD load/store multiple structures on page C4-203</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>01</td>
<td>0xxxxx</td>
<td>-</td>
<td>Advanced SIMD load/store multiple structures (post-indexed) on page C4-204</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0x</td>
<td>1xxxxx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>10</td>
<td>x00000</td>
<td>-</td>
<td>Advanced SIMD load/store single structure on page C4-205</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>-</td>
<td>-</td>
<td>Advanced SIMD load/store single structure (post-indexed) on page C4-208</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x0</td>
<td>x1xxxx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x0</td>
<td>xx1xxx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x0</td>
<td>xxx1xx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x0</td>
<td>xxxx1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x0</td>
<td>xxxx1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0x</td>
<td>-</td>
<td>-</td>
<td>Load/store exclusive on page C4-212</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0</td>
<td>1x</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>01</td>
<td>-</td>
<td>0x</td>
<td>-</td>
<td>-</td>
<td>Load register (literal) on page C4-212</td>
</tr>
<tr>
<td>-</td>
<td>01</td>
<td>-</td>
<td>1x</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>10</td>
<td>-</td>
<td>00</td>
<td>-</td>
<td>-</td>
<td>Load/store no-allocate pair (offset) on page C4-213</td>
</tr>
<tr>
<td>-</td>
<td>10</td>
<td>-</td>
<td>01</td>
<td>-</td>
<td>-</td>
<td>Load/store register pair (post-indexed) on page C4-221</td>
</tr>
<tr>
<td>-</td>
<td>10</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>Load/store register pair (offset) on page C4-221</td>
</tr>
<tr>
<td>-</td>
<td>10</td>
<td>-</td>
<td>11</td>
<td>-</td>
<td>-</td>
<td>Load/store register pair (pre-indexed) on page C4-222</td>
</tr>
<tr>
<td>-</td>
<td>11</td>
<td>-</td>
<td>0x</td>
<td>0xxxxx</td>
<td>00</td>
<td>Load/store register (unscaled immediate) on page C4-219</td>
</tr>
<tr>
<td>-</td>
<td>11</td>
<td>-</td>
<td>0x</td>
<td>0xxxxx</td>
<td>01</td>
<td>Load/store register (immediate post-indexed) on page C4-214</td>
</tr>
<tr>
<td>-</td>
<td>11</td>
<td>-</td>
<td>0x</td>
<td>0xxxxx</td>
<td>10</td>
<td>Load/store register (unprivileged) on page C4-218</td>
</tr>
<tr>
<td>-</td>
<td>11</td>
<td>-</td>
<td>0x</td>
<td>0xxxxx</td>
<td>11</td>
<td>Load/store register (immediate pre-indexed) on page C4-215</td>
</tr>
<tr>
<td>-</td>
<td>11</td>
<td>-</td>
<td>0x</td>
<td>1xxxxx</td>
<td>00</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.4.1 Advanced SIMD load/store multiple structures

This section describes the encoding of the Advanced SIMD load/store multiple structures instruction class. This section is decoded from Loads and stores on page C4-202.

Table C4-4 Encoding table for the Loads and Stores group (continued)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0 op1 op2 op3 op4 op5</td>
<td>Instruction Page</td>
</tr>
<tr>
<td>11 - 0x 1xxxxx 01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11 - 0x 1xxxxx 10</td>
<td>Load/store register (register offset) on page C4-216</td>
</tr>
<tr>
<td>11 - 0x 1xxxxx 11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11 - 1x - -</td>
<td>Load/store register (unsigned immediate) on page C4-220</td>
</tr>
</tbody>
</table>

[Table format as in the original document]
### C4.4.2 Advanced SIMD load/store multiple structures (post-indexed)

This section describes the encoding of the Advanced SIMD load/store multiple structures (post-indexed) instruction class. This section is decoded from *Loads and stores on page C4-202.*

<table>
<thead>
<tr>
<th>L</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0110</td>
<td>LD1 (multiple structures) - <em>Three registers variant</em> on page C7-1047</td>
</tr>
<tr>
<td>1</td>
<td>0111</td>
<td>LD1 (multiple structures) - <em>One register variant</em> on page C7-1047</td>
</tr>
<tr>
<td>1</td>
<td>1000</td>
<td>LD2 (multiple structures)</td>
</tr>
<tr>
<td>1</td>
<td>1001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1010</td>
<td>LD1 (multiple structures) - <em>Two registers variant</em> on page C7-1047</td>
</tr>
<tr>
<td>1</td>
<td>1011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>11xx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>L</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>0000 ST4 (multiple structures) - <em>Register offset variant</em> on page C7-1343</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>0010 ST1 (multiple structures) - <em>Four registers, register offset variant</em> on page C7-1322</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>0100 ST3 (multiple structures) - <em>Register offset variant</em> on page C7-1336</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>0110 ST1 (multiple structures) - <em>Three registers, register offset variant</em> on page C7-1322</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>0111 ST1 (multiple structures) - <em>One register, register offset variant</em> on page C7-1321</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>1000 ST2 (multiple structures) - <em>Register offset variant</em> on page C7-1329</td>
</tr>
<tr>
<td>0</td>
<td>!= 1111</td>
<td>1010 ST1 (multiple structures) - <em>Two registers, register offset variant</em> on page C7-1322</td>
</tr>
<tr>
<td>0</td>
<td>1111</td>
<td>0000 ST4 (multiple structures) - <em>Immediate offset variant</em> on page C7-1343</td>
</tr>
<tr>
<td>0</td>
<td>1111</td>
<td>0010 ST1 (multiple structures) - <em>Four registers, immediate offset variant</em> on page C7-1322</td>
</tr>
</tbody>
</table>

---

C4-204 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0487A.k Non-Confidential ID092916
C4.4 Loads and stores

C4.4.3 Advanced SIMD load/store single structure

This section describes the encoding of the Advanced SIMD load/store single structure instruction class. This section is decoded from Loads and stores on page C4-202.
### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>R</th>
<th>opcode</th>
<th>S</th>
<th>size</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>11x</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>000</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>001</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>-</td>
<td>x0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>-</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>011</td>
<td>-</td>
<td>x0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>011</td>
<td>-</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>100</td>
<td>-</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>100</td>
<td>-</td>
<td>1x</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>100</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>100</td>
<td>1</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>-</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>-</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>1</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>000</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>001</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>010</td>
<td>-</td>
<td>x0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>010</td>
<td>-</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>011</td>
<td>-</td>
<td>x0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>011</td>
<td>-</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>100</td>
<td>-</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>100</td>
<td>-</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>100</td>
<td>1</td>
<td>x1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>101</td>
<td>-</td>
<td>00</td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>R</th>
<th>opcode</th>
<th>S</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>101</td>
<td>-</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>ST4 (single structure) - 64-bit variant on page C7-1346</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>101</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>LD1 (single structure) - 8-bit variant on page C7-1051</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>LD3 (single structure) - 8-bit variant on page C7-1071</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>LD1 (single structure) - 16-bit variant on page C7-1051</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>010</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>LD3 (single structure) - 16-bit variant on page C7-1071</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>011</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>LD1 (single structure) - 32-bit variant on page C7-1051</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>100</td>
<td>-</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>LD1 (single structure) - 64-bit variant on page C7-1051</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>100</td>
<td>1</td>
<td>01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>101</td>
<td>-</td>
<td>00</td>
<td>LD3 (single structure) - 32-bit variant on page C7-1071</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>101</td>
<td>-</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>LD3 (single structure) - 64-bit variant on page C7-1071</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>101</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>110</td>
<td>0</td>
<td>-</td>
<td>LD1R</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>110</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>111</td>
<td>0</td>
<td>-</td>
<td>LD3R</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>111</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>LD2 (single structure) - 8-bit variant on page C7-1061</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>LD4 (single structure) - 8-bit variant on page C7-1081</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>LD2 (single structure) - 16-bit variant on page C7-1061</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>010</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>LD4 (single structure) - 16-bit variant on page C7-1081</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>011</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>LD2 (single structure) - 32-bit variant on page C7-1061</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
<td>-</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>LD2 (single structure) - 64-bit variant on page C7-1061</td>
</tr>
</tbody>
</table>
C4.4.4 Advanced SIMD load/store single structure (post-indexed)

This section describes the encoding of the Advanced SIMD load/store single structure (post-indexed) instruction class. This section is decoded from Loads and stores on page C4-202.

<table>
<thead>
<tr>
<th>L</th>
<th>R</th>
<th>opcode</th>
<th>S</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>101</td>
<td></td>
<td>00</td>
<td>LD4 (single structure) - 32-bit variant on page C7-1081</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>101</td>
<td></td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>LD4 (single structure) - 64-bit variant on page C7-1081</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>101</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>110</td>
<td>0</td>
<td></td>
<td>LD2R</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>110</td>
<td>1</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>111</td>
<td>0</td>
<td></td>
<td>LD4R</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>111</td>
<td>1</td>
<td></td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
## Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>R</th>
<th>Rm</th>
<th>opcode</th>
<th>S</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>!= 1111</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>ST1 (single structure) - 32-bit, register offset variant on page C7-1326</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>!= 1111</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>ST1 (single structure) - 64-bit, register offset variant on page C7-1326</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>!= 1111</td>
<td>101</td>
<td>-</td>
<td>00</td>
<td>ST3 (single structure) - 32-bit, register offset variant on page C7-1340</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>!= 1111</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>ST3 (single structure) - 64-bit, register offset variant on page C7-1340</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>ST1 (single structure) - 8-bit, immediate offset variant on page C7-1325</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>ST3 (single structure) - 8-bit, immediate offset variant on page C7-1339</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>ST1 (single structure) - 16-bit, immediate offset variant on page C7-1326</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>ST3 (single structure) - 16-bit, immediate offset variant on page C7-1340</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>ST1 (single structure) - 32-bit, immediate offset variant on page C7-1326</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>ST3 (single structure) - 64-bit, immediate offset variant on page C7-1340</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>-</td>
<td>00</td>
<td>ST3 (single structure) - 32-bit, immediate offset variant on page C7-1340</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>ST3 (single structure) - 64-bit, immediate offset variant on page C7-1340</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>010</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>011</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>100</td>
<td>-</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>100</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>101</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>ST2 (single structure) - 8-bit, register offset variant on page C7-1332</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>ST4 (single structure) - 8-bit, register offset variant on page C7-1346</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>ST2 (single structure) - 16-bit, register offset variant on page C7-1333</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>ST4 (single structure) - 16-bit, register offset variant on page C7-1347</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>ST2 (single structure) - 32-bit, register offset variant on page C7-1333</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>ST2 (single structure) - 64-bit, register offset variant on page C7-1333</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>101</td>
<td>-</td>
<td>00</td>
<td>ST4 (single structure) - 32-bit, register offset variant on page C7-1347</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>!= 1111</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>ST4 (single structure) - 64-bit, register offset variant on page C7-1347</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>ST2 (single structure) - 8-bit, immediate offset variant on page C7-1332</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>ST4 (single structure) - 8-bit, immediate offset variant on page C7-1346</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>ST2 (single structure) - 16-bit, immediate offset variant on page C7-1333</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>ST4 (single structure) - 16-bit, immediate offset variant on page C7-1347</td>
<td></td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>R</th>
<th>Rm</th>
<th>opcode</th>
<th>S</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>11111</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>ST2 (single structure) - 32-bit, immediate offset variant on page C7-1333</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>11111</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>ST2 (single structure) - 64-bit, immediate offset variant on page C7-1333</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>11111</td>
<td>101</td>
<td>-</td>
<td>00</td>
<td>ST4 (single structure) - 32-bit, immediate offset variant on page C7-1347</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>11111</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>ST4 (single structure) - 64-bit, immediate offset variant on page C7-1347</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>010</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>011</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>100</td>
<td>-</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>100</td>
<td>1</td>
<td>01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>101</td>
<td>-</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>101</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>110</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>111</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>000</td>
<td>-</td>
<td>LD1 (single structure) - 8-bit, register offset variant on page C7-1051</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>001</td>
<td>-</td>
<td>LD3 (single structure) - 8-bit, register offset variant on page C7-1071</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>010</td>
<td>-</td>
<td>x0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>011</td>
<td>-</td>
<td>x0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>100</td>
<td>-</td>
<td>00</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>100</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>101</td>
<td>-</td>
<td>00</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>101</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>110</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>!=</td>
<td>11111</td>
<td>111</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>LD1 (single structure) - 8-bit, immediate offset variant on page C7-1051</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>LD3 (single structure) - 8-bit, immediate offset variant on page C7-1071</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>LD1 (single structure) - 16-bit, immediate offset variant on page C7-1052</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>LD3 (single structure) - 16-bit, immediate offset variant on page C7-1072</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>100</td>
<td>-</td>
<td>00</td>
<td>LD1 (single structure) - 32-bit, immediate offset variant on page C7-1052</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>LD1 (single structure) - 64-bit, immediate offset variant on page C7-1052</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>101</td>
<td>-</td>
<td>00</td>
<td>LD3 (single structure) - 32-bit, immediate offset variant on page C7-1072</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>LD3 (single structure) - 64-bit, immediate offset variant on page C7-1072</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>11111</td>
<td>110</td>
<td>0</td>
<td>-</td>
<td>LD1R - Immediate offset variant on page C7-1055</td>
</tr>
</tbody>
</table>
## Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>R</th>
<th>Rm</th>
<th>opcode</th>
<th>S</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1111</td>
<td>111</td>
<td>0</td>
<td>-</td>
<td>LD3R - Immediate offset variant on page C7-1075</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>010</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>011</td>
<td>-</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>100</td>
<td>1</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>100</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>100</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>101</td>
<td>0</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>101</td>
<td>1</td>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>110</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>111</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>LD2 (single structure) - 8-bit, register offset variant on page C7-1061</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>LD4 (single structure) - 8-bit, register offset variant on page C7-1081</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>LD2 (single structure) - 16-bit, register offset variant on page C7-1062</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>LD4 (single structure) - 16-bit, register offset variant on page C7-1082</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>100</td>
<td>0</td>
<td>00</td>
<td>LD2 (single structure) - 32-bit, register offset variant on page C7-1062</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>101</td>
<td>0</td>
<td>00</td>
<td>LD4 (single structure) - 32-bit, register offset variant on page C7-1082</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>LD4 (single structure) - 64-bit, register offset variant on page C7-1082</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>110</td>
<td>0</td>
<td>-</td>
<td>LD2R - Register offset variant on page C7-1065</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>!= 1111</td>
<td>111</td>
<td>0</td>
<td>-</td>
<td>LD4R - Register offset variant on page C7-1085</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>LD2 (single structure) - 8-bit, immediate offset variant on page C7-1061</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>001</td>
<td>-</td>
<td>-</td>
<td>LD4 (single structure) - 8-bit, immediate offset variant on page C7-1081</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>010</td>
<td>-</td>
<td>x0</td>
<td>LD2 (single structure) - 16-bit, immediate offset variant on page C7-1062</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>011</td>
<td>-</td>
<td>x0</td>
<td>LD4 (single structure) - 16-bit, immediate offset variant on page C7-1082</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>100</td>
<td>0</td>
<td>00</td>
<td>LD2 (single structure) - 32-bit, immediate offset variant on page C7-1062</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>100</td>
<td>0</td>
<td>01</td>
<td>LD2 (single structure) - 64-bit, immediate offset variant on page C7-1062</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>101</td>
<td>0</td>
<td>00</td>
<td>LD4 (single structure) - 32-bit, immediate offset variant on page C7-1082</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>101</td>
<td>0</td>
<td>01</td>
<td>LD4 (single structure) - 64-bit, immediate offset variant on page C7-1082</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>110</td>
<td>0</td>
<td>-</td>
<td>LD2R - Immediate offset variant on page C7-1065</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>111</td>
<td>0</td>
<td>-</td>
<td>LD4R - Immediate offset variant on page C7-1085</td>
</tr>
</tbody>
</table>
C4.4.5  Load register (literal)

This section describes the encoding of the Load register (literal) instruction class. This section is decoded from
Loads and stores on page C4-202.

| 31 30 29 28|27 26 25 24|23 | | | | | 5 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|
| opc | 0 | 1 | 1 | V | 0 | 0 | imm19 | Rt |

Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>V</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>LDR (literal) - 32-bit variant on page C6-553</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>LDR (literal, SIMD&amp;FP) - 32-bit variant on page C7-1097</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>LDR (literal) - 64-bit variant on page C6-553</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>LDR (literal, SIMD&amp;FP) - 64-bit variant on page C7-1097</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>LDRSW (literal)</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>LDR (literal, SIMD&amp;FP) - 128-bit variant on page C7-1097</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>PRFM (literal)</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

C4.4.6  Load/store exclusive

This section describes the encoding of the Load/store exclusive instruction class. This section is decoded from
Loads and stores on page C4-202.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>10</th>
<th>9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>o2</td>
<td>L</td>
<td>o1</td>
<td>Rs</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>o2</th>
<th>L</th>
<th>o1</th>
<th>o0</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0x</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>STXRB</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>STLXRB</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>LDXRB</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>LDAXRB</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>STLRB</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>LDARB</td>
</tr>
</tbody>
</table>
C4.4.7 Load/store no-allocate pair (offset)

This section describes the encoding of the Load/store no-allocate pair (offset) instruction class. This section is
decoded from Loads and stores on page C4-202.
C4.4 Loads and stores

C4.4.8 Load/store register (immediate post-indexed)

This section describes the encoding of the Load/store register (immediate post-indexed) instruction class. This section is decoded from Loads and stores on page C4-202.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th></th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
<td>V</td>
<td>0</td>
<td>0</td>
<td>L</td>
<td>imm7</td>
<td>Rt2</td>
<td>Rn</td>
</tr>
</tbody>
</table>
```

**Decode fields**

**Instruction Page**

<table>
<thead>
<tr>
<th>opc</th>
<th>V</th>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 0 0</td>
<td>STNP - 32-bit variant on page C6-692</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 0 1</td>
<td>LDNP - 32-bit variant on page C6-542</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 1 0</td>
<td>STNP (SIMD&amp;FP) - 32-bit variant on page C7-1350</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 1 1</td>
<td>LDNP (SIMD&amp;FP) - 32-bit variant on page C7-1088</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 0 -</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 1 0</td>
<td>STNP (SIMD&amp;FP) - 64-bit variant on page C7-1350</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 1 1</td>
<td>LDNP (SIMD&amp;FP) - 64-bit variant on page C7-1088</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 0 0</td>
<td>STNP - 64-bit variant on page C6-692</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 0 1</td>
<td>LDNP - 64-bit variant on page C6-542</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 1 0</td>
<td>STNP (SIMD&amp;FP) - 128-bit variant on page C7-1350</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 1 1</td>
<td>LDNP (SIMD&amp;FP) - 128-bit variant on page C7-1088</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 - -</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th></th>
<th>12</th>
<th>11</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>V</td>
<td>0</td>
<td>0</td>
<td>opc</td>
<td>0</td>
<td>imm9</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
```

**Decode fields**

**Instruction Page**

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1x</td>
<td>1</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00 0 00</td>
<td>STRB (immediate)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 0 01</td>
<td>LDRB (immediate)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 0 10</td>
<td>LDRSB (immediate) - 64-bit variant on page C6-565</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 0 11</td>
<td>LDRSB (immediate) - 32-bit variant on page C6-565</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 1 00</td>
<td>STR (immediate, SIMD&amp;FP) - 8-bit variant on page C7-1355</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 1 01</td>
<td>LDR (immediate, SIMD&amp;FP) - 8-bit variant on page C7-1093</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
C4.4 Loads and stores

C4.4.9 Load/store register (immediate pre-indexed)

This section describes the encoding of the Load/store register (immediate pre-indexed) instruction class. This section is decoded from Loads and stores on page C4-202.

### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>1</td>
<td>10</td>
<td>STR (immediate, SIMD&amp;FP) - 128-bit variant on page C7-1355</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>11</td>
<td>LDR (immediate, SIMD&amp;FP) - 128-bit variant on page C7-1093</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>00</td>
<td>STRH (immediate)</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
<td>LDRH (immediate)</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>10</td>
<td>LDRSH (immediate) - 64-bit variant on page C6-570</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>11</td>
<td>LDRSH (immediate) - 32-bit variant on page C6-570</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>00</td>
<td>STR (immediate, SIMD&amp;FP) - 16-bit variant on page C7-1355</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>01</td>
<td>LDR (immediate, SIMD&amp;FP) - 16-bit variant on page C7-1093</td>
</tr>
<tr>
<td>1x</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1x</td>
<td>1</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>00</td>
<td>STR (immediate) - 32-bit variant on page C6-697</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
<td>LDR (immediate) - 32-bit variant on page C6-550</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
<td>LDRSW (immediate)</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>00</td>
<td>STR (immediate, SIMD&amp;FP) - 32-bit variant on page C7-1355</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>01</td>
<td>LDR (immediate, SIMD&amp;FP) - 32-bit variant on page C7-1093</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>00</td>
<td>STR (immediate) - 64-bit variant on page C6-697</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>01</td>
<td>LDR (immediate) - 64-bit variant on page C6-550</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>00</td>
<td>STR (immediate, SIMD&amp;FP) - 64-bit variant on page C7-1355</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>01</td>
<td>LDR (immediate, SIMD&amp;FP) - 64-bit variant on page C7-1093</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>x1</td>
<td>1</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
<td>STRB (immediate)</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>LDRB (immediate)</td>
</tr>
</tbody>
</table>
### C4.4.10 Load/store register (register offset)

This section describes the encoding of the Load/store register (register offset) instruction class. This section is decoded from *Loads and stores* on page C4-202.
<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>option</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>x0x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>x1</td>
<td>1</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
<td>!= 011</td>
<td>STRB (register) - <em>Extended register variant</em> on page C6-704</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
<td>011</td>
<td>STRB (register) - <em>Shifted register variant</em> on page C6-704</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>!= 011</td>
<td>LDRB (register) - <em>Extended register variant</em> on page C6-559</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>011</td>
<td>LDRB (register) - <em>Shifted register variant</em> on page C6-559</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>10</td>
<td>!= 011</td>
<td>LDRSB (register) - <em>64-bit with extended register offset variant</em> on page C6-568</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>10</td>
<td>011</td>
<td>LDRSB (register) - <em>64-bit with shifted register offset variant</em> on page C6-568</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>11</td>
<td>!= 011</td>
<td>LDRSB (register) - <em>32-bit with extended register offset variant</em> on page C6-568</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>11</td>
<td>011</td>
<td>LDRSB (register) - <em>32-bit with shifted register offset variant</em> on page C6-568</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>00</td>
<td>!= 011</td>
<td>STR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>00</td>
<td>011</td>
<td>STR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>01</td>
<td>!= 011</td>
<td>LDR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>01</td>
<td>011</td>
<td>LDR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>10</td>
<td>-</td>
<td>STR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>11</td>
<td>-</td>
<td>LDR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>STRH (register)</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>LDRH (register)</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>LDRSH (register) - <em>64-bit variant</em> on page C6-573</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>11</td>
<td>-</td>
<td>LDRSH (register) - <em>32-bit variant</em> on page C6-573</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>STR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>LDR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>1x</td>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1x</td>
<td>1</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>STR (register) - <em>32-bit variant</em> on page C6-700</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>LDR (register) - <em>32-bit variant</em> on page C6-555</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>LDRSW (register)</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>STR (register, SIMD&amp;FP)</td>
</tr>
</tbody>
</table>
## C4.4.11 Load/store register (unprivileged)

This section describes the encoding of the Load/store register (unprivileged) instruction class. This section is decoded from *Loads and stores* on page C4-202.

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>option</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>LDR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>STR (register) - <em>64-bit variant</em> on page C6-700</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>LDR (register) - <em>64-bit variant</em> on page C6-555</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>PRFM (register)</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>STR (register, SIMD&amp;FP)</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>LDR (register, SIMD&amp;FP)</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>imm9</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>imm9</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>1x</td>
<td>0</td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>01</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>option</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
<td>STTRB</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>LDTRB</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>10</td>
<td>LDTRSB - <em>64-bit variant</em> on page C6-584</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>11</td>
<td>LDTRSB - <em>32-bit variant</em> on page C6-584</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>00</td>
<td>STTRH</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
<td>LDTRH</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>10</td>
<td>LDTRSH - <em>64-bit variant</em> on page C6-586</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>11</td>
<td>LDTRSH - <em>32-bit variant</em> on page C6-586</td>
<td></td>
</tr>
<tr>
<td>1x</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>00</td>
<td>STTR - <em>32-bit variant</em> on page C6-710</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
<td>LDTR - <em>32-bit variant</em> on page C6-580</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
<td>LDTRSW</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>00</td>
<td>STTR - <em>64-bit variant</em> on page C6-710</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>01</td>
<td>LDTR - <em>64-bit variant</em> on page C6-580</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>10</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>
C4.4.12   Load/store register (unscaled immediate)

This section describes the encoding of the Load/store register (unscaled immediate) instruction class. This section is decoded from Loads and stores on page C4-202.

<table>
<thead>
<tr>
<th>size</th>
<th>V</th>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>x1</td>
<td>1</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
<td>STURB</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>LDURB</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>10</td>
<td>LDURSB - 64-bit variant on page C6-593</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>11</td>
<td>LDURSB - 32-bit variant on page C6-593</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>00</td>
<td>STUR (SIMD&amp;FP) - 8-bit variant on page C7-1362</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>01</td>
<td>LDUR (SIMD&amp;FP) - 8-bit variant on page C7-1102</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>10</td>
<td>STUR (SIMD&amp;FP) - 128-bit variant on page C7-1362</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>11</td>
<td>LDUR (SIMD&amp;FP) - 128-bit variant on page C7-1102</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>00</td>
<td>STURH</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
<td>LDURH</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>10</td>
<td>LDURSH - 64-bit variant on page C6-595</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>11</td>
<td>LDURSH - 32-bit variant on page C6-595</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>00</td>
<td>STUR (SIMD&amp;FP) - 16-bit variant on page C7-1362</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>01</td>
<td>LDUR (SIMD&amp;FP) - 16-bit variant on page C7-1102</td>
</tr>
<tr>
<td>1x</td>
<td>0</td>
<td>11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1x</td>
<td>1</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>00</td>
<td>STUR - 32-bit variant on page C6-714</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
<td>LDUR - 32-bit variant on page C6-589</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
<td>LDURSW</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>00</td>
<td>STUR (SIMD&amp;FP) - 32-bit variant on page C7-1362</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>01</td>
<td>LDUR (SIMD&amp;FP) - 32-bit variant on page C7-1102</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>00</td>
<td>STUR - 64-bit variant on page C6-714</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>01</td>
<td>LDUR - 64-bit variant on page C6-589</td>
</tr>
</tbody>
</table>
## C4.4.13 Load/store register (unsigned immediate)

This section describes the encoding of the Load/store register (unsigned immediate) instruction class. This section is decoded from *Loads and stores* on page C4-202.

<table>
<thead>
<tr>
<th>imm12</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>V</td>
<td>opc</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>00</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>01</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>imm12</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>V</td>
<td>opc</td>
</tr>
<tr>
<td>x1</td>
<td>1</td>
<td>1x</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>00</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>01</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>00</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>01</td>
</tr>
<tr>
<td>1x</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>1x</td>
<td>1</td>
<td>1x</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>10</td>
</tr>
</tbody>
</table>
### C4.4.14 Load/store register pair (offset)

This section describes the encoding of the Load/store register pair (offset) instruction class. This section is decoded from *Loads and stores* on page C4-202.

<table>
<thead>
<tr>
<th>opc</th>
<th>V</th>
<th>L</th>
<th>imm7</th>
<th>R2</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STR (immediate, SIMD&amp;FP) - 32-bit variant on page C7-1356</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDR (immediate, SIMD&amp;FP) - 32-bit variant on page C7-1094</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STR (immediate) - 64-bit variant on page C6-698</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDR (immediate) - 64-bit variant on page C6-551</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PRFM (immediate)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STR (immediate, SIMD&amp;FP) - 64-bit variant on page C7-1356</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDR (immediate, SIMD&amp;FP) - 64-bit variant on page C7-1094</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### C4.4.15 Load/store register pair (post-indexed)

This section describes the encoding of the Load/store register pair (post-indexed) instruction class. This section is decoded from *Loads and stores* on page C4-202.

<table>
<thead>
<tr>
<th>opc</th>
<th>V</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>STP - 32-bit variant on page C6-695</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>LDP - 32-bit variant on page C6-545</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>STP (SIMD&amp;FP) - 32-bit variant on page C7-1353</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LDP (SIMD&amp;FP) - 32-bit variant on page C7-1091</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>LDPSW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>STP (SIMD&amp;FP) - 64-bit variant on page C7-1353</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LDP (SIMD&amp;FP) - 64-bit variant on page C7-1091</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>STP - 64-bit variant on page C6-695</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>LDP - 64-bit variant on page C6-545</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>STP (SIMD&amp;FP) - 128-bit variant on page C7-1353</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LDP (SIMD&amp;FP) - 128-bit variant on page C7-1091</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### C4.4.16 Load/store register pair (pre-indexed)

This section describes the encoding of the Load/store register pair (pre-indexed) instruction class. This section is decoded from *Loads and stores* on page C4-202.

<table>
<thead>
<tr>
<th>opc</th>
<th>V</th>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>01 0 0</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 0 1</td>
<td>LDPSW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 1 0</td>
<td>STP (SIMD&amp;FP) - 32-bit variant on page C7-1352</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 1 1</td>
<td>LDP (SIMD&amp;FP) - 32-bit variant on page C7-1090</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 0 0</td>
<td>STP - 64-bit variant on page C6-694</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 0 1</td>
<td>LDP - 64-bit variant on page C6-544</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 1 0</td>
<td>STP (SIMD&amp;FP) - 128-bit variant on page C7-1352</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 1 1</td>
<td>LDP (SIMD&amp;FP) - 128-bit variant on page C7-1090</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>opc</td>
<td>V</td>
<td>L</td>
<td>Instruction Page</td>
</tr>
<tr>
<td>-----</td>
<td>---</td>
<td>---</td>
<td>------------------</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>0</td>
<td>STP (SIMD&amp;FP) - 64-bit variant on page C7-1352</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>1</td>
<td>LDP (SIMD&amp;FP) - 64-bit variant on page C7-1090</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>STP - 64-bit variant on page C6-694</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
<td>LDP - 64-bit variant on page C6-544</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>STP (SIMD&amp;FP) - 128-bit variant on page C7-1352</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1</td>
<td>LDP (SIMD&amp;FP) - 128-bit variant on page C7-1090</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.5 Data processing - register

This section describes the encoding of the Data processing (register) instruction group. This section is decoded from A64 instruction index by encoding on page C4-192. For additional information on this functional group of instructions, see Data processing - register on page C3-163.

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0110</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0110</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0xxx</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1xx0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1xx1</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0000</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0010</td>
<td>0</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0010</td>
<td>1</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0100</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0xxx</td>
<td>-</td>
</tr>
</tbody>
</table>

Table C4-5 Encoding table for the Data Processing -- Register group

Decode fields | Decode group or instruction page
---------------|----------------------------------
0 1 0110 - | Data-processing (2 source) on page C4-229
1 1 0110 - | Data-processing (1 source) on page C4-228
- 0 0xxx - | Logical (shifted register) on page C4-231
- 0 1xx0 - | Add/subtract (shifted register) on page C4-225
- 0 1xx1 - | Add/subtract (extended register)
- 1 0000 - | Add/subtract (with carry) on page C4-225
- 1 0010 0 | Conditional compare (register) on page C4-227
- 1 0010 1 | Conditional compare (immediate) on page C4-226
- 1 0100 - | Conditional select on page C4-227
- 1 0xxx - | Unallocated.
- 1 1xxx - | Data-processing (3 source) on page C4-230

C4.5.1 Add/subtract (extended register)

This section describes the encoding of the Add/subtract (extended register) instruction class. This section is decoded from Data processing - register.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>13</th>
<th>12</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>op</td>
<td>S</td>
<td>opt</td>
<td>1</td>
<td>Rm</td>
<td>option</td>
<td>imm3</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields | Instruction Page
---------------|-------------------
- - - - 1x1 | Unallocated.
- - - - 1lx | Unallocated.
- - - x1 - | Unallocated.
- - - 1x - | Unallocated.
C4.5.2  Add/subtract (shifted register)

This section describes the encoding of the Add/subtract (shifted register) instruction class. This section is decoded from Data processing - register on page C4-224.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf  op  S  shift  imm6</td>
<td>ADD  (shifted register) - 32-bit variant on page C6-441</td>
</tr>
<tr>
<td>-  -  -  11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0  0  0  -</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0  0  1  -</td>
<td>ADD  (shifted register) - 32-bit variant on page C6-441</td>
</tr>
<tr>
<td>0  1  0  -</td>
<td>SUB  (shifted register) - 32-bit variant on page C6-730</td>
</tr>
<tr>
<td>0  1  1  -</td>
<td>SUBS  (shifted register) - 32-bit variant on page C6-736</td>
</tr>
<tr>
<td>1  0  0  -</td>
<td>ADD  (shifted register) - 64-bit variant on page C6-441</td>
</tr>
<tr>
<td>1  0  1  -</td>
<td>ADDS  (shifted register) - 64-bit variant on page C6-647</td>
</tr>
<tr>
<td>1  1  0  -</td>
<td>SUB  (shifted register) - 64-bit variant on page C6-730</td>
</tr>
<tr>
<td>1  1  1  -</td>
<td>SUBS  (shifted register) - 64-bit variant on page C6-736</td>
</tr>
</tbody>
</table>

C4.5.3  Add/subtract (with carry)

This section describes the encoding of the Add/subtract (with carry) instruction class. This section is decoded from Data processing - register on page C4-224.
## C4.5.4 Conditional compare (immediate)

This section describes the encoding of the Conditional compare (immediate) instruction class. This section is decoded from Data processing - register on page C4-224.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf op S opcode2</td>
<td></td>
</tr>
<tr>
<td>- - - xxxxx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - - xxxx1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - - xxx1xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - - xx1xxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - - x1xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - - 1xxxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 0 000000 ADC - 32-bit variant on page C6-435</td>
<td></td>
</tr>
<tr>
<td>0 0 1 000000 ADCS - 32-bit variant on page C6-436</td>
<td></td>
</tr>
<tr>
<td>0 1 0 000000 SBC - 32-bit variant on page C6-663</td>
<td></td>
</tr>
<tr>
<td>0 1 1 000000 SBCS - 32-bit variant on page C6-665</td>
<td></td>
</tr>
<tr>
<td>1 0 0 000000 ADC - 64-bit variant on page C6-435</td>
<td></td>
</tr>
<tr>
<td>1 0 1 000000 ADCS - 64-bit variant on page C6-436</td>
<td></td>
</tr>
<tr>
<td>1 1 0 000000 SBC - 64-bit variant on page C6-663</td>
<td></td>
</tr>
<tr>
<td>1 1 1 000000 SBCS - 64-bit variant on page C6-665</td>
<td></td>
</tr>
</tbody>
</table>
C4.5.5 Conditional compare (register)

This section describes the encoding of the Conditional compare (register) instruction class. This section is decoded from Data processing - register on page C4-224.

![Instruction Page](https://via.placeholder.com/150)

<table>
<thead>
<tr>
<th>sf</th>
<th>op</th>
<th>S</th>
<th>o2</th>
<th>o3</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>CCMP (immediate) - 32-bit variant on page C6-480</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>CCMN (immediate) - 64-bit variant on page C6-478</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>CCMP (immediate) - 64-bit variant on page C6-480</td>
</tr>
</tbody>
</table>

C4.5.6 Conditional select

This section describes the encoding of the Conditional select instruction class. This section is decoded from Data processing - register on page C4-224.

![Instruction Page](https://via.placeholder.com/150)

<table>
<thead>
<tr>
<th>sf</th>
<th>op</th>
<th>S</th>
<th>o2</th>
<th>op2</th>
<th>Rm</th>
<th>cond</th>
<th>Rn</th>
<th>Rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Instruction Page

<table>
<thead>
<tr>
<th>sf</th>
<th>op</th>
<th>S</th>
<th>o2</th>
<th>op2</th>
<th>Rm</th>
<th>cond</th>
<th>Rn</th>
<th>Rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Decode fields

Instruction Page

<table>
<thead>
<tr>
<th>sf</th>
<th>op</th>
<th>S</th>
<th>o2</th>
<th>op2</th>
<th>Rm</th>
<th>cond</th>
<th>Rn</th>
<th>Rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Unallocated.

CSEL - 32-bit variant on page C6-502

CSINC - 32-bit variant on page C6-505
C4.5.7 Data-processing (1 source)

This section describes the encoding of the Data-processing (1 source) instruction class. This section is decoded from Data processing - register on page C4-224.

| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 | 10 | 9 | 5 | 4 | 0 |
| sf | S | opcode2 | opcode | Rn | Rd |

## Decode fields

<table>
<thead>
<tr>
<th>sf</th>
<th>op</th>
<th>S</th>
<th>op2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td>CSINV - 32-bit variant on page C6-507</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>01</td>
<td>CSNEG - 32-bit variant on page C6-509</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>00</td>
<td>CSEL - 64-bit variant on page C6-502</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>01</td>
<td>CSINC - 64-bit variant on page C6-505</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td>CSINV - 64-bit variant on page C6-507</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>01</td>
<td>CSNEG - 64-bit variant on page C6-509</td>
</tr>
</tbody>
</table>

### RBIT - 32-bit variant on page C6-652

0 0 00000 000000

### REV16 - 32-bit variant on page C6-656

0 0 00000 000001

### REV - 32-bit variant on page C6-654

0 0 00000 000010

### CLZ - 32-bit variant on page C6-486

0 0 00000 000100

### CLS - 32-bit variant on page C6-485

0 0 00000 000101

### RBIT - 64-bit variant on page C6-652

1 0 00000 000000
C4.5.8 Data-processing (2 source)

This section describes the encoding of the Data-processing (2 source) instruction class. This section is decoded from Data processing - register on page C4-224.

<table>
<thead>
<tr>
<th>sf</th>
<th>S</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>00000</td>
<td>REV16 - 64-bit variant on page C6-656</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00000</td>
<td>REV32</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00000</td>
<td>REV - 64-bit variant on page C6-654</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00000</td>
<td>CLZ - 64-bit variant on page C6-486</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00000</td>
<td>CLS - 64-bit variant on page C6-485</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>000010</td>
<td>UDIV - 32-bit variant on page C6-755</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>000011</td>
<td>SDIV - 32-bit variant on page C6-671</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>001000</td>
<td>LSLV - 32-bit variant on page C6-605</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>001001</td>
<td>LSRV - 32-bit variant on page C6-608</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010100</td>
<td>ASRV - 32-bit variant on page C6-460</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010111</td>
<td>RORV - 32-bit variant on page C6-662</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010111</td>
<td>ROR - 32-bit variant on page C6-662</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010000</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X - CRC32B variant on page C6-498</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010001</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X - CRC32H variant on page C6-498</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010010</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X - CRC32W variant on page C6-498</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010100</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX - CRC32CB variant on page C6-500</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010101</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX - CRC32CH variant on page C6-500</td>
</tr>
</tbody>
</table>
C4.5 Data processing - register

This section describes the encoding of the Data-processing (3 source) instruction class. This section is decoded from Data processing - register on page C4-224.

\[
\begin{array}{|c|c|c|c|c|c|c|c|}
\hline
\hline
sf & op54 & 1 & 1 & 0 & 1 & 1 & op31 & Rm & o0 & Ra & Rn & Rd \\
\hline
\end{array}
\]

### Decode fields

<table>
<thead>
<tr>
<th>sf</th>
<th>S</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>010110</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX - CRC32CW variant on page C6-500</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>000010</td>
<td>UDIV - 64-bit variant on page C6-755</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>000011</td>
<td>SDIV - 64-bit variant on page C6-671</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>001000</td>
<td>LSLV - 64-bit variant on page C6-605</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>001001</td>
<td>LSRV - 64-bit variant on page C6-608</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>001010</td>
<td>ASRV - 64-bit variant on page C6-460</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>001011</td>
<td>RORV - 64-bit variant on page C6-662</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>010xx0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>010x0x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>010011</td>
<td>CRC32B, CRC32H, CRC32W, CRC32X - CRC32X variant on page C6-498</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>010111</td>
<td>CRC32CB, CRC32CH, CRC32CW, CRC32CX - CRC32CX variant on page C6-500</td>
</tr>
</tbody>
</table>

### C4.5.9 Data-processing (3 source)

This section describes the encoding of the Data-processing (3 source) instruction class. This section is decoded from Data processing - register on page C4-224.
C4.5.10 Logical (shifted register)

This section describes the encoding of the Logical (shifted register) instruction class. This section is decoded from Data processing - register on page C4-224.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>opc</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
</tr>
</tbody>
</table>

The table above shows the decode fields for the Logical (shifted register) instruction class. Each row represents a different instruction, with columns indicating the source file, operation code, and specific fields for each instruction. The Unallocated entries indicate instructions that have not been defined or are not currently used in the ARM architecture.
<table>
<thead>
<tr>
<th>sf</th>
<th>opc</th>
<th>N</th>
<th>imm6</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>-</td>
<td>ORN (shifted register) - 64-bit variant on page C6-638</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>0</td>
<td>-</td>
<td>EOR (shifted register) - 64-bit variant on page C6-523</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>-</td>
<td>EON (shifted register) - 64-bit variant on page C6-520</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>0</td>
<td>-</td>
<td>ANDS (shifted register) - 64-bit variant on page C6-456</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>1</td>
<td>-</td>
<td>BICS (shifted register) - 64-bit variant on page C6-470</td>
</tr>
</tbody>
</table>
C4.6 Data processing - SIMD and floating point

This section describes the encoding of the Data processing (SIMD and floating-point) instruction group. This section is decoded from A64 instruction index by encoding on page C4-192. For additional information on this functional group of instructions, see Data processing - SIMD and floating-point on page C3-171.

Table C4-6 Encoding table for the Data Processing -- Scalar Floating-Point and Advanced SIMD group

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>op1</td>
</tr>
<tr>
<td>0000</td>
<td>0x</td>
</tr>
<tr>
<td>0010</td>
<td>0x</td>
</tr>
<tr>
<td>0100</td>
<td>0x</td>
</tr>
<tr>
<td>0101</td>
<td>0x</td>
</tr>
<tr>
<td>0101</td>
<td>0x</td>
</tr>
<tr>
<td>0101</td>
<td>0x</td>
</tr>
<tr>
<td>0110</td>
<td>0x</td>
</tr>
<tr>
<td>0111</td>
<td>0x</td>
</tr>
<tr>
<td>0111</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>00</td>
</tr>
<tr>
<td>01x1</td>
<td>01</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>0x</td>
</tr>
<tr>
<td>01x1</td>
<td>10</td>
</tr>
<tr>
<td>01x1</td>
<td>11</td>
</tr>
<tr>
<td>01x1</td>
<td>1x</td>
</tr>
<tr>
<td>0000</td>
<td>0x</td>
</tr>
<tr>
<td>0000</td>
<td>0x</td>
</tr>
<tr>
<td>0x10</td>
<td>0x</td>
</tr>
<tr>
<td>0xxx0</td>
<td>00</td>
</tr>
</tbody>
</table>
C4.6.1  Advanced SIMD across lanes

This section describes the encoding of the Advanced SIMD across lanes instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

---

Table C4-6 Encoding table for the Data Processing -- Scalar Floating-Point and Advanced SIMD group (continued)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0 op1 op2 op3 op4</td>
<td></td>
</tr>
<tr>
<td>0xx0 01 x0xx - 0xxxx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 0x 0111 00 xxxx10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 0x 10xx - 01xxxx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 0x x0xx - 1xxxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 0x x100 00 xxxx10</td>
<td><em>Advanced SIMD two-register miscellaneous</em> on page C4-253</td>
</tr>
<tr>
<td>0xx0 0x x110 00 xxxx10</td>
<td><em>Advanced SIMD across lanes</em></td>
</tr>
<tr>
<td>0xx0 0x x1xx 1x xxxx10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 0x x1xx x1 xxxx10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 0x x1xx - xxxx00</td>
<td><em>Advanced SIMD three different</em> on page C4-249</td>
</tr>
<tr>
<td>0xx0 0x x1xx - xxxx1</td>
<td><em>Advanced SIMD three same</em> on page C4-250</td>
</tr>
<tr>
<td>0xx0 10 0000 - xxxx1</td>
<td><em>Advanced SIMD modified immediate</em> on page C4-237</td>
</tr>
<tr>
<td>0xx0 10 != 0000 - xxxx1</td>
<td><em>Advanced SIMD shift by immediate</em> on page C4-247</td>
</tr>
<tr>
<td>0xx0 11 - - xxxx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xx0 1x - - xxxx0</td>
<td><em>Advanced SIMD vector x indexed element</em> on page C4-256</td>
</tr>
<tr>
<td>1xx0 - - - -</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>x0x1 0x x0xx - -</td>
<td><em>Conversion between floating-point and fixed-point</em> on page C4-265</td>
</tr>
<tr>
<td>x0x1 0x x1xx - 00000</td>
<td><em>Conversion between floating-point and integer</em> on page C4-266</td>
</tr>
<tr>
<td>x0x1 0x x1xx - 100000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>x0x1 0x x1xx - x10000</td>
<td><em>Floating-point data-processing (1 source)</em> on page C4-261</td>
</tr>
<tr>
<td>x0x1 0x x1xx - xx1000</td>
<td><em>Floating-point compare</em> on page C4-259</td>
</tr>
<tr>
<td>x0x1 0x x1xx - xxx100</td>
<td><em>Floating-point immediate</em> on page C4-264</td>
</tr>
<tr>
<td>x0x1 0x x1xx - xxxx01</td>
<td><em>Floating-point conditional compare</em> on page C4-260</td>
</tr>
<tr>
<td>x0x1 0x x1xx - xxxx1</td>
<td><em>Floating-point data-processing (2 source)</em> on page C4-262</td>
</tr>
<tr>
<td>x0x1 0x x1xx - xxxx11</td>
<td><em>Floating-point conditional select</em> on page C4-260</td>
</tr>
<tr>
<td>x0x1 1x - - -</td>
<td><em>Floating-point data-processing (3 source)</em> on page C4-263</td>
</tr>
</tbody>
</table>
This section describes the encoding of the Advanced SIMD copy instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

### C4.6.2 Advanced SIMD copy

<table>
<thead>
<tr>
<th>U</th>
<th>size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>0000x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>00010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>001xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>0100x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>01011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>01101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>01110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>10xxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>1100x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>111xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>00011</td>
<td>SADDLV</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>01010</td>
<td>SMAXV</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>11010</td>
<td>SMINV</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>11011</td>
<td>ADDV</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>00011</td>
<td>UADDLV</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>01010</td>
<td>UMAXV</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>11010</td>
<td>UMINV</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>11011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0x</td>
<td>01100</td>
<td>FMAXNMV</td>
</tr>
<tr>
<td>1</td>
<td>0x</td>
<td>01111</td>
<td>FMAXV</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>01100</td>
<td>FMINNMV</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>01111</td>
<td>FMINV</td>
</tr>
</tbody>
</table>
C4.6.3 Advanced SIMD extract

This section describes the encoding of the Advanced SIMD extract instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>op</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
```

Decoding fields

<table>
<thead>
<tr>
<th>Q</th>
<th>op</th>
<th>imm5</th>
<th>imm4</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>x0000</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>0000</td>
<td>DUP (element)</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>0001</td>
<td>DUP (general)</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>0010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>0100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>0110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>1xxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0101</td>
<td>SMOV</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0111</td>
<td>UMOV</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>0011</td>
<td>INS (general)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>0101</td>
<td>SMOV</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>x1000</td>
<td>0111</td>
<td>UMOV</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>INS (element)</td>
</tr>
</tbody>
</table>

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>op2</td>
</tr>
</tbody>
</table>
```

Decoding fields

<table>
<thead>
<tr>
<th>op2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>x1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>@0</td>
<td>EXT</td>
</tr>
<tr>
<td>1x</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
## C4.6.4 Advanced SIMD modified immediate

This section describes the encoding of the Advanced SIMD modified immediate instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

<table>
<thead>
<tr>
<th>C2</th>
<th>C1</th>
<th>C0</th>
<th>Rd</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
<th>op</th>
<th>cmode</th>
<th>o2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0x0</td>
<td>0</td>
<td>MOVI - 32-bit shifted immediate variant on page C7-1120</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0x1</td>
<td>0</td>
<td>ORR (vector, immediate) - 32-bit variant on page C7-1134</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>10x0</td>
<td>0</td>
<td>MOVI - 16-bit shifted immediate variant on page C7-1120</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>10x1</td>
<td>0</td>
<td>ORR (vector, immediate) - 16-bit variant on page C7-1134</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>110x</td>
<td>0</td>
<td>MOVI - 32-bit shifting ones variant on page C7-1120</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>1110</td>
<td>0</td>
<td>MOVI - 8-bit variant on page C7-1120</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>1111</td>
<td>0</td>
<td>FMOV (vector, immediate) - Single-precision variant on page C7-973</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0x0</td>
<td>0</td>
<td>MVNI - 32-bit shifted immediate variant on page C7-1128</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0x1</td>
<td>0</td>
<td>BIC (vector, immediate) - 32-bit variant on page C7-787</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>10x0</td>
<td>0</td>
<td>MVNI - 16-bit shifted immediate variant on page C7-1128</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>10x1</td>
<td>0</td>
<td>BIC (vector, immediate) - 16-bit variant on page C7-787</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>110x</td>
<td>0</td>
<td>MVNI - 32-bit shifting ones variant on page C7-1128</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>1110</td>
<td>0</td>
<td>MOVI - 64-bit scalar variant on page C7-1120</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>1111</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>1110</td>
<td>0</td>
<td>MOVI - 64-bit vector variant on page C7-1120</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>1111</td>
<td>0</td>
<td>FMOV (vector, immediate) - Double-precision variant on page C7-973</td>
</tr>
</tbody>
</table>

## C4.6.5 Advanced SIMD permute

This section describes the encoding of the Advanced SIMD permute instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.
C4.6.6 Advanced SIMD scalar copy

This section describes the encoding of the Advanced SIMD scalar copy instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

C4.6.7 Advanced SIMD scalar pairwise

This section describes the encoding of the Advanced SIMD scalar pairwise instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.
C4.6.8  Advanced SIMD scalar shift by immediate

This section describes the encoding of the Advanced SIMD scalar shift by immediate instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 19 18</th>
<th>17 16</th>
<th>15 11 10 9</th>
<th>5  4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 U 1 1 1</td>
<td>1 0 0 0</td>
<td>opcode</td>
<td>1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>

Decode fields  

<table>
<thead>
<tr>
<th>U</th>
<th>size</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>00xxx</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>010xx</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>01110</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>10xxx</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>1100x</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>11010</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>111xx</td>
</tr>
<tr>
<td>-</td>
<td>1x</td>
<td>01101</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>11011</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>11011</td>
</tr>
<tr>
<td>1</td>
<td>0x</td>
<td>01100</td>
</tr>
<tr>
<td>1</td>
<td>0x</td>
<td>01101</td>
</tr>
<tr>
<td>1</td>
<td>0x</td>
<td>01111</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>01100</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>01111</td>
</tr>
<tr>
<td>U</td>
<td>immh</td>
<td>opcode</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>01001</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>01011</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>01101</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>01111</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>101xx</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>11001</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>11010</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>11101</td>
</tr>
<tr>
<td>-</td>
<td>!= 0000</td>
<td>11110</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>00000</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>00010</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>00100</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>00110</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>01000</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>01010</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>01100</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>01110</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>10000</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>10001</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>10010</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>10011</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>11100</td>
</tr>
<tr>
<td>0</td>
<td>!= 0000</td>
<td>11111</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>00000</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>00010</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>00100</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>00110</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>01000</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>01010</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>01100</td>
</tr>
<tr>
<td>1</td>
<td>!= 0000</td>
<td>01110</td>
</tr>
</tbody>
</table>
C4.6.9   Advanced SIMD scalar three different

This section describes the encoding of the Advanced SIMD scalar three different instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td>U</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
<td>opcode</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

C4.6.10   Advanced SIMD scalar three same

This section describes the encoding of the Advanced SIMD scalar three same instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.
## Decode fields

<table>
<thead>
<tr>
<th>U size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>- -</td>
<td>00000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- -</td>
<td>001x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- -</td>
<td>00100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- -</td>
<td>011xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- -</td>
<td>1001x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- 1x</td>
<td>11011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 -</td>
<td>00001</td>
<td>SQADD</td>
</tr>
<tr>
<td>0 -</td>
<td>00101</td>
<td>SQSUB</td>
</tr>
<tr>
<td>0 -</td>
<td>00110</td>
<td>CMGT (register)</td>
</tr>
<tr>
<td>0 -</td>
<td>00111</td>
<td>CMGE (register)</td>
</tr>
<tr>
<td>0 -</td>
<td>01000</td>
<td>SSHL</td>
</tr>
<tr>
<td>0 -</td>
<td>01001</td>
<td>SQSHL (register)</td>
</tr>
<tr>
<td>0 -</td>
<td>01010</td>
<td>SRSHL</td>
</tr>
<tr>
<td>0 -</td>
<td>01011</td>
<td>SQRSHL</td>
</tr>
<tr>
<td>0 -</td>
<td>10000</td>
<td>ADD (vector)</td>
</tr>
<tr>
<td>0 -</td>
<td>10001</td>
<td>CMTST</td>
</tr>
<tr>
<td>0 -</td>
<td>10100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 -</td>
<td>10101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 -</td>
<td>10110</td>
<td>SQDMULH (vector)</td>
</tr>
<tr>
<td>0 -</td>
<td>10111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11011</td>
<td>FMULX</td>
</tr>
<tr>
<td>0 0x</td>
<td>11100</td>
<td>FCMEQ (register)</td>
</tr>
<tr>
<td>0 0x</td>
<td>11101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11111</td>
<td>FRECPS</td>
</tr>
</tbody>
</table>
## Decode fields

<table>
<thead>
<tr>
<th>U size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1x</td>
<td>11000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11111</td>
<td>FRSQRTS</td>
</tr>
<tr>
<td>1 -</td>
<td>00001</td>
<td>UQADD</td>
</tr>
<tr>
<td>1 -</td>
<td>00101</td>
<td>UQSUB</td>
</tr>
<tr>
<td>1 -</td>
<td>00110</td>
<td>CMHI (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>00111</td>
<td>CMHS (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>01000</td>
<td>USHL</td>
</tr>
<tr>
<td>1 -</td>
<td>01001</td>
<td>UQSHL (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>01010</td>
<td>URSHL</td>
</tr>
<tr>
<td>1 -</td>
<td>01011</td>
<td>UQRSHL</td>
</tr>
<tr>
<td>1 -</td>
<td>10000</td>
<td>SUB (vector)</td>
</tr>
<tr>
<td>1 -</td>
<td>10001</td>
<td>CMEQ (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>10100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 -</td>
<td>10101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 -</td>
<td>10110</td>
<td>SQRDMULH (vector)</td>
</tr>
<tr>
<td>1 -</td>
<td>10111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11100</td>
<td>FCMGE (register)</td>
</tr>
<tr>
<td>1 0x</td>
<td>11101</td>
<td>FACGE</td>
</tr>
<tr>
<td>1 0x</td>
<td>11110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x</td>
<td>11000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x</td>
<td>11001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x</td>
<td>11010</td>
<td>FABD</td>
</tr>
</tbody>
</table>
### C4.6.11 Advanced SIMD scalar two-register miscellaneous

This section describes the encoding of the Advanced SIMD scalar two-register miscellaneous instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16| 12|11 10 9 |  5  4 | 0 |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 1 U | 1 1 1 1 0 | size | 1 0 0 0 | opcode | 1 0 | Rn | Rd |

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
</table>

- - 0000x Unallocated.
- - 00010 Unallocated.
- - 0010x Unallocated.
- - 00110 Unallocated.
- - 01111 Unallocated.
- - 1000x Unallocated.
- - 10011 Unallocated.
- - 10101 Unallocated.
- - 10111 Unallocated.
- - 1100x Unallocated.
- - 11110 Unallocated.
- 0x 011xx Unallocated.
- 0x 11111 Unallocated.
- 1x 10110 Unallocated.
- 1x 11100 Unallocated.
0 - 00011 SUQADD
0 - 00111 SQABS
0 - 01000 CMGT (zero)
0 - 01001 CMEQ (zero)
<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 01010</td>
<td>CMLT (zero)</td>
</tr>
<tr>
<td>0 - 01011</td>
<td>ABS</td>
</tr>
<tr>
<td>0 - 10010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 - 10100</td>
<td>SQXTN, SQXTN2</td>
</tr>
<tr>
<td>0 0x 10110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x 11010</td>
<td>FCVTNS (vector)</td>
</tr>
<tr>
<td>0 0x 11011</td>
<td>FCVTMS (vector)</td>
</tr>
<tr>
<td>0 0x 11100</td>
<td>FCVTAS (vector)</td>
</tr>
<tr>
<td>0 0x 11101</td>
<td>SCVT (vector, integer)</td>
</tr>
<tr>
<td>0 1x 01100</td>
<td>FCMGT (zero)</td>
</tr>
<tr>
<td>0 1x 01101</td>
<td>FCMEQ (zero)</td>
</tr>
<tr>
<td>0 1x 01110</td>
<td>FCMLT (zero)</td>
</tr>
<tr>
<td>0 1x 11010</td>
<td>FCVTPS (vector)</td>
</tr>
<tr>
<td>0 1x 11011</td>
<td>FCVTZS (vector, integer)</td>
</tr>
<tr>
<td>0 1x 11101</td>
<td>FRECPE</td>
</tr>
<tr>
<td>0 1x 11111</td>
<td>FRECPX</td>
</tr>
<tr>
<td>1 - 00011</td>
<td>USQADD</td>
</tr>
<tr>
<td>1 - 00111</td>
<td>SQNEG</td>
</tr>
<tr>
<td>1 - 01000</td>
<td>CMGE (zero)</td>
</tr>
<tr>
<td>1 - 01001</td>
<td>CMLE (zero)</td>
</tr>
<tr>
<td>1 - 01010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 - 01011</td>
<td>NEG (vector)</td>
</tr>
<tr>
<td>1 - 10010</td>
<td>SQXTUN, SQXTN2</td>
</tr>
<tr>
<td>1 - 10100</td>
<td>UQXTN, UQXTN2</td>
</tr>
<tr>
<td>1 0x 10110</td>
<td>FCVTXN, FCVTXN2</td>
</tr>
<tr>
<td>1 0x 11010</td>
<td>FCVTPU (vector)</td>
</tr>
<tr>
<td>1 0x 11011</td>
<td>FCVTMU (vector)</td>
</tr>
<tr>
<td>1 0x 11100</td>
<td>FCVTAU (vector)</td>
</tr>
<tr>
<td>1 0x 11101</td>
<td>UCVTF (vector, integer)</td>
</tr>
<tr>
<td>1 1x 01100</td>
<td>FCMGE (zero)</td>
</tr>
<tr>
<td>1 1x 01110</td>
<td>FCMLE (zero)</td>
</tr>
<tr>
<td>1 1x 01111</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
### C4.6.12 Advanced SIMD scalar x indexed element

This section describes the encoding of the Advanced SIMD scalar x indexed element instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

![Instruction Format](image)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>U size opcode</td>
<td></td>
</tr>
<tr>
<td>1 1x 11010</td>
<td>FCVTPU (vector)</td>
</tr>
<tr>
<td>1 1x 11011</td>
<td>FCVTZU (vector, integer)</td>
</tr>
<tr>
<td>1 1x 11101</td>
<td>FRSQRTTE</td>
</tr>
<tr>
<td>1 1x 11111</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

![Instruction Format](image)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>U size opcode</td>
<td></td>
</tr>
<tr>
<td>- - 0000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - 0010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - 0100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - 0110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - 1000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - 1010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>- - 111x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 - 0011</td>
<td>SQDMLAL, SQDMLAL2 (by element)</td>
</tr>
<tr>
<td>0 - 0111</td>
<td>SQDMLSL, SQDMLSL2 (by element)</td>
</tr>
<tr>
<td>0 - 1011</td>
<td>SQDMULL, SQDMULL2 (by element)</td>
</tr>
<tr>
<td>0 - 1100</td>
<td>SQDMLULH (by element)</td>
</tr>
<tr>
<td>0 - 1101</td>
<td>SQRDMULH (by element)</td>
</tr>
<tr>
<td>0 1x 0001</td>
<td>FMLA (by element)</td>
</tr>
<tr>
<td>0 1x 0101</td>
<td>FMLS (by element)</td>
</tr>
<tr>
<td>0 1x 1001</td>
<td>FMUL (by element)</td>
</tr>
<tr>
<td>1 - 0011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 - 0111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 - 1011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 - 110x</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.6.13 Advanced SIMD shift by immediate

This section describes the encoding of the Advanced SIMD shift by immediate instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>U</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>≠0000</td>
</tr>
</tbody>
</table>
```

Decoding fields

<table>
<thead>
<tr>
<th>U</th>
<th>size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1x</td>
<td>0001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>0101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>1001</td>
<td>FMULX (by element)</td>
</tr>
</tbody>
</table>
C4.6.14   Advanced SIMD table lookup

This section describes the encoding of the Advanced SIMD table lookup instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.
This section describes the encoding of the Advanced SIMD three different instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

### C4.6.15 Advanced SIMD three different

| [31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 | 0 | Q | 0 0 1 1 1 0 | op2 0 | Rm 0 len op 0 0 | Rn 0 | Rd 0 |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| x1 - - | Unallocated. |
| 00 00 0 | TBL - Single register variant on page C7-1372 |
| 00 00 1 | TBX - Single register variant on page C7-1374 |
| 00 01 0 | TBL - Two register variant on page C7-1372 |
| 00 01 1 | TBX - Two register variant on page C7-1374 |
| 00 10 0 | TBL - Three register variant on page C7-1372 |
| 00 10 1 | TBX - Three register variant on page C7-1374 |
| 00 11 0 | TBL - Four register variant on page C7-1372 |
| 00 11 1 | TBX - Four register variant on page C7-1374 |
| 1x - - | Unallocated. |
C4.6.16  Advanced SIMD three same

This section describes the encoding of the Advanced SIMD three same instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.
## C4.6 Data processing - SIMD and floating point

### Decode fields

<table>
<thead>
<tr>
<th>U size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0000</td>
<td>0 00001</td>
<td>SHADD</td>
</tr>
<tr>
<td>0 0010</td>
<td>0 00110</td>
<td>CMGT (register)</td>
</tr>
<tr>
<td>0 0101</td>
<td>0 01110</td>
<td>SQSHL</td>
</tr>
<tr>
<td>0 0110</td>
<td>0 01111</td>
<td>SQRSHL</td>
</tr>
<tr>
<td>0 0111</td>
<td>0 10000</td>
<td>ADD (vector)</td>
</tr>
<tr>
<td>0 1001</td>
<td>0 10010</td>
<td>MUL (vector)</td>
</tr>
<tr>
<td>0 1010</td>
<td>0 10100</td>
<td>SMAXP</td>
</tr>
<tr>
<td>0 1011</td>
<td>0 10110</td>
<td>FMAXNM (vector)</td>
</tr>
<tr>
<td>0 1101</td>
<td>0 11010</td>
<td>FMLA (vector)</td>
</tr>
<tr>
<td>0 1110</td>
<td>0 11100</td>
<td>FADD (vector)</td>
</tr>
<tr>
<td>0 1111</td>
<td>0 11110</td>
<td>FCMEQ (register)</td>
</tr>
</tbody>
</table>

### Instruction Page

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q U 0 1 1 0</td>
<td>size 1</td>
<td>Rm</td>
<td>opcode</td>
<td>1</td>
<td>Rn</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```
<table>
<thead>
<tr>
<th>U size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0x</td>
<td>11101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0x</td>
<td>11110</td>
<td>FMAX (vector)</td>
</tr>
<tr>
<td>0 0x</td>
<td>11111</td>
<td>FRECPs</td>
</tr>
<tr>
<td>0 00</td>
<td>00011</td>
<td>AND (vector)</td>
</tr>
<tr>
<td>0 01</td>
<td>00011</td>
<td>BIC (vector, register)</td>
</tr>
<tr>
<td>0 1x</td>
<td>11000</td>
<td>FMINNM (vector)</td>
</tr>
<tr>
<td>0 1x</td>
<td>11001</td>
<td>FMLS (vector)</td>
</tr>
<tr>
<td>0 1x</td>
<td>11010</td>
<td>FSUB (vector)</td>
</tr>
<tr>
<td>0 1x</td>
<td>11011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11100</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 1x</td>
<td>11110</td>
<td>FMIN (vector)</td>
</tr>
<tr>
<td>0 1x</td>
<td>11111</td>
<td>FRSQRTS</td>
</tr>
<tr>
<td>0 10</td>
<td>00011</td>
<td>ORR (vector, register)</td>
</tr>
<tr>
<td>0 11</td>
<td>00011</td>
<td>ORN (vector)</td>
</tr>
<tr>
<td>1 -</td>
<td>00000</td>
<td>UHADD</td>
</tr>
<tr>
<td>1 -</td>
<td>00001</td>
<td>UQADD</td>
</tr>
<tr>
<td>1 -</td>
<td>00010</td>
<td>URHADD</td>
</tr>
<tr>
<td>1 -</td>
<td>00100</td>
<td>UHSUB</td>
</tr>
<tr>
<td>1 -</td>
<td>00101</td>
<td>UQSUB</td>
</tr>
<tr>
<td>1 -</td>
<td>00110</td>
<td>CMHI (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>00111</td>
<td>CMHS (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>01000</td>
<td>USHL</td>
</tr>
<tr>
<td>1 -</td>
<td>01001</td>
<td>UQSHL (register)</td>
</tr>
<tr>
<td>1 -</td>
<td>01010</td>
<td>URSHL</td>
</tr>
<tr>
<td>1 -</td>
<td>01011</td>
<td>UQRSHL</td>
</tr>
<tr>
<td>1 -</td>
<td>01100</td>
<td>UMAX</td>
</tr>
<tr>
<td>1 -</td>
<td>01101</td>
<td>UMIN</td>
</tr>
<tr>
<td>1 -</td>
<td>01110</td>
<td>UABD</td>
</tr>
<tr>
<td>1 -</td>
<td>01111</td>
<td>UABA</td>
</tr>
<tr>
<td>1 -</td>
<td>10000</td>
<td>SUB (vector)</td>
</tr>
<tr>
<td>1 -</td>
<td>10001</td>
<td>CMEO (register)</td>
</tr>
</tbody>
</table>
This section describes the encoding of the Advanced SIMD two-register miscellaneous instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

### Decode fields

<table>
<thead>
<tr>
<th>U size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 -</td>
<td>10010</td>
<td>MLS (vector)</td>
</tr>
<tr>
<td>1 -</td>
<td>10011</td>
<td>PMUL</td>
</tr>
<tr>
<td>1 -</td>
<td>10100</td>
<td>UMAXP</td>
</tr>
<tr>
<td>1 -</td>
<td>10101</td>
<td>UMINP</td>
</tr>
<tr>
<td>1 -</td>
<td>10110</td>
<td>SQRDMULH (vector)</td>
</tr>
<tr>
<td>1 -</td>
<td>10111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11000</td>
<td>FMAXNMP (vector)</td>
</tr>
<tr>
<td>1 0x</td>
<td>11001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 0x</td>
<td>11010</td>
<td>FADDP (vector)</td>
</tr>
<tr>
<td>1 0x</td>
<td>11011</td>
<td>FMUL (vector)</td>
</tr>
<tr>
<td>1 0x</td>
<td>11100</td>
<td>FCMGE (register)</td>
</tr>
<tr>
<td>1 0x</td>
<td>11101</td>
<td>FACGE</td>
</tr>
<tr>
<td>1 0x</td>
<td>11110</td>
<td>FMAXP (vector)</td>
</tr>
<tr>
<td>1 0x</td>
<td>11111</td>
<td>FDIV (vector)</td>
</tr>
<tr>
<td>1 00</td>
<td>00011</td>
<td>EOR (vector)</td>
</tr>
<tr>
<td>1 01</td>
<td>00011</td>
<td>BSL</td>
</tr>
<tr>
<td>1 1x</td>
<td>11000</td>
<td>FMINNMP (vector)</td>
</tr>
<tr>
<td>1 1x</td>
<td>11001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x</td>
<td>11010</td>
<td>FABD</td>
</tr>
<tr>
<td>1 1x</td>
<td>11011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x</td>
<td>11100</td>
<td>FCMGT (register)</td>
</tr>
<tr>
<td>1 1x</td>
<td>11101</td>
<td>FACGT</td>
</tr>
<tr>
<td>1 1x</td>
<td>11110</td>
<td>FMINP (vector)</td>
</tr>
<tr>
<td>1 1x</td>
<td>11111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 10</td>
<td>00011</td>
<td>BIT</td>
</tr>
<tr>
<td>1 11</td>
<td>00011</td>
<td>BIF</td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>U</th>
<th>size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>REV64</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0001</td>
<td>REV16 (vector)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0010</td>
<td>SADLP</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0011</td>
<td>SUQADD</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0100</td>
<td>CLS (vector)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0101</td>
<td>CNT</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0110</td>
<td>SADALP</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0111</td>
<td>SQABS</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0100</td>
<td>CMGT (zero)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0101</td>
<td>CMEQ (zero)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0110</td>
<td>CMLT (zero)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1000</td>
<td>ABS</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1001</td>
<td>XTN, XTN2</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1010</td>
<td>SQXTN, SQXTN2</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0110</td>
<td>FCVTN, FCVTN2</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0111</td>
<td>FCVTL, FCVTL2</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1100</td>
<td>FRINTN (vector)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1101</td>
<td>FRINTM (vector)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1110</td>
<td>FCVTNS (vector)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1111</td>
<td>FCVTMS (vector)</td>
<td></td>
</tr>
<tr>
<td>U size</td>
<td>opcode</td>
<td>Instruction Page</td>
<td></td>
</tr>
<tr>
<td>-------</td>
<td>--------</td>
<td>---------------------------</td>
<td></td>
</tr>
<tr>
<td>0 0x 11100</td>
<td>FCVTAS (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0x 11101</td>
<td>SCVTF (vector, integer)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 01100</td>
<td>FCMGT (zero)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 01101</td>
<td>FCMEQ (zero)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 01110</td>
<td>FCMLT (zero)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 01111</td>
<td>FABS (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11000</td>
<td>FRINTP (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11001</td>
<td>FRINTZ (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11010</td>
<td>FCVTPS (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11011</td>
<td>FCVTZS (vector, integer)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11100</td>
<td>URECPE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11101</td>
<td>FRECPE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1x 11111</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00000</td>
<td>REV32 (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00001</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00010</td>
<td>UADDLP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00011</td>
<td>USQADD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00100</td>
<td>CLZ (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00110</td>
<td>UADALP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 00111</td>
<td>SQNEG</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 01000</td>
<td>CMGE (zero)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 01001</td>
<td>CMLE (zero)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 01010</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 01011</td>
<td>NEG (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 10010</td>
<td>SQXTUN, SQXTUN2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 10011</td>
<td>SHLL, SHLL2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 10100</td>
<td>UQXTN, UQXTN2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0x 10110</td>
<td>FCVTXN, FCVTXN2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0x 10111</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0x 11000</td>
<td>FRINTA (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0x 11001</td>
<td>FRINTX (vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0x 11010</td>
<td>FCVTNU (vector)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
C4.6.18 Advanced SIMD vector x indexed element

This section describes the encoding of the Advanced SIMD vector x indexed element instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 O U 0 1 1 1 size L M Rm opc0de H 0 Rn Rd</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>U size opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0x 11011</td>
<td>FCVTMU (vector)</td>
</tr>
<tr>
<td>1 0x 11100</td>
<td>FCVTAU (vector)</td>
</tr>
<tr>
<td>1 0x 11101</td>
<td>UCVTF (vector, integer)</td>
</tr>
<tr>
<td>1 00 00101</td>
<td>NOT</td>
</tr>
<tr>
<td>1 01 00101</td>
<td>RBIT (vector)</td>
</tr>
<tr>
<td>1 1x 00101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x 01100</td>
<td>FCMGE (zero)</td>
</tr>
<tr>
<td>1 1x 01101</td>
<td>FCMLE (zero)</td>
</tr>
<tr>
<td>1 1x 01110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x 01111</td>
<td>FNEG (vector)</td>
</tr>
<tr>
<td>1 1x 11000</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x 11001</td>
<td>FRINTI (vector)</td>
</tr>
<tr>
<td>1 1x 11010</td>
<td>FCVTPU (vector)</td>
</tr>
<tr>
<td>1 1x 11011</td>
<td>FCVTZU (vector, integer)</td>
</tr>
<tr>
<td>1 1x 11100</td>
<td>URSQRTE</td>
</tr>
<tr>
<td>1 1x 11101</td>
<td>FRSQRT (vector)</td>
</tr>
<tr>
<td>1 1x 11110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1x 11111</td>
<td>FSQRT (vector)</td>
</tr>
</tbody>
</table>
### C4.6.19 Cryptographic AES

This section describes the encoding of the Cryptographic AES instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>size</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1x</td>
</tr>
<tr>
<td>0</td>
<td>1x</td>
</tr>
<tr>
<td>0</td>
<td>1x</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
</tr>
</tbody>
</table>
### C4.6.20 Cryptographic three-register SHA

This section describes the encoding of the Cryptographic three-register SHA instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 0</td>
<td>size 1 0 1 0 0</td>
<td>opcode 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

#### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>x1xxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>000xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>1xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>x1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>00100</td>
<td>AESE</td>
</tr>
<tr>
<td>00</td>
<td>00101</td>
<td>AESD</td>
</tr>
<tr>
<td>00</td>
<td>00110</td>
<td>AESMC</td>
</tr>
<tr>
<td>00</td>
<td>00111</td>
<td>AESIMC</td>
</tr>
<tr>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 0</td>
<td>size 0</td>
<td>opcode 0</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

#### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>x1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>000</td>
<td>SHA1C</td>
</tr>
<tr>
<td>00</td>
<td>001</td>
<td>SHA1P</td>
</tr>
<tr>
<td>00</td>
<td>010</td>
<td>SHA1M</td>
</tr>
<tr>
<td>00</td>
<td>011</td>
<td>SHA1SU0</td>
</tr>
<tr>
<td>00</td>
<td>100</td>
<td>SHA256H</td>
</tr>
<tr>
<td>00</td>
<td>101</td>
<td>SHA256H2</td>
</tr>
<tr>
<td>00</td>
<td>110</td>
<td>SHA256SU1</td>
</tr>
<tr>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.6.21  **Cryptographic two-register SHA**

This section describes the encoding of the Cryptographic two-register SHA instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16| 12 11 10 9 | 5 4 | 0 |
|0 1 0 1 1 1 0| size | 1 0 1 0 0| opcode | 1 0 | Rn | Rd |
```

### Decode fields

<table>
<thead>
<tr>
<th>size</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>- xx1xx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>- x1xxx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>- 1xxxx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>x1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00 0000</td>
<td>SHA1H</td>
<td></td>
</tr>
<tr>
<td>00 0001</td>
<td>SHA1SU1</td>
<td></td>
</tr>
<tr>
<td>00 0010</td>
<td>SHA256SU0</td>
<td></td>
</tr>
<tr>
<td>00 0011</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

C4.6.22  **Floating-point compare**

This section describes the encoding of the Floating-point compare instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16| 16| 15 14 13 12|11 10 9 | 5 4 | 0 |
|M 0 S|1 1 1 1 0| type | 1 | Rm | op | 1 0 0 0 | Rn | opcode2 |
```

### Decode fields

<table>
<thead>
<tr>
<th>M</th>
<th>S</th>
<th>type</th>
<th>op</th>
<th>opcode2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>xxx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>xxxlx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>xx1xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>x1</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>0 0 00 00 0000</td>
<td>FCMP</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ARM DDI 0487A.k_iss10775  Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.  ID092916  Non-Confidential  C4-259
### C4.6.23 Floating-point conditional compare

This section describes the encoding of the Floating-point conditional compare instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

<table>
<thead>
<tr>
<th>M</th>
<th>S</th>
<th>type</th>
<th>op</th>
<th>opcode2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>01000</td>
<td>FCMP</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>10000</td>
<td>FCMPE</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>11000</td>
<td>FCMPE</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>00000</td>
<td>FCMP</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>01000</td>
<td>FCMPE</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>10000</td>
<td>FCMPE</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>11000</td>
<td>FCMPE</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>

### C4.6.24 Floating-point conditional select

This section describes the encoding of the Floating-point conditional select instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

<table>
<thead>
<tr>
<th>M</th>
<th>S</th>
<th>type</th>
<th>op</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>0</td>
<td>FCCMP - Single-precision variant on page C7-843</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>FCCMPE - Single-precision variant on page C7-845</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>FCCMP - Double-precision variant on page C7-843</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>1</td>
<td>FCCMPE - Double-precision variant on page C7-845</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>
### C4.6.25 Floating-point data-processing (1 source)

This section describes the encoding of the Floating-point data-processing (1 source) instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

#### Decode fields

<table>
<thead>
<tr>
<th>M</th>
<th>S</th>
<th>type</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>x1xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1xxxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

- **0 0 00** FMOV (register) - Single-precision variant on page C7-974
- **0 0 00** FABS (scalar) - Single-precision variant on page C7-831
- **0 0 00** FNEG (scalar) - Single-precision variant on page C7-993
- **0 0 00** FSQRT (scalar) - Single-precision variant on page C7-1038
- **0 0 00** Unallocated.
- **0 0 00** FCVT - Single-precision to double-precision variant on page C7-869
- **0 0 00** Unallocated.
- **0 0 00** FCVT - Single-precision to half-precision variant on page C7-869
- **0 0 00** FRINTN (scalar) - Single-precision variant on page C7-1019
- **0 0 00** FRINTP (scalar) - Single-precision variant on page C7-1023
- **0 0 00** FRINTM (scalar) - Single-precision variant on page C7-1015
### C4.6.26 Floating-point data-processing (2 source)

This section describes the encoding of the Floating-point data-processing (2 source) instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

<table>
<thead>
<tr>
<th>Field</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M S</td>
<td>type opcode</td>
<td></td>
</tr>
<tr>
<td>0 0 0</td>
<td>001011</td>
<td>FRINTZ (scalar) - Single-precision variant on page C7-1031</td>
</tr>
<tr>
<td>0 0 0</td>
<td>001100</td>
<td>FRINTA (scalar) - Single-precision variant on page C7-1007</td>
</tr>
<tr>
<td>0 0 0</td>
<td>001110</td>
<td>FRINTX (scalar) - Single-precision variant on page C7-1027</td>
</tr>
<tr>
<td>0 0 0</td>
<td>001111</td>
<td>FRINTI (scalar) - Single-precision variant on page C7-1011</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000000</td>
<td>FMOV (register) - Double-precision variant on page C7-974</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000001</td>
<td>FABS (scalar) - Double-precision variant on page C7-831</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000010</td>
<td>FNEG (scalar) - Double-precision variant on page C7-993</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000011</td>
<td>FSQRT (scalar) - Double-precision variant on page C7-1038</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000100</td>
<td>FCVT - Double-precision to single-precision variant on page C7-869</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 01</td>
<td>000111</td>
<td>FCVT - Double-precision to half-precision variant on page C7-869</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001000</td>
<td>FRINTN (scalar) - Double-precision variant on page C7-1019</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001001</td>
<td>FRINTP (scalar) - Double-precision variant on page C7-1023</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001010</td>
<td>FRINTM (scalar) - Double-precision variant on page C7-1015</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001011</td>
<td>FRINTZ (scalar) - Double-precision variant on page C7-1031</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001100</td>
<td>FRINTA (scalar) - Double-precision variant on page C7-1007</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001110</td>
<td>FRINTX (scalar) - Double-precision variant on page C7-1027</td>
</tr>
<tr>
<td>0 0 01</td>
<td>001111</td>
<td>FRINTI (scalar) - Double-precision variant on page C7-1011</td>
</tr>
<tr>
<td>0 0 10</td>
<td>00xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 11</td>
<td>000100</td>
<td>FCVT - Half-precision to single-precision variant on page C7-869</td>
</tr>
<tr>
<td>0 0 11</td>
<td>000101</td>
<td>FCVT - Half-precision to double-precision variant on page C7-869</td>
</tr>
<tr>
<td>0 0 11</td>
<td>00011x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 11</td>
<td>001101</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 - -</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.6.27 Floating-point data-processing (3 source)

This section describes the encoding of the Floating-point data-processing (3 source) instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.
### Floating-point immediate

This section describes the encoding of the Floating-point immediate instruction class. This section is decoded from Data processing - SIMD and floating point on page C4-233.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
<td>0</td>
<td>S</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>type</td>
</tr>
</tbody>
</table>

#### Decode fields

<table>
<thead>
<tr>
<th>M</th>
<th>S</th>
<th>type</th>
<th>o1</th>
<th>o0</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>000</td>
<td>0</td>
<td>0</td>
<td>FMADD - Single-precision variant on page C7-931</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>000</td>
<td>0</td>
<td>1</td>
<td>FMSUB - Single-precision variant on page C7-979</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>001</td>
<td>0</td>
<td>0</td>
<td>FNADD - Single-precision variant on page C7-994</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>001</td>
<td>0</td>
<td>1</td>
<td>FNMADD - Single-precision variant on page C7-996</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>0</td>
<td>0</td>
<td>FMADD - Double-precision variant on page C7-931</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>0</td>
<td>1</td>
<td>FMSUB - Double-precision variant on page C7-979</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>1</td>
<td>0</td>
<td>FNADD - Double-precision variant on page C7-994</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>010</td>
<td>1</td>
<td>1</td>
<td>FNMADD - Double-precision variant on page C7-996</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

| 31 30 29 28|27 26 25 24|23 22 21 20| 13|12|11|10 | 9 | 5 4 | 0 |
|------|------|------|----|----|----|----|----|------|------|------|
| M | 0 | S | 1 | 1 | 1 | 0 | type | 1 | imm8 | 1 | 0 | imm5 | Rd |

#### Decode fields

<table>
<thead>
<tr>
<th>M</th>
<th>S</th>
<th>type</th>
<th>imm5</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>xxxx1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>xxx1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>xx1xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>x1xxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
C4.6.29 Conversion between floating-point and fixed-point

This section describes the encoding of the Conversion between floating-point and fixed-point instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 16|15 10 9 5 4 |0 | sf | S | 1 |1 |1 |0 |type |0 |mode |opcode | scale | Rn | Rd |

Decode fields

<table>
<thead>
<tr>
<th>sf</th>
<th>S</th>
<th>type</th>
<th>rmode</th>
<th>opcode</th>
<th>scale</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1xx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>x0</td>
<td>00x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>x1</td>
<td>01x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0x</td>
<td>00x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1x</td>
<td>01x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0xxxx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>010</td>
<td>-</td>
<td>SCVT (scalar, fixed-point) - 32-bit to single-precision variant on page C7-1177</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>011</td>
<td>-</td>
<td>UCVT (scalar, fixed-point) - 32-bit to single-precision variant on page C7-1403</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>11</td>
<td>000</td>
<td>-</td>
<td>FCVT (scalar, fixed-point) - Single-precision to 32-bit variant on page C7-914</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>11</td>
<td>001</td>
<td>-</td>
<td>FCVTZU (scalar, fixed-point) - Single-precision to 32-bit variant on page C7-923</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>010</td>
<td>-</td>
<td>SCVT (scalar, fixed-point) - 32-bit to double-precision variant on page C7-1177</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>011</td>
<td>-</td>
<td>UCVT (scalar, fixed-point) - 32-bit to double-precision variant on page C7-1403</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>11</td>
<td>000</td>
<td>-</td>
<td>FCVT (scalar, fixed-point) - Double-precision to 32-bit variant on page C7-914</td>
</tr>
</tbody>
</table>
### C4.6.30 Conversion between floating-point and integer

This section describes the encoding of the Conversion between floating-point and integer instruction class. This section is decoded from *Data processing - SIMD and floating point* on page C4-233.

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
sf 0 S 1 1 1 0 1 0 0 0 0 0 Rn Rd
```

#### Decode fields

<table>
<thead>
<tr>
<th>sf</th>
<th>S</th>
<th>type</th>
<th>rmode</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>11</td>
<td>001</td>
<td>FCVTZU (scalar, fixed-point) - Double-precision to 32-bit variant on page C7-923</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>010</td>
<td>SCVTF (scalar, fixed-point) - 64-bit to single-precision variant on page C7-1177</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>011</td>
<td>UCVTF (scalar, fixed-point) - 64-bit to single-precision variant on page C7-1403</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>11</td>
<td>000</td>
<td>FCVTZS (scalar, fixed-point) - Single-precision to 64-bit variant on page C7-914</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>11</td>
<td>001</td>
<td>FCVTZU (scalar, fixed-point) - Single-precision to 64-bit variant on page C7-923</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>010</td>
<td>SCVTF (scalar, fixed-point) - 64-bit to double-precision variant on page C7-1177</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>011</td>
<td>UCVTF (scalar, fixed-point) - 64-bit to double-precision variant on page C7-1403</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>11</td>
<td>000</td>
<td>FCVTZS (scalar, fixed-point) - Double-precision to 64-bit variant on page C7-914</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>11</td>
<td>001</td>
<td>FCVTZU (scalar, fixed-point) - Double-precision to 64-bit variant on page C7-923</td>
</tr>
</tbody>
</table>

#### Instruction Page

- **0 0 00 x1 11x**: Unallocated.
<table>
<thead>
<tr>
<th>sf</th>
<th>S</th>
<th>type</th>
<th>rmode</th>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>000</td>
<td>FCVTNS (scalar) - Single-precision to 32-bit variant on page C7-893</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>001</td>
<td>FCVTNU (scalar) - Single-precision to 32-bit variant on page C7-897</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>010</td>
<td>SCVTF (scalar, integer) - 32-bit to single-precision variant on page C7-1179</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>011</td>
<td>UCVTF (scalar, integer) - 32-bit to single-precision variant on page C7-1405</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>100</td>
<td>FCVTAS (scalar) - Single-precision to 32-bit variant on page C7-873</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>101</td>
<td>FCVTAU (scalar) - Single-precision to 32-bit variant on page C7-877</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>110</td>
<td>FMOV (general) - Single-precision to 32-bit variant on page C7-975</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>111</td>
<td>FMOV (general) - 32-bit to single-precision variant on page C7-975</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>000</td>
<td>FCVTPS (scalar) - Single-precision to 32-bit variant on page C7-901</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>001</td>
<td>FCVTPU (scalar) - Single-precision to 32-bit variant on page C7-905</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1x</td>
<td>11x</td>
<td>Unallocated</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>000</td>
<td>FCVTMS (scalar) - Single-precision to 32-bit variant on page C7-883</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>001</td>
<td>FCVTMU (scalar) - Single-precision to 32-bit variant on page C7-887</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>000</td>
<td>FCVTZS (scalar, integer) - Single-precision to 32-bit variant on page C7-916</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>001</td>
<td>FCVTZU (scalar, integer) - Single-precision to 32-bit variant on page C7-925</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>11x</td>
<td>Unallocated</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>000</td>
<td>FCVTNS (scalar) - Double-precision to 32-bit variant on page C7-893</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>001</td>
<td>FCVTNU (scalar) - Double-precision to 32-bit variant on page C7-897</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>010</td>
<td>SCVTF (scalar, integer) - 32-bit to double-precision variant on page C7-1179</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>011</td>
<td>UCVTF (scalar, integer) - 32-bit to double-precision variant on page C7-1405</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>000</td>
<td>FCVTAS (scalar) - Double-precision to 32-bit variant on page C7-873</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>101</td>
<td>FCVTAU (scalar) - Double-precision to 32-bit variant on page C7-877</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>01</td>
<td>000</td>
<td>FCVTPS (scalar) - Double-precision to 32-bit variant on page C7-901</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>01</td>
<td>001</td>
<td>FCVTPU (scalar) - Double-precision to 32-bit variant on page C7-905</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>000</td>
<td>FCVTMS (scalar) - Double-precision to 32-bit variant on page C7-883</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>001</td>
<td>FCVTMU (scalar) - Double-precision to 32-bit variant on page C7-887</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>000</td>
<td>FCVTZS (scalar, integer) - Double-precision to 32-bit variant on page C7-916</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>001</td>
<td>FCVTZU (scalar, integer) - Double-precision to 32-bit variant on page C7-925</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>11x</td>
<td>Unallocated</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>11x</td>
<td>Unallocated</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>000</td>
<td>FCVTNS (scalar) - Single-precision to 64-bit variant on page C7-893</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>001</td>
<td>FCVTNU (scalar) - Single-precision to 64-bit variant on page C7-897</td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>sf</th>
<th>S</th>
<th>type</th>
<th>rmode</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>010</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>011</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>100</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>00</td>
<td>101</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>01</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>01</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>10</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>10</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>11</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>11</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>x1</td>
<td>11x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>010</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>011</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>100</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>101</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>110</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>00</td>
<td>111</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>01</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>01</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>1x</td>
<td>11x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>10</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>10</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>11</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>11</td>
<td>001</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>10</td>
<td>x0</td>
<td>11x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>10</td>
<td>01</td>
<td>110</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>10</td>
<td>01</td>
<td>111</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>10</td>
<td>1x</td>
<td>11x</td>
</tr>
</tbody>
</table>
Chapter C5
The A64 System Instruction Class

This chapter describes the A64 System instruction class, and the System instruction class encoding space, that is a subset of the System registers encoding space. It contains the following sections:

- The System instruction class encoding space on page C5-270.
- Special-purpose registers on page C5-293.
- A64 system instructions for cache maintenance on page C5-347.
- A64 system instructions for address translation on page C5-365.
- A64 system instructions for TLB maintenance on page C5-378.

See General information about the A64 instruction descriptions on page C2-137 for information about entries used in the instruction encoding descriptions.
C5.1 The System instruction class encoding space

Part of the A64 instruction encoding space is assigned to instructions that access the System register encoding space. These instructions provide:

- Access to System registers, including the debug registers, that provide system control, and system status information.
- Access to Special-purpose registers such as SPSR_ELx, ELR_ELx, and the equivalent fields of the Process State.
- The cache and TLB maintenance instructions and address translation instructions.
- Barriers and the CLREX instruction.
- Architectural hint instructions.

This section describes the general model for accessing this functionality.

Note

- See Fixed values in AArch64 instruction and System register descriptions on page C2-137 for information about abbreviations used in the System instruction descriptions.

In AArch32 state much of this functionality is provided through the System register interface described in The AArch32 System register interface on page G1-3877. In AArch64 state, the parameters used to characterize the System register encoding space are \{op0, op1, CRn, CRm, op2\}. These are based on the parameters that characterize the AArch32 System register encoding space, which reflect the original implementation of these registers, as described in Background to the System register interface on page G1-3879. In ARMv8, there is no particular significance to the naming of these parameters, and no functional distinction between the opn parameters and the CRx parameters.

Principles of the System instruction class encoding describes some general properties of these encodings. System instruction class encoding overview on page C5-271 then describes the top-level encoding of these instructions, and the following sections then describe the next level of the encoding hierarchy:

- \(\text{op0} = 0b00\), architectural hints, barriers and CLREX, and PSTATE access on page C5-272.
- \(\text{op0} = 0b01\), cache maintenance, TLB maintenance, and address translation instructions on page C5-275.
- \(\text{op0} = 0b10\), Moves to and from debug and trace System registers on page C5-279.
- \(\text{op0} = 0b11\), Moves to and from non-debug System registers and Special-purpose registers on page C5-281.
- Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291.

C5.1.1 Principles of the System instruction class encoding

In ARMv8, an encoding in the System instruction space is identified by a set of arguments, \{op0, op1, CRn, CRm, op2\}. These form an encoding hierarchy, where:

\(\text{op0}\)

Defines the top-level division of the encoding space, see System instruction class encoding overview on page C5-271.

\(\text{op1}\)

Identifies the lowest Exception level at which the encoding is accessible, as follows:

- Accessible at EL0 \(\text{op1}\) has the value 3.
- Accessible at EL1 \(\text{op1}\) has the value 0, 1, or 2. The value is the same as the \(\text{op1}\) value used to access the equivalent AArch32 register.
- Accessible at EL2 \(\text{op1}\) has the value 4.
- Accessible at EL3 \(\text{op1}\) has the value 6.

ARM strongly recommends that implementers adopt this use of \(\text{op1}\) when using the IMPLEMENTATION DEFINED regions of the encoding space described in Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291.
System register width

In AArch64 state, each encoding in the System instruction space can provide access to a 64-bit register. An AArch64 System register is described as either a 32-bit register or a 64-bit register. For a 32-bit register, the upper bits, bits[63:32], are RES0.

C5.1.2 System instruction class encoding overview

The encoding of the System instruction class describes each instruction as being either:
• A transfer to a System register. This is a System instruction with the semantics of a write.
• A transfer from a System register. This is a System instruction with the semantics of a read.

A System instruction that initiates an operation operates as if it was making a transfer to a register.

In the AArch64 instruction set, the decode structure for the System instruction class is:

```
| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 16 15 12 11 8 7 5 4 0 |
+-----------------------+-----------------------+-----------------------+
| 1 1 0 1 0 1 0 0 L Op0 Op1 CRn CRm Op2 Rt |
```

The value of L indicates the transfer direction:
• 0 Transfer to System register.
• 1 Transfer from System register.

The op0 field is the top level encoding of the System instruction type. Its possible values are:

- **0b00** These encodings provide:
  • Instructions with an immediate field for accessing PSTATE, the current PE state.
  • The architectural hint instructions.
  • Barriers and the CLREX instruction.

For more information about these encodings, see op0==0b00, architectural hints, barriers and CLREX, and PSTATE access on page C5-272.

- **0b01** These encodings provide the cache maintenance, TLB maintenance, and address translation instructions.

  ________ Note __________
  These are equivalent to operations in the AArch32 (coproc==0b1111) encoding space.

  For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions on page C5-275.

- **0b10** These encodings provide moves to and from:
  • Legacy AArch32 System registers for execution environments, to provide access to these registers from higher exception levels that are using AArch64.
  • Debug and trace registers.

  ________ Note __________
  These are equivalent to the registers in the AArch32 (coproc==0b1110) encoding space.

  For more information, see op0==0b10, Moves to and from debug and trace System registers on page C5-279.

- **0b11** These encodings provide:
  • Moves to and from Non-debug System registers. The accessed registers provide system control, and system status information.
The accessed registers are equivalent to the registers in the AArch32 (coproc==0b1111) encoding space.

- Access to Special-purpose registers.

For more information, see Instructions for accessing Special-purpose registers on page C5-290 and Instructions for accessing non-debug System registers on page C5-281.

**UNDEFINED behaviors**

In the System register instruction encoding space, the following principles apply:

- All unallocated encodings are treated as UNDEFINED.
- All encodings with \( L=1 \) and \( \text{op0}=0b0x \) are UNDEFINED, except for encodings in the area reserved for IMPLEMENTATION DEFINED use, see Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291.

For registers and operations that are accessible from a particular Exception level, any attempt to access those registers from a lower Exception level is UNDEFINED.

If a particular Exception level:

- Defines a register to be RO, then any attempt to write to that register, at that Exception level, is UNDEFINED. This means that any access to that register with \( L=0 \) is UNDEFINED.
- Defines a register to be WO, then any attempt to read from that register, at that Exception level, is UNDEFINED. This means that any access to that register with \( L=1 \) is UNDEFINED.

For IMPLEMENTATION DEFINED encoding spaces, the treatment of the encodings is IMPLEMENTATION DEFINED, but see the recommendation in Principles of the System instruction class encoding on page C5-270.

### C5.1.3 \( \text{op0}=0b\text{00} \), architectural hints, barriers and CLREX, and PSTATE access

The different groups of System register instructions with \( \text{op0}=0b\text{00} \):

- Are identified by the value of \( \text{CRn} \).
- Are always encoded with a value of 0b11111 in the \( \text{Rt} \) field.

The encoding of these instructions is:

\[
\begin{array}{cccccccccccccccc}
\text{CRn} & \text{CRm} & \text{op2} & \text{Rt} \\
\text{CRn} & \text{CRm} & \text{op2} & \text{Rt} \\
\end{array}
\]

The encoding of the \( \text{CRn} \) field is as follows:

- **0b0010** See Architectural hint instructions.
- **0b0011** See Barriers and CLREX on page C5-273.
- **0b0100** See Instructions for accessing the PSTATE fields on page C5-274.

**Architectural hint instructions**

Within the \( \text{op0}=0b\text{00} \) encodings, the architectural hint instructions are identified by \( \text{CRn} \) having the value 0b0010. The encoding of these instructions is:

\[
\begin{array}{cccccccccccccccc}
\text{CRn} & \text{CRm} & \text{op2} & \text{Rt} \\
\text{CRn} & \text{CRm} & \text{op2} & \text{Rt} \\
\end{array}
\]

The value of \( \text{op<6:0>} \), formed by concatenating the \( \text{CRn} \) and \( \text{op2} \) fields, determines the hint instruction as follows:

- **0b0000000** NOP instruction. This has no effect on architectural state other than to advance the PC.
The A64 System Instruction Class
C5.1 The System instruction class encoding space

0b0000001  YIELD instruction.
0b0000010  WFE instruction.
0b0000011  WFI instruction.
0b0000100  SEV instruction.
0b0000101  SEVL instruction.
0b0000110-0b1111111

Unallocated values. These encodings behave as NOPs.

--- Note ---

- Instruction encodings with bits[4:0] not set to 0b11111 are UNDEFINED.
- The operation of the A64 instructions for architectural hints are identical to the corresponding A32 and T32 instructions.

For more information about:
- The WFE, WFI, SEV, and SEVL instructions, see Mechanisms for entering a low-power state on page D1-1599.
- The YIELD instruction, see Software control features and EL0 on page B1-64.

Barriers and CLREX

Within the op0==0b00 encodings, the barriers and CLREX instructions are identified by CRn having the value 0b0011. The encoding of these instructions is:

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>op0</td>
<td>op1</td>
<td>CRn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

The value of op2 determines the instruction, as follows. For the DSB and DMB instructions, CRn controls the instruction options.

0b010  CLREX instruction. The value of CRn is ignored.
0b100  DSB instruction. The value of CRn sets the option type, see Table C5-1.
0b101  DMB instruction. The value of CRn sets the option type, see Table C5-1.
0b110  ISB instruction. The value of CRn is ignored.
0b000, 0b001, 0b011, 0b111

UNDEFINED.

--- Note ---

Instruction encodings with bits[4:0] not set to 0b11111 are UNDEFINED.

Table C5-1 shows the CRn encodings for the data barrier option types.

<table>
<thead>
<tr>
<th>CRn value</th>
<th>Option, for DMB and DSB</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td>OSHLD</td>
<td>Outer Shareable, load</td>
</tr>
<tr>
<td>0010</td>
<td>OSHST</td>
<td>Outer Shareable, store</td>
</tr>
<tr>
<td>0011</td>
<td>OSH</td>
<td>Outer Shareable, all</td>
</tr>
<tr>
<td>0101</td>
<td>NSHLD</td>
<td>Non-shareable, load</td>
</tr>
<tr>
<td>0110</td>
<td>NSHST</td>
<td>Non-shareable, store</td>
</tr>
<tr>
<td>0111</td>
<td>NSH</td>
<td>Non-shareable, all</td>
</tr>
</tbody>
</table>
Note

The operation of the A64 instructions for barriers and CLREX are identical to the corresponding A32 and T32 instructions.

For more information about:
• The barrier instructions, see Memory barriers on page B2-87.
• The CLREX instruction, see Synchronization and semaphores on page B2-108.

Instructions for accessing the PSTATE fields

Within the op0==0b00 encodings, the instructions that can be used to modify PSTATE fields directly are identified by Crn having the value 0b0100. The encoding of these instructions is:

<table>
<thead>
<tr>
<th>CRm value</th>
<th>Option, for DMB and DSB</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>1001</td>
<td>ISHLD</td>
<td>Inner Shareable, load</td>
</tr>
<tr>
<td>1010</td>
<td>ISHST</td>
<td>Inner Shareable, store</td>
</tr>
<tr>
<td>1011</td>
<td>ISH</td>
<td>Inner Shareable, all</td>
</tr>
<tr>
<td>1101</td>
<td>LD</td>
<td>Full system, load</td>
</tr>
<tr>
<td>1110</td>
<td>ST</td>
<td>Full system, store</td>
</tr>
<tr>
<td>0000, 0100, 1000, 1100</td>
<td>#&lt;imm&gt;</td>
<td>Full system, all</td>
</tr>
<tr>
<td>1111</td>
<td>SY</td>
<td>Full system, all</td>
</tr>
</tbody>
</table>

Note: #<imm> is a 4-bit unsigned immediate in the range 0-15, encoded in the CRn field.

- MSR DAIFSet, #Imm4 ; Used to set any or all of DAIF to 1
- MSR DAIFClr, #Imm4 ; Used to clear any or all of DAIF to 0
- MSR SP5el, #Imm1 ; Used to select the Stack Pointer, between SP_EL0 and SP_ELx

The value of op2 selects the instruction form, which defines the constraints on the values of the op1 and Imm4 arguments, as follows:

op2==0b101 Selects the MSR SP5el instruction.

op1 must be 0b000.

This instruction is accessible at EL1 or higher.

Imm4<3:1> selects the accessed stack pointer, as follows:

0 Selects SP_EL0.

1 Selects SP_ELx on page K12-5664, where x is the number of the current Exception level, 1, 2, or 3.

Imm4<3:1> are SBZ.

op2==0b110 Selects the MSR DAIFSet instruction, that sets the specified PSTATE.{D, A, I, F} bits to 1.

op1 must be 0b011.

This instruction is accessible at EL1 or higher, and when the value of the SCTLR_EL1.UMA bit is 1 it is also accessible at EL0.
Imm4 determines which of the PSTATE.\{D, A, I, F\} bits are set to 1, as follows:
- \(\text{Imm4}<3>\) If this bit is set to 1 then the D bit is set to 1, otherwise the D bit is not changed.
- \(\text{Imm4}<2>\) If this bit is set to 1 then the A bit is set to 1, otherwise the A bit is not changed.
- \(\text{Imm4}<1>\) If this bit is set to 1 then the I bit is set to 1, otherwise the I bit is not changed.
- \(\text{Imm4}<0>\) If this bit is set to 1 then the F bit is set to 1, otherwise the F bit is not changed.

\(\text{op2}==0b111\)

Selects the MSR DAIFClr instruction, that clears the specified PSTATE.\{D, A, I, F\} bits to 0.
\(\text{op1}\) must be 0b011.

This instruction is accessible at EL1 or higher, and when the value of the SCTLR_EL1.UMA bit is 1 it is also accessible at EL0.

\(\text{Imm4}\) determines which of the PSTATE.\{D, A, I, F\} bits is cleared to 0, as follows:
- \(\text{Imm4}<3>\) If this bit is set to 1 then the D bit is cleared to 0, otherwise the D bit is not changed.
- \(\text{Imm4}<2>\) If this bit is set to 1 then the A bit is cleared to 0, otherwise the A bit is not changed.
- \(\text{Imm4}<1>\) If this bit is set to 1 then the I bit is cleared to 0, otherwise the I bit is not changed.
- \(\text{Imm4}<0>\) If this bit is set to 1 then the F bit is cleared to 0, otherwise the F bit is not changed.

All other combinations of \(\text{op1}\) and \(\text{op2}\) are reserved, and the corresponding instructions are UNDEFINED.

---

**Note**

For PSTATE updates, instruction encodings with bits[4:0] not set to 0b11111 are UNDEFINED.

---

Writes to PSTATE.\{D, A, I, F\} occur in program order without the need for additional synchronization. Changing PSTATE.SPSel to use EL0 synchronizes any updates to SP_EL0 that have been written by an MSR to SP_EL0, without the need for additional synchronization.

### C5.1.4 \(\text{op0}==0b01\), cache maintenance, TLB maintenance, and address translation instructions

The System instructions are encoded with \(\text{op0}==0b01\). The different groups of System instructions are identified by the values of CRn and CRm, except that some of this encoding space is reserved for IMPLEMENTATION DEFINED functionality. The encoding of these instructions is:

\[
\begin{array}{ccccccccccccc}
\text{Xt} & 0 & 8 & 5 & 4 & 12 & 11 & 19 & 18 & 20 & 21 & 22 & 23 & 24 & 25 & 26 & 27 & 28 & 29 & 30 & 31 \\
\text{op0} & \text{CRm} & \text{CRn} & \text{op2} & \end{array}
\]

The grouping of these instructions depending on the CRn and CRm fields is as follows:

- **CRn==7** The instruction group is determined by the value of CRn, as follows:
  - **CRn==\{1, 5\}** Instruction cache maintenance instructions.
  - **CRn==4** Data cache zero operation.
  - **CRn==\{6, 10, 11, 14\}** Data cache maintenance instructions.
    - See *Cache maintenance instructions, and data cache zero* on page C5-276.
  - **CRn==8** See *Address translation instructions* on page C5-277.
- **CRn==8** See *TLB maintenance instructions* on page C5-278.
- **CRn==\{11, 15\}** See *Reserved encoding space for IMPLEMENTATION DEFINED instructions* on page C5-279.
Cache maintenance instructions, and data cache zero

Table C5-2 lists the Cache maintenance instructions and their encodings. Instructions that take an argument include Xt in the instruction syntax. For instructions that do not take an argument, the Xt field is encoded as 0b11111.

Table C5-2 Cache maintenance instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Instruction cache maintenance instructions</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IC IALLUIS</td>
<td>1 0 7 1 0</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>IC IALLU</td>
<td>5 0</td>
<td></td>
</tr>
<tr>
<td>IC IVAU, Xt</td>
<td>3 7 5 1</td>
<td>When SCTLR_EL1.UCI == 1, accessible from EL0 or higher. Otherwise, accessible from EL1 or higher.</td>
</tr>
<tr>
<td><strong>Data cache maintenance instructions</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC IVAC, Xt</td>
<td>1 0 7 6 1</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>DC ISW, Xt</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>DC CSW, Xt</td>
<td>10 2</td>
<td></td>
</tr>
<tr>
<td>DC CISW, Xt</td>
<td>14 2</td>
<td></td>
</tr>
<tr>
<td>DC CVAC, Xt</td>
<td>3 7 10 1</td>
<td>When SCTLR_EL1.UCI == 1, accessible from EL0 or higher. Otherwise, accessible from EL1 or higher.</td>
</tr>
<tr>
<td>DC CVAU, Xt</td>
<td>11 1</td>
<td></td>
</tr>
<tr>
<td>DC CIVAC, Xt</td>
<td>14 1</td>
<td></td>
</tr>
<tr>
<td><strong>Data cache zero operation</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC ZVA, Xt</td>
<td>1 3 7 4 1</td>
<td>When SCTLR_EL1.DZE == 1, accessible from EL0 or higher. Otherwise, accessible from EL1 or higher.</td>
</tr>
</tbody>
</table>

For more information about these instructions, see About cache maintenance in ARMv8 on page D3-1699 and Cache maintenance instructions on page D3-1703.
Address translation instructions

Table C5-3 lists the Address translation instructions and their encodings. The syntax of the instructions includes Xt, that provides the address to be translated.

Table C5-3 Address translation instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT S1E1R, xt</td>
<td>op0 op1 CRn CRm op2</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>AT S1E1W, xt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>AT S1E0R, xt</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>AT S1E0W, xt</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>AT S1E2R, xt</td>
<td>4 7 8 0</td>
<td>Accessible from EL2 or higher.</td>
</tr>
<tr>
<td>AT S1E2W, xt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>AT S12E1R, xt</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>AT S12E1W, xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>AT S12E0R, xt</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>AT S12E0W, xt</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>AT S1E3R, xt</td>
<td>6 7 8 0</td>
<td>Accessible only from EL3.</td>
</tr>
<tr>
<td>AT S1E3W, xt</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

For more information about these instructions, see *Address translation instructions on page D4-1771*. 
## TLB maintenance instructions

Table C5-4 lists the TLB maintenance instructions and their encodings. Instructions that take an argument include Xt in the instruction syntax. For instructions that do not take an argument, the Xt field is encoded as 0b11111.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBI VMALLE1IS</td>
<td>op0 0 CRn 3 0</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>TLBI VAE1IS, Xt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>TLBI ASIDE1IS, Xt</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>TLBI VAAE1IS, Xt</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>TLBI VALE1IS, Xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>TLBI VAALE1IS, Xt</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>TLBI VMALLE1</td>
<td>7 0</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>TLBI VAE1, Xt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>TLBI ASIDE1, Xt</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>TLBI VAAE1, Xt</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>TLBI VALE1, Xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>TLBI VAALE1, Xt</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>TLBI IPAS2E1IS, Xt</td>
<td>4 8 0 1</td>
<td>Accessible from EL2 or higher.</td>
</tr>
<tr>
<td>TLBI IPAS2LE1IS, Xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>TLBI ALLE2IS</td>
<td>3 0</td>
<td></td>
</tr>
<tr>
<td>TLBI VAE2IS, Xt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>TLBI ALLE1IS</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>TLBI VALE2IS, Xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>TLBI VMALLS12E1IS</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>TLBI IPAS2E1, Xt</td>
<td>4 1</td>
<td></td>
</tr>
<tr>
<td>TLBI IPAS2LE1, Xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>TLBI ALLE2</td>
<td>7 0</td>
<td></td>
</tr>
<tr>
<td>TLBI VAE2, Xt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>TLBI ALLE1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>TLBI VALE2, Xt</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>TLBI VMALLS12E1</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>
Reserved encoding space for IMPLEMENTATION DEFINED instructions

The A64 instruction set reserves the following encoding space for IMPLEMENTATION DEFINED instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBI ALLE3IS</td>
<td>1</td>
<td>6</td>
<td>8</td>
<td>3</td>
<td>0</td>
<td>Accessible only from EL3.</td>
</tr>
<tr>
<td>TLBI VA3IS, xt</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI VALE3IS, xt</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI ALLE3</td>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI VA3E, xt</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI VALE3, xt</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For more information about these instructions, see TLB maintenance instructions on page D4-1817.

Reserved encodings for IMPLEMENTATION DEFINED registers

These encodings access the registers that are equivalent to the AArch32 System registers in the (coproc==0b1110) encoding space.

The value of \( L \) defines the use of \( Rt \) as follows:

<table>
<thead>
<tr>
<th>( L )</th>
<th>Use of ( Rt )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>( Rt ) is an argument supplied to the instruction.</td>
</tr>
<tr>
<td>1</td>
<td>( Rt ) is a result returned by the instruction.</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED instructions in this encoding space are accessed using the SYS and SYSL instructions, see SYS on page C6-742 and SYSL on page C6-743.

See also Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291.

C5.1.5 \( \text{op0} = 0b10 \), Moves to and from debug and trace System registers

The instructions that move data to and from the debug, Execution environment, and trace System registers are encoded with \( \text{op0} = 0b10 \). This means the encoding of these instructions is:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBI ALLE3IS</td>
<td>1</td>
<td>6</td>
<td>8</td>
<td>3</td>
<td>0</td>
<td>Accessible only from EL3.</td>
</tr>
<tr>
<td>TLBI VA3IS, xt</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI VALE3IS, xt</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI ALLE3</td>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI VA3E, xt</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBI VALE3, xt</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note

These encodings access the registers that are equivalent to the AArch32 System registers in the (coproc==0b1110) encoding space.

The value of \( \text{op1} \) provides the next level of decode of these instructions, as follows:

\( \text{op1} = \{0, 3, 4\} \)

Debug. See Instructions for accessing debug System registers on page C5-280
**Note**

The standard encoding of debug registers is \( \text{op0} = 0b10 \), \( \text{op1} = \{0, 3, 4\} \). The following sections describe registers in the \( \text{op0} = 0b11 \) encoding space that are classified as debug registers, see Instructions for accessing non-debug System registers on page C5-281:

- \( \text{DLR_EL0, Debug Link Register on page D7-2177} \).
- \( \text{DSPSR_EL0, Debug Saved Program Status Register on page D7-2178} \).
- \( \text{MDCR_EL2, Monitor Debug Configuration Register (EL2) on page D7-2187} \).
- \( \text{MDCR_EL3, Monitor Debug Configuration Register (EL3) on page D7-2191} \).
- \( \text{SDE32_EL3, AArch32 Secure Debug Enable Register on page D7-2213} \).

\( \text{op1} = 1 \quad \text{Trace. See the appropriate trace architecture specification.} \)

### Instructions for accessing debug System registers

The instructions for accessing debug System registers are:

- \( \text{MSR <System register>, Xt} \); Write to System register
- \( \text{MRS Xt, <System register>} \); Read from System register

Where \( <\text{System register}> \) is the register name, for example \( \text{MDCCSR_EL0} \).

This section includes only the System register access encodings for which both:

- \( \text{op0} \) is \( 0b10 \).
- The value of \( \text{op1} \) is one of \( \{0, 3, 4\} \).

**Note**

These encodings access the registers that are equivalent to the AArch32 System registers in the \( \text{coproc} = 0b1110 \) encoding space.

Table C5-5 shows the mapping of the System register encodings for debug System register access.

<table>
<thead>
<tr>
<th>Register</th>
<th>Access instruction encoding</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \text{OSDTRRX_EL1} )</td>
<td>( \text{op0} = 2 \text{ op1} = 0 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{MDCCINT_EL1} )</td>
<td>( \text{op0} = 2 \text{ op1} = 0 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{MDSCR_EL1} )</td>
<td>( \text{op0} = 2 \text{ op1} = 0 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{OSDTRTX_EL1} )</td>
<td>( \text{op0} = 3 \text{ op1} = 2 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{OSECCR_EL1} )</td>
<td>( \text{op0} = 6 \text{ op1} = 2 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{DBGVR&lt;n&gt;_EL1} )</td>
<td>( \text{op0} = 0-15^a \text{ op1} = 4 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{DBGBCR&lt;n&gt;_EL1} )</td>
<td>( \text{op0} = 0-15^a \text{ op1} = 5 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{DBGWVR&lt;n&gt;_EL1} )</td>
<td>( \text{op0} = 0-15^a \text{ op1} = 6 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
<tr>
<td>( \text{DBGWCR&lt;n&gt;_EL1} )</td>
<td>( \text{op0} = 0-15^a \text{ op1} = 7 \text{ CRn} = 0 \text{ CRm} = 2 \text{ op2} = )</td>
<td>RW</td>
</tr>
</tbody>
</table>
C5.1.6 \( \text{op0} = \text{0b11} \), Moves to and from non-debug System registers and Special-purpose registers

The instructions that move data to and from non-debug System registers are encoded with \( \text{op0} = \text{0b11} \), except that some of this encoding space is reserved for IMPLEMENTATION DEFINED functionality. The encoding of these instructions is:

\[
\begin{array}{c|c|c|c|c|c|c}
\text{Register} & \text{Access instruction encoding} & \text{Permitted accesses} \\
\hline
\text{MDRAR_EL1} & 2 & 0 & 1 & 0 & 0 & \text{RO} \\
\text{OSLAR_EL1} & 4 & & & & & \text{WO} \\
\text{OSLSR_EL1} & 1 & 4 & & & & \text{RO} \\
\text{OSDLR_EL1} & 3 & 4 & & & & \text{RW} \\
\text{DBGPRCR_EL1} & 4 & 4 & & & & \text{RW} \\
\text{DBGCLAIMSET_EL1} & 7 & 8 & 6 & & & \text{RW} \\
\text{DBGCLAIMCLR_EL1} & 9 & 6 & & & & \text{RW} \\
\text{DBGAUTHSTATUS_EL1} & 14 & 6 & & & & \text{RO} \\
\text{MDCCSR_EL0} & 3 & 0 & 1 & 0 & & \text{RO} \\
\text{DBGDTR_EL0} & 4 & 0 & & & & \text{RW} \\
\text{DBGDTRRX_EL0} & 5 & 0 & & & & \text{RO} \\
\text{DBGDTRTX_EL0} & & & & & & \text{WO} \\
\text{DBGVC32_EL2} & 4 & 0 & 7 & 0 & & \text{RW} \\
\end{array}
\]

Table C5-5 System instruction encodings for debug System register access (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Access instruction encoding</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDRAR_EL1</td>
<td>2</td>
<td>RO</td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>4</td>
<td>WO</td>
</tr>
<tr>
<td>OSLSR_EL1</td>
<td>1</td>
<td>RO</td>
</tr>
<tr>
<td>OSDLR_EL1</td>
<td>3</td>
<td>RW</td>
</tr>
<tr>
<td>DBGPRCR_EL1</td>
<td>4</td>
<td>RW</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>7</td>
<td>RW</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>9</td>
<td>RW</td>
</tr>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>14</td>
<td>RO</td>
</tr>
<tr>
<td>MDCCSR_EL0</td>
<td>3</td>
<td>RO</td>
</tr>
<tr>
<td>DBGDTR_EL0</td>
<td>4</td>
<td>RW</td>
</tr>
<tr>
<td>DBGDTRRX_EL0</td>
<td>5</td>
<td>RO</td>
</tr>
<tr>
<td>DBGDTRTX_EL0</td>
<td></td>
<td>WO</td>
</tr>
<tr>
<td>DBGVC32_EL2</td>
<td>4</td>
<td>RW</td>
</tr>
</tbody>
</table>

For more information see Mapping of the System registers between the Execution states on page D1-1610.

Instructions for accessing non-debug System registers

The A64 instructions for accessing System registers are:

- MSR <System register>, Xt ; Write to System register
- MRS Xt, <System register> ; Read from System register

Where <System_register> is the register name, for example MIDR_EL1.
This section includes only the System register access encodings for which both:

- op0 is 0b11.
- The value of CRn is one of {0, 1, 2, 3, 5, 6, 7, 9, 10, 12, 13, 14}.

--- Note ---

- These encodings access the registers that are equivalent to the AArch32 System registers in the (coproc==0b1111) encoding space.
- While this group is described as accessing the non-debug System registers, its correct characterization is by the \{op0, CRn\} values given in this subsection, and the group includes the debug registers described in the following sections:
  - DLR_EL0, Debug Link Register on page D7-2177.
  - DSPSR_EL0, Debug Saved Program Status Register on page D7-2178.
  - MDCR_EL2, Monitor Debug Configuration Register (EL2) on page D7-2187.
  - MDCR_EL3, Monitor Debug Configuration Register (EL3) on page D7-2191.
  - SDER32_EL3, AArch32 Secure Debug Enable Register on page D7-2213.

These registers are exceptions to the standard encoding of debug registers, that has op0==0b10, see Instructions for accessing debug System registers on page C5-280.

The instruction encoding for these accesses is:

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>L</td>
<td>1</td>
<td>1</td>
<td>op1</td>
<td>CRn</td>
<td>CRm</td>
<td>op2</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

See text for permitted values of CRn

Table C5-6 shows the encodings of the register access instructions. In the Notes column of the table:

- **Config-RO** Means it is configurable whether read accesses are permitted. Write accesses are UNDEFINED.
- **Config-WO** Means it is configurable whether write accesses are permitted. Read accesses are UNDEFINED.
- **Config-RW** Means it is configurable whether accesses are permitted. Either read and write accesses are permitted, or read and write accesses are UNDEFINED.

See the register descriptions for information about the control that determines whether these accesses are permitted.

### Table C5-6 System instruction encodings for non-Debug System register accesses

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIDR_EL1</td>
<td>32</td>
<td>op0 op1 CRn CRm op2</td>
<td>RO.</td>
</tr>
<tr>
<td>MPIDR_EL1</td>
<td>64</td>
<td></td>
<td></td>
</tr>
<tr>
<td>REVIDR_EL1</td>
<td>32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

See the register descriptions for information about the control that determines whether these accesses are permitted.
### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID_PFR0_EL1</td>
<td>32</td>
<td>3 0 0 1 0</td>
<td>RO, but UNKNOWN if AArch32 is not implemented.</td>
</tr>
<tr>
<td>ID_PFR1_EL1</td>
<td>32</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>ID_DFR0_EL1</td>
<td>32</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>ID_AFR0_EL1</td>
<td>32</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>ID_MMFR0_EL1</td>
<td>32</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>ID_MMFR1_EL1</td>
<td>32</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>ID_MMFR2_EL1</td>
<td>32</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>ID_MMFR3_EL1</td>
<td>32</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>ID_ISAR0_EL1</td>
<td>32</td>
<td>2 0 0 0 1 0</td>
<td>RO, but UNKNOWN if AArch32 is not implemented.</td>
</tr>
<tr>
<td>ID_ISAR1_EL1</td>
<td>32</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>ID_ISAR2_EL1</td>
<td>32</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>ID_ISAR3_EL1</td>
<td>32</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>ID_ISAR4_EL1</td>
<td>32</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>ID_ISAR5_EL1</td>
<td>32</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>ID_MMFR4_EL1</td>
<td>32</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>MVFR0_EL1</td>
<td>32</td>
<td>3 0 0 0 1 0</td>
<td>RO, but UNKNOWN if AArch32 is not implemented.</td>
</tr>
<tr>
<td>MVFR1_EL1</td>
<td>32</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>MVFR2_EL1</td>
<td>32</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>ID_AA64PFR0_EL1</td>
<td>64</td>
<td>3 0 0 0 1 0</td>
<td>RO, but UNKNOWN if AArch32 is not implemented.</td>
</tr>
<tr>
<td>ID_AA64PFR1_EL1</td>
<td>64</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>ID_AA64DFR0_EL1</td>
<td>64</td>
<td></td>
<td>n RO, for n=3-7.</td>
</tr>
<tr>
<td>ID_AA64DFR1_EL1</td>
<td>64</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>ID_AA64AFR0_EL1</td>
<td>64</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>ID_AA64AFR1_EL1</td>
<td>64</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>8</td>
</tr>
<tr>
<td>ID_AA64ISAR0_EL1</td>
<td>64</td>
<td>3 0 0 0 1 0</td>
<td>RO, but UNKNOWN if AArch32 is not implemented.</td>
</tr>
<tr>
<td>ID_AA64ISAR1_EL1</td>
<td>64</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>ID_AA64ISAR2_EL1</td>
<td>64</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>ID_AA64ISAR3_EL1</td>
<td>64</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>ID_AA64ISAR4_EL1</td>
<td>64</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td></td>
<td>7</td>
</tr>
</tbody>
</table>
### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID_AA64MMFR0_EL1</td>
<td>64</td>
<td>3 0 0 7 0 R0.</td>
<td></td>
</tr>
<tr>
<td>ID_AA64MMFR1_EL1</td>
<td>64</td>
<td>1 R0.</td>
<td></td>
</tr>
<tr>
<td>Reserved, RAZ</td>
<td>-</td>
<td>n R0, for n=2-7.</td>
<td></td>
</tr>
<tr>
<td>SCTLR_EL1</td>
<td>32</td>
<td>1 0 0 R0.</td>
<td></td>
</tr>
<tr>
<td>ACTLR_EL1</td>
<td>64</td>
<td>1 RW, contents IMPLEMENTATION DEFINED.</td>
<td></td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>32</td>
<td>2 RW.</td>
<td></td>
</tr>
<tr>
<td>TTBR0_EL1</td>
<td>64</td>
<td>2 0 0 R0.</td>
<td></td>
</tr>
<tr>
<td>TTBR1_EL1</td>
<td>64</td>
<td>1 RW.</td>
<td></td>
</tr>
<tr>
<td>TCR_EL1</td>
<td>64</td>
<td>2 RW.</td>
<td></td>
</tr>
<tr>
<td>ICC_PMR_EL1</td>
<td>32</td>
<td>4 6 0 RW.</td>
<td></td>
</tr>
<tr>
<td>ICV_PMR_EL1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AFSR0_EL1</td>
<td>32</td>
<td>5 1 0 RW, contents IMPLEMENTATION DEFINED.</td>
<td>1</td>
</tr>
<tr>
<td>AFSR1_EL1</td>
<td>32</td>
<td>2 RW.</td>
<td></td>
</tr>
<tr>
<td>ESR_EL1</td>
<td>32</td>
<td>6 0 0 R0.</td>
<td></td>
</tr>
<tr>
<td>FAR_EL1</td>
<td>64</td>
<td>7 4 0 RW.</td>
<td></td>
</tr>
<tr>
<td>PAR_EL1</td>
<td>64</td>
<td>9 14 1 RW.</td>
<td></td>
</tr>
<tr>
<td>PMISET_EL1</td>
<td>32</td>
<td>2 RW.</td>
<td></td>
</tr>
<tr>
<td>PMICLR_EL1</td>
<td>32</td>
<td>10 2 0 RW.</td>
<td></td>
</tr>
<tr>
<td>MAIR_EL1</td>
<td>64</td>
<td>3 0 RW, contents IMPLEMENTATION DEFINED.</td>
<td></td>
</tr>
<tr>
<td>AMAIR_EL1</td>
<td>64</td>
<td>12 0 0 R0.</td>
<td></td>
</tr>
<tr>
<td>VBAR_EL1</td>
<td>64</td>
<td>1 RO. Implemented only if EL2 and EL3 are not implemented.</td>
<td></td>
</tr>
<tr>
<td>RVBAR_EL1</td>
<td>64</td>
<td>2 RW. Implemented only when both EL1 is the highest implemented Exception level and EL1 can use AArch32 and AArch64. Otherwise, it is IMPLEMENTATION DEFINED whether the register is implemented.</td>
<td></td>
</tr>
<tr>
<td>RMR_EL1</td>
<td>64</td>
<td>1 R0.</td>
<td></td>
</tr>
<tr>
<td>ISR_EL1</td>
<td>32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_IAR0_EL1</td>
<td>32</td>
<td>3 0 12 8 0 0 RO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_IAR1_EL1</td>
<td>32</td>
<td>1 WO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_EOIR0_EL1</td>
<td>32</td>
<td>2 RO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_EOIR1_EL1</td>
<td>32</td>
<td>3 RW,a</td>
<td></td>
</tr>
<tr>
<td>ICC_HPPIR0_EL1</td>
<td>32</td>
<td>4-7 RW, &lt;n&gt; = op2 - 4,a</td>
<td></td>
</tr>
<tr>
<td>ICC_HPPIR1_EL1</td>
<td>32</td>
<td>9 0-3 RW, &lt;n&gt; = op2,a</td>
<td></td>
</tr>
<tr>
<td>ICC_BPR0_EL1</td>
<td>32</td>
<td>11 1 WO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_BPR1_EL1</td>
<td>32</td>
<td>3 RO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_SGI1R_EL1</td>
<td>64</td>
<td>5 WO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_ASGI1R_EL1</td>
<td>64</td>
<td>6 WO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_SGI0R_EL1</td>
<td>64</td>
<td>7 WO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_IAR1_EL1</td>
<td>32</td>
<td>12 0 RO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_IAR1_EL1</td>
<td>32</td>
<td>1 WO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_EOIR1_EL1</td>
<td>32</td>
<td>2 RO,a</td>
<td></td>
</tr>
<tr>
<td>ICC_HPPIR1_EL1</td>
<td>32</td>
<td>3 RW,a</td>
<td></td>
</tr>
<tr>
<td>ICC_BPR1_EL1</td>
<td>32</td>
<td>4 RW,a</td>
<td></td>
</tr>
<tr>
<td>ICC_CTLR_EL1</td>
<td>32</td>
<td>5 RW,a</td>
<td></td>
</tr>
<tr>
<td>ICC_SRE_EL1</td>
<td>32</td>
<td>6 RW,a</td>
<td></td>
</tr>
<tr>
<td>ICC_IGRPEN0_EL1</td>
<td>32</td>
<td>7 RW,a</td>
<td></td>
</tr>
<tr>
<td>ICC_IGRPEN1_EL1</td>
<td>32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_IGRPEN0_EL1</td>
<td>32</td>
<td>0 12 12 6</td>
<td>RW,a</td>
</tr>
<tr>
<td>ICC_IGRPEN1_EL1</td>
<td>32</td>
<td>7</td>
<td>RW,a</td>
</tr>
<tr>
<td>CONTEXTIDR_EL1</td>
<td>32</td>
<td>13 0 1</td>
<td>RW.</td>
</tr>
<tr>
<td>TPIDR_EL1</td>
<td>64</td>
<td>4</td>
<td>RW.</td>
</tr>
<tr>
<td>CNTKCTL_EL1</td>
<td>32</td>
<td>14 1 0</td>
<td>RW.c</td>
</tr>
<tr>
<td>CCSIDR_EL1</td>
<td>32</td>
<td>1 0 0 0</td>
<td>RO.</td>
</tr>
<tr>
<td>CLIDR_EL1</td>
<td>64</td>
<td>1</td>
<td>RO.</td>
</tr>
<tr>
<td>AIDR_EL1</td>
<td>32</td>
<td>7</td>
<td>RO.</td>
</tr>
<tr>
<td>CSSELR_EL1</td>
<td>32</td>
<td>2 0 0 0</td>
<td>RW.</td>
</tr>
<tr>
<td>CTR_EL1</td>
<td>32</td>
<td>3 0 0 1</td>
<td>Config-RO at EL0, otherwise RO.</td>
</tr>
<tr>
<td>DCZID_EL0</td>
<td>32</td>
<td>9 12 0</td>
<td>Config-RW at EL0, otherwise RW.b</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>32</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>PMCNTENSET_EL0</td>
<td>32</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>32</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>32</td>
<td>4</td>
<td>Config-WO at EL0, otherwise WO.b</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>32</td>
<td>5</td>
<td>Config-RW at EL0, otherwise RW.b</td>
</tr>
<tr>
<td>PMSELR_EL0</td>
<td>32</td>
<td>6</td>
<td>Config-RO at EL0, otherwise RO.b</td>
</tr>
<tr>
<td>PMCEID0_EL0</td>
<td>32</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>PMCEID1_EL0</td>
<td>32</td>
<td>13 0 1</td>
<td>Config-RW at EL0, otherwise RW.b</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>64</td>
<td>14 0 0</td>
<td>RO at EL0, RW at other Exception levels.b</td>
</tr>
<tr>
<td>PMXEVTPYPER_EL0</td>
<td>32</td>
<td>3</td>
<td>Config-RW at EL0, otherwise RW.b</td>
</tr>
<tr>
<td>PMXEVCNTR_EL0</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMUSERENR_EL0</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMOVSSSET_EL0</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPIDR_EL0</td>
<td>64</td>
<td>13 0 2</td>
<td>RW.</td>
</tr>
<tr>
<td>TPIDRRO_EL0</td>
<td>64</td>
<td>3</td>
<td>RW.</td>
</tr>
</tbody>
</table>
### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTFRQ_EL0</td>
<td>32</td>
<td>3 3 14 0 0</td>
<td>RO at EL1, RW at the highest Exception level implemented. Config-RO at EL0.</td>
</tr>
<tr>
<td>CNTPCT_EL0</td>
<td>64</td>
<td></td>
<td>1 Config-RO at EL0, otherwise RO.</td>
</tr>
<tr>
<td>CNTPCT_EL0</td>
<td>64</td>
<td></td>
<td>2 Config-RW at EL0 and Non-secure EL1, otherwise RW.</td>
</tr>
<tr>
<td>CNTV_TVAL_EL0</td>
<td>32</td>
<td></td>
<td>14 3 0</td>
</tr>
<tr>
<td>CNTP_CVAL_EL0</td>
<td>32</td>
<td></td>
<td>20 0</td>
</tr>
<tr>
<td>CNTV_TVAL_EL0</td>
<td>32</td>
<td></td>
<td>1 1</td>
</tr>
<tr>
<td>CNTV_CTL_EL0</td>
<td>32</td>
<td></td>
<td>2 1</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;_EL0</td>
<td>32</td>
<td></td>
<td>14 3 0</td>
</tr>
<tr>
<td>PMEVTYPE&lt;n&gt;_EL0</td>
<td>32</td>
<td></td>
<td>11 6</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>32</td>
<td></td>
<td>15 6</td>
</tr>
<tr>
<td>VPIDR_EL2</td>
<td>32</td>
<td></td>
<td>4 0</td>
</tr>
<tr>
<td>VMPIIDR_EL2</td>
<td>64</td>
<td></td>
<td>5 0</td>
</tr>
<tr>
<td>SCTLR_EL2</td>
<td>32</td>
<td></td>
<td>1 0</td>
</tr>
<tr>
<td>ACTLR_EL2</td>
<td>64</td>
<td></td>
<td>1 0</td>
</tr>
<tr>
<td>HCR_EL2</td>
<td>64</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>32</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>32</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>HSTR_EL2</td>
<td>32</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>HACR_EL2</td>
<td>32</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>TTBR0_EL2</td>
<td>64</td>
<td></td>
<td>2 0</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>32</td>
<td></td>
<td>2 0</td>
</tr>
<tr>
<td>VTTBR_EL2</td>
<td>64</td>
<td></td>
<td>1 0</td>
</tr>
<tr>
<td>VTCR_EL2</td>
<td>32</td>
<td></td>
<td>2 0</td>
</tr>
</tbody>
</table>
### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>op0</td>
<td>op1</td>
</tr>
<tr>
<td>DACR32_EL2</td>
<td>32</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>IFSR32_EL2</td>
<td>32</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>32</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>32</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>32</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>FPEXC32_EL2</td>
<td>32</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>FAR_EL2</td>
<td>64</td>
<td>6</td>
<td>0</td>
</tr>
<tr>
<td>HPFAR_EL2</td>
<td>64</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>MAIR_EL2</td>
<td>64</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>AMAIR_EL2</td>
<td>64</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>VBAR_EL2</td>
<td>64</td>
<td>12</td>
<td>0</td>
</tr>
<tr>
<td>RVBAR_EL2</td>
<td>64</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>RMR_EL2</td>
<td>64</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>ICH_AP0&lt;(n)&gt;_EL2</td>
<td>32</td>
<td>8</td>
<td>0-3</td>
</tr>
<tr>
<td>ICH_AP1&lt;(n)&gt;_EL2</td>
<td>32</td>
<td>9</td>
<td>0-3</td>
</tr>
<tr>
<td>ICC_SRE_EL2</td>
<td>32</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>ICH_HCR_EL2</td>
<td>32</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>ICH_VTR_EL2</td>
<td>32</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>ICH_MISR_EL2</td>
<td>32</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>ICH_EISR_EL2</td>
<td>32</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>ICH_ELRSR_EL2</td>
<td>32</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>ICH_VMCR_EL2</td>
<td>32</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>ICH_LR&lt;(n)&gt;_EL2</td>
<td>64</td>
<td>12, 13</td>
<td>0-7</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPIDR_EL2</td>
<td>64</td>
<td>3 4 13 0 2 RW.</td>
<td></td>
</tr>
<tr>
<td>CNTVOFF_EL2</td>
<td>64</td>
<td>14 0 3 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>CNTHCTL_EL2</td>
<td>32</td>
<td>1 0 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>CNTHP_TVAL_EL2</td>
<td>32</td>
<td>2 0 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>CNTHP_CTL_EL2</td>
<td>32</td>
<td>1 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>CNTHP_CVAL_EL2</td>
<td>64</td>
<td>2 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>SCTLR_EL3</td>
<td>32</td>
<td>6 1 0 0 RW.</td>
<td></td>
</tr>
<tr>
<td>ACTLR_EL3[63:0]</td>
<td>64</td>
<td>1 0 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>SCR_EL3</td>
<td>32</td>
<td>1 RW.</td>
<td></td>
</tr>
<tr>
<td>SDER32_EL3</td>
<td>32</td>
<td>1 RW.&lt;sup&gt;c&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>CPTR_EL3</td>
<td>32</td>
<td>1 2 RW.</td>
<td></td>
</tr>
<tr>
<td>MDCR_EL3</td>
<td>32</td>
<td>3 1 RW.&lt;sup&gt;d&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>TTBR0_EL3</td>
<td>64</td>
<td>2 0 0 RW.</td>
<td></td>
</tr>
<tr>
<td>TCR_EL3</td>
<td>32</td>
<td>5 1 0 RW, contents IMPLEMENTATION DEFINED.</td>
<td></td>
</tr>
<tr>
<td>AFSR0_EL3</td>
<td>32</td>
<td>1 RW, contents IMPLEMENTATION DEFINED.</td>
<td></td>
</tr>
<tr>
<td>AFSR1_EL3</td>
<td>32</td>
<td>2 RW.</td>
<td></td>
</tr>
<tr>
<td>ESR_EL3</td>
<td>32</td>
<td>6 0 0 RW.</td>
<td></td>
</tr>
<tr>
<td>FAR_EL3</td>
<td>64</td>
<td>10 2 0 RW.</td>
<td></td>
</tr>
<tr>
<td>MAIR_EL3</td>
<td>64</td>
<td>3 0 RW, contents IMPLEMENTATION DEFINED.</td>
<td></td>
</tr>
<tr>
<td>AMAIR_EL3</td>
<td>64</td>
<td>12 0 0 RW.</td>
<td></td>
</tr>
<tr>
<td>VBAR_EL3</td>
<td>64</td>
<td>1 RO.</td>
<td></td>
</tr>
<tr>
<td>RVBAR_EL3</td>
<td>64</td>
<td>2 RW. Implemented only if EL3 can use both AArch32 and AArch64. Otherwise, it is IMPLEMENTATION DEFINED whether the register is implemented.</td>
<td></td>
</tr>
<tr>
<td>RMR_EL3</td>
<td>64</td>
<td>12 4 RW.&lt;sup&gt;a&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>ICC_CTLR_EL3</td>
<td>32</td>
<td>5 RW.&lt;sup&gt;a&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>ICC_SRE_EL3</td>
<td>32</td>
<td>7 RW.&lt;sup&gt;a&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>ICC_IGRPEN1_EL3</td>
<td>32</td>
<td>13 0 2 RW.</td>
<td></td>
</tr>
</tbody>
</table>
### About the GIC System registers

From version 3.0 of the GIC architecture specification, the specification defines three groups of System registers, identified by the prefix of the register name:

- **ICC** - GIC physical CPU interface System registers.
- **ICH** - GIC virtual interface control System registers.
- **ICV** - GIC Virtual CPU interface System registers.

**Note**

These registers are in addition to the GIC memory-mapped register groups GICC_, GICD_, GICH_, GICR_, GICV_, and GITS_.

When implemented, the GIC System registers form part of an ARM processor implementation, and therefore these registers are included in the register summaries. However, the registers are defined only in the GIC Architecture Specification.

As Table C5-6 on page C5-282 shows, the ICV_* registers have the same \{op0, op1, CRn, CRm, op2\} encodings as the corresponding ICC_* registers. For these encodings, GIC register configuration fields determine which register is accessed.

For more information see the *ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0* (ARM IHI 0069).

### Instructions for accessing Special-purpose registers

The A64 instructions for accessing Special-purpose registers are:

```assembly
MSR <Special-purpose register>, Xt ; Write to Special-purpose register
MRS Xt, <Special-purpose register> ; Read from Special-purpose register
```

For these accesses, CRn has the value 4. The encoding for Special-purpose register accesses is:

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTPS_TVAL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td>RW at EL3, Config-RW at Secure EL1.</td>
</tr>
<tr>
<td>CNTPS_CTL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
<tr>
<td>CNTPS_CVAL_EL1</td>
<td>64</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
</tbody>
</table>

#### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTPS_TVAL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td>RW at EL3, Config-RW at Secure EL1.</td>
</tr>
<tr>
<td>CNTPS_CTL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
<tr>
<td>CNTPS_CVAL_EL1</td>
<td>64</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
</tbody>
</table>

| a. GIC System register, see About the GIC System registers As that subsection describes, each ICV_* register uses the same encoding as the corresponding ICC_* register. |
| b. Performance Monitors Extension System register, see Performance Monitors registers on page D7-2215. |
| c. Generic Timer System register, see Generic Timer registers on page D7-2255. |
| d. Debug register in the \(op\_\varnothing=3\) encoding space, see Debug registers on page D7-2147. |
| e. Defined to allow access from AArch64 state to registers that are only used in AArch32 state. |

---

**Notes**

- \(op\_\varnothing=3\) encodings allow access to registers that are only used in AArch32 state.
- The table provides access instructions for reading and writing special-purpose registers.
- The encoding includes fields for \(op0, op1, CRn, CRm, op2\) with specific values for different registers.

**Table C5-6 System instruction encodings for non-Debug System register accesses (continued)**

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTPS_TVAL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td>RW at EL3, Config-RW at Secure EL1.</td>
</tr>
<tr>
<td>CNTPS_CTL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
<tr>
<td>CNTPS_CVAL_EL1</td>
<td>64</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
</tbody>
</table>

### Table C5-6 System instruction encodings for non-Debug System register accesses (continued)

<table>
<thead>
<tr>
<th>Register accessed</th>
<th>Width (bits)</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTPS_TVAL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td>RW at EL3, Config-RW at Secure EL1.</td>
</tr>
<tr>
<td>CNTPS_CTL_EL1</td>
<td>32</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
<tr>
<td>CNTPS_CVAL_EL1</td>
<td>64</td>
<td>op0 7 14 2 0</td>
<td></td>
</tr>
</tbody>
</table>
Table C5-7 lists the encodings for op1, CRn, and op2 fields for accesses to the Special-purpose registers in AArch64.

### Table C5-7 Special-purpose register accesses

<table>
<thead>
<tr>
<th>Register</th>
<th>Access instruction encoding</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPSR_EL1</td>
<td>3 0 4 0 0</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>ELR_EL1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SP_EL0</td>
<td>1 0</td>
<td>Accessible from EL1 or higher. If SP_EL0 is the current stack pointer then the access is UNDEFINED.</td>
</tr>
<tr>
<td>SPSel</td>
<td>2 0</td>
<td>Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>CurrentEL</td>
<td></td>
<td>RO. Accessible from EL1 or higher.</td>
</tr>
<tr>
<td>DAIF</td>
<td>3 4 2 1</td>
<td>Configurable whether accesses at EL0 are permitted.</td>
</tr>
<tr>
<td>NZCV</td>
<td>0</td>
<td>Accessible from EL0 or higher.</td>
</tr>
<tr>
<td>FPCR</td>
<td>4 0</td>
<td>Accessible from EL0 or higher.</td>
</tr>
<tr>
<td>FPSR</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>DSPSR_EL0</td>
<td>5 0</td>
<td>Accessible only in Debug state, from EL0 or higher.</td>
</tr>
<tr>
<td>DLR_EL0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPSR_EL2</td>
<td>4 4 0 0</td>
<td>Accessible from EL2 or higher.</td>
</tr>
<tr>
<td>ELR_EL2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SP_EL1</td>
<td>1 0</td>
<td></td>
</tr>
<tr>
<td>SPSR_irq</td>
<td>3 0</td>
<td></td>
</tr>
<tr>
<td>SPSR_abt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>SPSR_und</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>SPSR_fiq</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>SPSR_EL3</td>
<td>6 4 0 0</td>
<td>Accessible from EL3 or higher.</td>
</tr>
<tr>
<td>ELR_EL3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SP_EL2</td>
<td>1 0</td>
<td></td>
</tr>
</tbody>
</table>

All direct and indirect reads and writes to Special-purpose registers appear to occur in program order relative to other instructions.

**Reserved encodings for IMPLEMENTATION DEFINED registers**

The System register encoding space with op0 == 0b11 reserves the following encodings for IMPLEMENTATION DEFINED registers:

```
<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 16 15 12 11</th>
<th>5 4 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 0 1 0 1 0 1 0 1 0 0 1 1</td>
<td>1 x 1 1</td>
</tr>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>
```
The value of L defines the access type and the use of Rt as follows:

0 Write the value in Rt to the IMPLEMENTATION DEFINED register.
1 Read the value of the IMPLEMENTATION DEFINED register to Rt.

For more information about these encodings see S3._<op1>._<Cn>._<Cm>._<op2>, IMPLEMENTATION DEFINED registers on page D7-2089. As that section describes, any IMPLEMENTATION DEFINED registers are accessed in a similar way to architecturally-defined System registers, using MRS and MSR instructions, see:

- MRS on page C6-622.
- MSR (immediate) on page C6-623.
- MSR (register) on page C6-625.

See also Reserved encoding space for IMPLEMENTATION DEFINED instructions on page C5-279.
C5.2 Special-purpose registers

The Special-purpose registers are:

- **CurrentEL, DAIF, and NZCV**, that return PSTATE information.
- The ELRs, **DLR_EL0** and **ELR_ELx**, that hold the return address for the return from Debug state, or for the exception return.
- **FPCR** and **FPSR**, that provide floating-point status and control.
- The stack pointers, **SP_ELx** and stack pointer selector, **SPSel**.
- The SPSRs, **DSPSR_EL0** and **SPSR_ELx**, that hold the PE state from immediately before entering Debug state or taking an exception. This means they hold the state required for the return from Debug state, or for the exception return.
- **SPSR_abt, SPSR_fiq, SPSR_irq**, and **SPSR_und**, that map to the corresponding AArch32 registers.

**Note**
The AArch32 SPSRs **SPSR_hyp, SPSR_mon**, and **SPSR_svc** are mapped to the AArch64 **SPSR_ELx** registers.

The characteristic of a Special-purpose register is that all direct and indirect reads and writes to the register appear to occur in program order relative to other instructions, without the need for any explicit synchronization.

This section describes the following registers:

- **CurrentEL**, that software can read to determine the current Exception level.
- **DAIF**, that specifies the current interrupt mask bits.
- **DLR_EL0**, that holds the address to return to for a return from Debug state.
- **DSPSR_EL0**, that holds process state on entry to Debug state.
- **ELR_EL1**, that holds the address to return to for an exception return from EL1.
- **ELR_EL2**, that holds the address to return to for an exception return from EL2.
- **ELR_EL3**, that holds the address to return to for an exception return from EL3.
- **FPCR**, that provides control of floating-point operation.
- **FPSR**, that provides floating-point status information.
- **NZCV**, that holds the condition flags.
- **SP_EL0**, that holds the stack pointer for EL0.
- **SP_EL1**, that holds the stack pointer for EL1.
- **SP_EL2**, that holds the stack pointer for EL2.
- **SP_EL3**, that holds the stack pointer for EL3.
- **SPSel**, that at EL1 or higher selects between the SP for the current Exception level and **SP_EL0**.
- **SPSR_abt**, that holds process state on taking an exception to AArch32 Abort mode.
- **SPSR_EL1**, that holds process state on taking an exception to AArch64 EL1.
- **SPSR_EL2**, that holds process state on taking an exception to AArch64 EL2.
- **SPSR_EL3**, that holds process state on taking an exception to AArch64 EL3.
- **SPSR_fiq**, that holds process state on taking an exception to AArch32 FIQ mode.
- **SPSR_irq**, that holds process state on taking an exception to AArch32 IRQ mode.
- **SPSR_und**, that holds process state on taking an exception to AArch32 Undefined mode.
C5.2.1 CurrentEL, Current Exception Level

The CurrentEL characteristics are:

Purpose

Holds the current Exception level.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

A write to the CurrentEL register is UNDEFINED.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

There are no configuration notes.

Attributes

CurrentEL is a 32-bit register.

Field descriptions

The CurrentEL bit assignments are:

31

RES0

4 3 2 1 0

EL

RES0

Bits [31:4]

Reserved, RES0.

EL, bits [3:2]

Current Exception level. Possible values of this field are:

00   EL0
01   EL1
10   EL2
11   EL3

This field resets to a value that is architecturally UNKNOWN.

Bits [1:0]

Reserved, RES0.

Accessing the CurrentEL:

To access the CurrentEL:

MRS <Xt>, CurrentEL ; Read CurrentEL into Xt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0100</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
C5.2.2 DAIF, Interrupt Mask Bits

The DAIF characteristics are:

Purpose

Allows access to the interrupt mask bits.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If SCTLR_EL1.UMA==0, accesses to this register from EL0 are trapped to EL1.

Configurations

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch64. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

Attributes

DAIF is a 32-bit register.

Field descriptions

The DAIF bit assignments are:

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td>F</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:10]

Reserved, RES0.

D, bit [9]

Process state D mask. The possible values of this bit are:

0  Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are not masked.
1  Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are masked.

When the target Exception level of the debug exception is higher than the current Exception level, the exception is not masked by this bit.

When this register has an architecturally-defined reset value, this field resets to 1.

A, bit [8]

SError interrupt mask bit. The possible values of this bit are:

0  Exception not masked.
1  Exception masked.
When this register has an architecturally-defined reset value, this field resets to 1.

I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

When this register has an architecturally-defined reset value, this field resets to 1.

F, bit [6]

FIQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

When this register has an architecturally-defined reset value, this field resets to 1.

Bits [5:0]

Reserved, RES0.

**Accessing the DAIF:**

To access the DAIF:

MRS <Xt>, DAIF ; Read DAIF into Xt
MSR DAIF, <Xt> ; Write Xt to DAIF

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0100</td>
<td>0010</td>
<td>01</td>
</tr>
</tbody>
</table>


C5.2.3 DLR_EL0, Debug Link Register

The DLR_EL0 characteristics are:

**Purpose**

In Debug state, holds the address to restart from.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access to this register is from Debug state only. During normal execution this register is unallocated.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register DLR_EL0[31:0] is architecturally mapped to AArch32 System register DLR.

**Attributes**

DLR_EL0 is a 64-bit register.

**Field descriptions**

DLR_EL0 is a member of multiple register groups and is defined elsewhere. For the full definition, see DLR_EL0.

**Accessing the DLR_EL0:**

To access the DLR_EL0:

MRS <Xt>, DLR_EL0 ; Read DLR_EL0 into Xt
MSR DLR_EL0, <Xt> ; Write Xt to DLR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>010</td>
<td>010</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.2.4 DSPSR_EL0, Debug Saved Program Status Register

The DSPSR_EL0 characteristics are:

**Purpose**

Holds the saved process state on entry to Debug state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access to this register is from Debug state only. During normal execution this register is unallocated.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register DSPSR_EL0 is architecturally mapped to AArch32 System register DSPSR.

**Attributes**

DSPSR_EL0 is a 32-bit register.

**Field descriptions**

DSPSR_EL0 is a member of multiple register groups and is defined elsewhere. For the full definition, see DSPSR_EL0.

**Accessing the DSPSR_EL0:**

To access the DSPSR_EL0:

MRS <Xt>, DSPSR_EL0 ; Read DSPSR_EL0 into Xt
MSR DSPSR_EL0, <Xt> ; Write Xt to DSPSR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0100</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.5 ELR_EL1, Exception Link Register (EL1)

The ELR_EL1 characteristics are:

**Purpose**

When taking an exception to EL1, holds the address to return to.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

An exception return from EL1 using AArch64 makes ELR_EL1 become UNKNOWN.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There are no configuration notes.

**Attributes**

ELR_EL1 is a 64-bit register.

**Field descriptions**

The ELR_EL1 bit assignments are:

![Return address](image)

**Bits [63:0]**

Return address.

An exception return from EL1 using AArch64 makes ELR_EL1 become UNKNOWN.

**Accessing the ELR_EL1:**

To access the ELR_EL1:

MRS <Xt>, ELR_EL1 ; Read ELR_EL1 into Xt
MSR ELR_EL1, <Xt> ; Write Xt to ELR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.2.6 ELR_EL2, Exception Link Register (EL2)

The ELR_EL2 characteristics are:

Purpose

When taking an exception to EL2, holds the address to return to.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

An exception return from EL2 using AArch64 makes ELR_EL2 become UNKNOWN.

When EL2 is in AArch32 Execution state and an exception is taken from EL0, EL1, or EL2 to EL3 and AArch64 execution, the upper 32-bits of ELR_EL2 are either set to 0 or hold the same value that they did before AArch32 execution. Which option is adopted is determined by an implementation, and might vary dynamically within an implementation. Correspondingly software must regard the value as being an UNKNOWN choice between the two values.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register ELR_EL2 is architecturally mapped to AArch32 System register ELR_hyp.

Attributes

ELR_EL2 is a 64-bit register.

Field descriptions

The ELR_EL2 bit assignments are:

```
63 0
```

<table>
<thead>
<tr>
<th></th>
<th>Return address</th>
</tr>
</thead>
<tbody>
<tr>
<td>????</td>
<td>Return address</td>
</tr>
</tbody>
</table>

Bits [63:0]

Return address.

An exception return from EL2 using AArch64 makes ELR_EL2 become UNKNOWN.

When EL2 is in AArch32 Execution state and an exception is taken from EL0, EL1, or EL2 to EL3 and AArch64 execution, the upper 32-bits of ELR_EL2 are either set to 0 or hold the same value that they did before AArch32 execution. Which option is adopted is determined by an implementation, and might vary dynamically within an implementation. Correspondingly software must regard the value as being an UNKNOWN choice between the two values.

Accessing the ELR_EL2:

To access the ELR_EL2:

MRS <Xt>, ELR_EL2 ; Read ELR_EL2 into Xt
MSR ELR_EL2, <Xt> ; Write Xt to ELR_EL2
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.2.7 ELR_EL3, Exception Link Register (EL3)

The ELR_EL3 characteristics are:

**Purpose**

When taking an exception to EL3, holds the address to return to.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

An exception return from EL3 using AArch64 makes ELR_EL3 become **UNKNOWN**.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There are no configuration notes.

**Attributes**

ELR_EL3 is a 64-bit register.

**Field descriptions**

The ELR_EL3 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Return address</strong></td>
</tr>
</tbody>
</table>

An exception return from EL3 using AArch64 makes ELR_EL3 become **UNKNOWN**.

**Accessing the ELR_EL3:**

To access the ELR_EL3:

- MRS <Xt>, ELR_EL3 ; Read ELR_EL3 into Xt
- MSR ELR_EL3, <Xt> ; Write Xt to ELR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.2.8 FPCR, Floating-point Control Register

The FPCR characteristics are:

**Purpose**

Controls floating-point behavior.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If CPACR_EL1.FPEN==00, accesses to this register from EL0 and EL1 are trapped to EL1.
- If CPACR_EL1.FPEN==01, accesses to this register from EL0 are trapped to EL1.
- If CPACR_EL1.FPEN==10, accesses to this register from EL0 and EL1 are trapped to EL1.
- If CPTR_EL2.TFP==1, Non-secure accesses to this register from EL0, EL1, and EL2 are trapped to EL2.
- If CPTR_EL3.TFP==1, accesses to this register from EL0, EL1, EL2, and EL3 are trapped to EL3.

**Configurations**

The named fields in this register map to the equivalent fields in the AArch32 FPSCR.

It is IMPLEMENTATION DEFINED whether the Len and Stride fields can be programmed to non-zero values, which will cause some AArch32 floating-point instruction encodings to be UNDEFINED, or whether these fields are RAZ.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

FPCR is a 32-bit register.

**Field descriptions**

The FPCR bit assignments are:
Bits [31:27]
Reserved, RES0.

AHP, bit [26]
Alternative half-precision control bit:
0 IEEE half-precision format selected.
1 Alternative half-precision format selected.

DN, bit [25]
Default NaN mode control bit:
0 NaN operands propagate through to the output of a floating-point operation.
1 Any operation involving one or more NaNs returns the Default NaN.
The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.

FZ, bit [24]
Flush-to-zero mode control bit:
0 Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.
1 Flush-to-zero mode enabled.
The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.

RMode, bits [23:22]
Rounding Mode control field. The encoding of this field is:
00 Round to Nearest (RN) mode
01 Round towards Plus Infinity (RP) mode
10 Round towards Minus Infinity (RM) mode
11 Round towards Zero (RZ) mode.
The specified rounding mode is used by both scalar and Advanced SIMD floating-point instructions.

Stride, bits [21:20]
This field has no function in AArch64, and non-zero values are ignored during AArch64 execution. It is included only for context saving and restoration of AArch32 FPSCR.Stride.

Bit [19]
Reserved, RES0.

Len, bits [18:16]
This field has no function in AArch64, and non-zero values are ignored during AArch64 execution. It is included only for context saving and restoration of AArch32 FPSCR.Len.

IDE, bit [15]
Input Denormal exception trap enable. Possible values are:
0 Untrapped exception handling selected. If the floating-point exception occurs then the FPSCR.IDC bit is set to 1.
1 Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the FPSCR.IDC bit. The trap handling software can decide whether to set the FPSCR.IDC bit to 1.
The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.
If the implementation does not support this exception, this bit is RES0.
Bits [14:13]
Reserved, RES0.

IXE, bit [12]
Inexact exception trap enable. Possible values are:
0  Untrapped exception handling selected. If the floating-point exception occurs then the FPSR.IXC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the FPSR.IXC bit. The trap handling software can decide whether to set the FPSR.IXC bit to 1.

The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.
If the implementation does not support this exception, this bit is RES0.

UFE, bit [11]
Underflow exception trap enable. Possible values are:
0  Untrapped exception handling selected. If the floating-point exception occurs then the FPSR.UFC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the FPSR.UFC bit. The trap handling software can decide whether to set the FPSR.UFC bit to 1.

The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.
If the implementation does not support this exception, this bit is RES0.

OFE, bit [10]
Overflow exception trap enable. Possible values are:
0  Untrapped exception handling selected. If the floating-point exception occurs then the FPSR.OFC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the FPSR.OFC bit. The trap handling software can decide whether to set the FPSR.OFC bit to 1.

The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.
If the implementation does not support this exception, this bit is RES0.

DZE, bit [9]
Division by Zero exception trap enable. Possible values are:
0  Untrapped exception handling selected. If the floating-point exception occurs then the FPSR.DZC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the FPSR.DZC bit. The trap handling software can decide whether to set the FPSR.DZC bit to 1.

The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.
If the implementation does not support this exception, this bit is RES0.

IOE, bit [8]
Invalid Operation exception trap enable. Possible values are:
0  Untrapped exception handling selected. If the floating-point exception occurs then the FPSR.IOC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the FPSR.IOC bit. The trap handling software can decide whether to set the FPSR.IOC bit to 1.

The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.
If the implementation does not support this exception, this bit is RES0.

**Bits [7:0]**

Reserved, RES0.

**Accessing the FPCR:**

To access the FPCR:

MRS <Xt>, FPCR ; Read FPCR into Xt
MSR FPCR, <Xt> ; Write Xt to FPCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0100</td>
<td>0100</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.9 FPSR, Floating-point Status Register

The FPSR characteristics are:

**Purpose**

Provides floating-point system status information.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If CPACR_EL1.FPEN==00, accesses to this register from EL0 and EL1 are trapped to EL1.
- If CPACR_EL1.FPEN==01, accesses to this register from EL0 are trapped to EL1.
- If CPACR_EL1.FPEN==10, accesses to this register from EL0 and EL1 are trapped to EL1.
- If CPTR_EL2.TFP==1, Non-secure accesses to this register from EL0, EL1, and EL2 are trapped to EL2.
- If CPTR_EL3.TFP==1, accesses to this register from EL0, EL1, EL2, and EL3 are trapped to EL3.

**Configurations**

The named fields in this register map to the equivalent fields in the AArch32 FPSCR.

**Attributes**

FPSR is a 32-bit register.

**Field descriptions**

The FPSR bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27 26</th>
<th>8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>Z</td>
</tr>
<tr>
<td>Z</td>
<td>C</td>
</tr>
<tr>
<td>V</td>
<td>RES0</td>
</tr>
</tbody>
</table>

N, bit [31]

Negative condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.N flag instead.
Z, bit [30]
Zero condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.Z flag instead.

C, bit [29]
Carry condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.C flag instead.

V, bit [28]
Overflow condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.V flag instead.

QC, bit [27]
Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.

Bits [26:8]
Reserved, RES0.

IDC, bit [7]
Input Denormal cumulative exception bit. This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written to this bit.

How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the FPCR.IDE bit. This bit is only set to 1 to indicate an exception if FPCR.IDE is 0, or if trapping software sets it.

Bits [6:5]
Reserved, RES0.

IXC, bit [4]
Inexact cumulative exception bit. This bit is set to 1 to indicate that the Inexact exception has occurred since 0 was last written to this bit.

How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the FPCR.IXE bit. This bit is only set to 1 to indicate an exception if FPCR.IXE is 0, or if trapping software sets it.

UFC, bit [3]
Underflow cumulative exception bit. This bit is set to 1 to indicate that the Underflow exception has occurred since 0 was last written to this bit.

How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the FPCR.UFE bit. This bit is only set to 1 to indicate an exception if FPCR.UFE is 0, or if trapping software sets it.

OFC, bit [2]
Overflow cumulative exception bit. This bit is set to 1 to indicate that the Overflow exception has occurred since 0 was last written to this bit.

How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the FPCR.OFE bit. This bit is only set to 1 to indicate an exception if FPCR.OFE is 0, or if trapping software sets it.

DZC, bit [1]
Division by Zero cumulative exception bit. This bit is set to 1 to indicate that the Division by Zero exception has occurred since 0 was last written to this bit.

How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the FPCR.DZE bit. This bit is only set to 1 to indicate an exception if FPCR.DZE is 0, or if trapping software sets it.
IOC, bit [0]

Invalid Operation cumulative exception bit. This bit is set to 1 to indicate that the Invalid Operation exception has occurred since 0 was last written to this bit.

How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the FPCR.IOE bit. This bit is only set to 1 to indicate an exception if FPCR.IOE is 0, or if trapping software sets it.

Accessing the FPSR:

To access the FPSR:

MRS <Xt>, FPSR ; Read FPSR into Xt
MSR FPSR, <Xt> ; Write Xt to FPSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>011</td>
<td>0100</td>
<td>0100</td>
<td>0001</td>
<td></td>
</tr>
</tbody>
</table>
C5.2.10 NZCV, Condition Flags

The NZCV characteristics are:

Purpose

Allows access to the condition flags.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

There are no configuration notes.

Attributes

NZCV is a 32-bit register.

Field descriptions

The NZCV bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N Z C V</td>
<td>RES0</td>
</tr>
</tbody>
</table>

N, bit [31]

Negative condition flag. Set to 1 if the result of the last flag-setting instruction was negative.

Z, bit [30]

Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.

C, bit [29]

Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.

V, bit [28]

Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.

Bits [27:0]

Reserved, RES0.

Accessing the NZCV:

To access the NZCV:

MRS <Xt>, NZCV ; Read NZCV into Xt
MSR NZCV, <Xt> ; Write Xt to NZCV
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0100</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.11   SP_EL0, Stack Pointer (EL0)

The SP_EL0 characteristics are:

Purpose
Holds the stack pointer associated with EL0. At higher Exception levels, this is used as the current stack pointer when the value of SPSel.SP is 0.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This accessibility information only applies when the value of SPSel.SP is 1, and only for accesses using the MRS or MSR instructions. In addition, this register is accessible at EL0 as the current stack pointer.

When the value of SPSel.SP is 0:
- Any access to SP_EL0 using the MRS or MSR instructions is UNDEFINED.
- This register is accessible at all Exception levels as the current stack pointer.

Traps and Enables
There are no traps or enables affecting this register.

Configurations
There are no configuration notes.

Attributes
SP_EL0 is a 64-bit register.

Field descriptions
The SP_EL0 bit assignments are:

63 0

| 63 | 0 |
---|---|
| Stack pointer |

Bits [63:0]
Stack pointer.

Accessing the SP_EL0:
To access the SP_EL0:
MRS <Xt>, SP_EL0 ; Read SP_EL0 into Xt
MSR SP_EL0, <Xt> ; Write Xt to SP_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0100</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.12 SP_EL1, Stack Pointer (EL1)

The SP_EL1 characteristics are:

**Purpose**

Holds the stack pointer associated with EL1. When executing at EL1, the value of SPSel.SP determines the current stack pointer:

<table>
<thead>
<tr>
<th>SPSel.SP</th>
<th>current stack pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SP_EL0</td>
</tr>
<tr>
<td>1</td>
<td>SP_EL1</td>
</tr>
</tbody>
</table>

**Usage constraints**

This register is accessible as follows:

```
<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>
```

This accessibility information only applies to accesses using the MRS or MSR instructions.

When the value of SPSel.SP is 1, this register is also accessible at EL1 as the current stack pointer.

--- **Note** ---

When the value of SPSel.SP is 0, SP_EL0 is used as the current stack pointer at all Exception levels.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There are no configuration notes.

**Attributes**

SP_EL1 is a 64-bit register.

**Field descriptions**

The SP_EL1 bit assignments are:

```
63 0

Stack pointer

Bits [63:0]

Stack pointer.
```

**Accessing the SP_EL1:**

To access the SP_EL1:

MRS <Xt>, SP_EL1 ; Read SP_EL1 into Xt
MSR SP_EL1, <Xt> ; Write Xt to SP_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.13 SP_EL2, Stack Pointer (EL2)

The SP_EL2 characteristics are:

**Purpose**

Holds the stack pointer associated with EL2. When executing at EL2, the value of SPSel.SP determines the current stack pointer:

<table>
<thead>
<tr>
<th>SPSel.SP</th>
<th>current stack pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SP_EL0</td>
</tr>
<tr>
<td>1</td>
<td>SP_EL2</td>
</tr>
</tbody>
</table>

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This accessibility information only applies to accesses using the MRS or MSR instructions. When the value of SPSel.SP is 1, this register is also accessible at EL2 as the current stack pointer.

**Note**

When the value of SPSel.SP is 0, SP_EL0 is used as the current stack pointer at all Exception levels.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There are no configuration notes.

**Attributes**

SP_EL2 is a 64-bit register.

**Field descriptions**

The SP_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
<th>Stack pointer</th>
</tr>
</thead>
</table>

**Accessing the SP_EL2:**

To access the SP_EL2:

MRS <Xt>, SP_EL2 ; Read SP_EL2 into Xt
MSR SP_EL2, <Xt> ; Write Xt to SP_EL2
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0100</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.14 SP_EL3, Stack Pointer (EL3)

The SP_EL3 characteristics are:

**Purpose**

Holds the stack pointer associated with EL3. When executing at EL3, the value of SPSel.SP determines the current stack pointer:

<table>
<thead>
<tr>
<th>SPSel.SP</th>
<th>current stack pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SP_EL0</td>
</tr>
<tr>
<td>1</td>
<td>SP_EL3</td>
</tr>
</tbody>
</table>

**Usage constraints**

This register is not accessible using MRS and MSR instructions.

When the value of SPSel.SP is 1, this register is accessible at EL3 as the current stack pointer.

--- Note ---

When the value of SPSel.SP is 0, SP_EL0 is used as the current stack pointer at all Exception levels.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There are no configuration notes.

**Attributes**

SP_EL3 is a 64-bit register.

**Field descriptions**

The SP_EL3 bit assignments are:

63 0

Stack pointer

**Bits [63:0]**

Stack pointer.
### C5.2.15 SPSel, Stack Pointer Select

The SPSel characteristics are:

#### Purpose

Allows the Stack Pointer to be selected between SP_EL0 and SP_ELx.

#### Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

#### Traps and Enables

There are no traps or enables affecting this register.

#### Configurations

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch64. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

#### Attributes

SPSel is a 32-bit register.

#### Field descriptions

The SPSel bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>30</td>
<td>SPSel (SP)</td>
</tr>
</tbody>
</table>

#### Bits [31:1]

Reserved, RES0.

#### SP, bit [0]

Stack pointer to use. Possible values of this bit are:

- 0: Use SP_EL0 at all Exception levels.
- 1: Use SP_ELx for Exception level ELx.

When this register has an architecturally-defined reset value, this field resets to 1.

#### Accessing the SPSel:

To access the SPSel:

- MRS <Xt>, SPSel; Read SPSel into Xt
- MSR SPSel, <Xt>; Write Xt to SPSel

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0100</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
C5 The A64 System Instruction Class
C5.2 Special-purpose registers

C5.2.16 SPSR_abt, Saved Program Status Register (Abort mode)

The SPSR_abt characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to Abort mode.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SPSR_abt is architecturally mapped to AArch32 System register SPSR_abt.

If EL1 does not support execution in AArch32, this register is RES0.

**Attributes**

SPSR_abt is a 32-bit register.

**Field descriptions**

The SPSR_abt bit assignments are:

```
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
```

- **N**, bit [31]
  Set to the value of CPSR.N on taking an exception to Abort mode, and copied to CPSR.N on executing an exception return operation in Abort mode.

- **Z**, bit [30]
  Set to the value of CPSR.Z on taking an exception to Abort mode, and copied to CPSR.Z on executing an exception return operation in Abort mode.

- **C**, bit [29]
  Set to the value of CPSR.C on taking an exception to Abort mode, and copied to CPSR.C on executing an exception return operation in Abort mode.

- **V**, bit [28]
  Set to the value of CPSR.V on taking an exception to Abort mode, and copied to CPSR.V on executing an exception return operation in Abort mode.

- **Q**, bit [27]
  Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.
IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state.
ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
• IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
• IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.
F, bit [6]

FIQ mask bit. The possible values of this bit are:

- 0: Exception not masked.
- 1: Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

- 0: Taken from A32 state.
- 1: Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

- 1: Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved.

Accessing the SPSR_abt:

To access the SPSR_abt:

- MRS <Xt>, SPSR_abt; Read SPSR_abt into Xt
- MSR SPSR_abt, <Xt>; Write Xt to SPSR_abt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0011</td>
<td>011</td>
</tr>
</tbody>
</table>
C5.2.17 SPSR_EL1, Saved Program Status Register (EL1)

The SPSR_EL1 characteristics are:

**Purpose**
Holds the saved process state when an exception is taken to EL1.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register SPSR_EL1 is architecturally mapped to AArch32 System register SPSR_svc.

**Attributes**
SPSR_EL1 is a 32-bit register.

**Field descriptions**
The SPSR_EL1 bit assignments are:

*When exception taken from AArch32:*

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

An exception return from EL1 using AArch64 makes SPSR_EL1 become UNKNOWN.

**N, bit [31]**
Set to the value of CPSR.N on taking an exception to Supervisor mode, and copied to CPSR.N on executing an exception return operation in Supervisor mode.

**Z, bit [30]**
Set to the value of CPSR.Z on taking an exception to Supervisor mode, and copied to CPSR.Z on executing an exception return operation in Supervisor mode.

**C, bit [29]**
Set to the value of CPSR.C on taking an exception to Supervisor mode, and copied to CPSR.C on executing an exception return operation in Supervisor mode.

**V, bit [28]**
Set to the value of CPSR.V on taking an exception to Supervisor mode, and copied to CPSR.V on executing an exception return operation in Supervisor mode.
Q, bit [27]
Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before the exception was taken.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.
I, bit [7]

IRQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:
0 Taken from A32 state.
1 Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:
1 Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

When exception taken from AArch64:

```
<table>
<thead>
<tr>
<th>31 30 29 28 27</th>
<th>22 21 20 19</th>
<th>10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
</table>
```

M[4] and RES0
An exception return from EL1 using AArch64 makes SPSR_EL1 become UNKNOWN.

N, bit [31]
Set to the value of the N condition flag on taking an exception to EL1, and copied to the N condition flag on executing an exception return operation in EL1.

Z, bit [30]
Set to the value of the Z condition flag on taking an exception to EL1, and copied to the Z condition flag on executing an exception return operation in EL1.

C, bit [29]
Set to the value of the C condition flag on taking an exception to EL1, and copied to the C condition flag on executing an exception return operation in EL1.

V, bit [28]
Set to the value of the V condition flag on taking an exception to EL1, and copied to the V condition flag on executing an exception return operation in EL1.

Bits [27:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before the exception was taken.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

Bits [19:10]
Reserved, RES0.

D, bit [9]
Process state D mask. The possible values of this bit are:
0 Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are not masked.
1 Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are masked.
When the target Exception level of the debug exception is higher than the current Exception level, the exception is not masked by this bit.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

F, bit [6]
FIQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.
Bit [5]
Reserved, RES0.

M[4], bit [4]
Execution state that the exception was taken from. Possible values of this bit are:
0 Exception taken from AArch64.

M[3:0], bits [3:0]
AArch64 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EL0t</td>
</tr>
<tr>
<td>0010</td>
<td>EL1t</td>
</tr>
<tr>
<td>0011</td>
<td>EL1h</td>
</tr>
</tbody>
</table>

Other values are reserved, and returning to an Exception level that is using AArch64 with a reserved value in this field is treated as an illegal exception return.

The bits in this field are interpreted as follows:
- M[1] is unused and is RES0 for all non-reserved values.
- M[0] is used to select the SP:
  - 0 means the SP is always SP0.
  - 1 means the exception SP is determined by the EL.

**Accessing the SPSR_EL1:**

To access the SPSR_EL1:

MRS <Xt>, SPSR_EL1 ; Read SPSR_EL1 into Xt
MSR SPSR_EL1, <Xt> ; Write Xt to SPSR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>00</td>
<td>010</td>
<td>000</td>
<td>000</td>
</tr>
</tbody>
</table>
### SPSR_EL2, Saved Program Status Register (EL2)

The SPSR_EL2 characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SPSR_EL2 is architecturally mapped to AArch32 System register SPSR_hyp.

**Attributes**

SPSR_EL2 is a 32-bit register.

**Field descriptions**

The SPSR_EL2 bit assignments are:

**When exception taken from AArch32:**

An exception return from EL2 using AArch64 makes SPSR_EL2 become **UNKNOWN**.

- **N**, bit [31]
  - Set to the value of CPSR.N on taking an exception to Hyp mode, and copied to CPSR.N on executing an exception return operation in Hyp mode.

- **Z**, bit [30]
  - Set to the value of CPSR.Z on taking an exception to Hyp mode, and copied to CPSR.Z on executing an exception return operation in Hyp mode.

- **C**, bit [29]
  - Set to the value of CPSR.C on taking an exception to Hyp mode, and copied to CPSR.C on executing an exception return operation in Hyp mode.

- **V**, bit [28]
  - Set to the value of CPSR.V on taking an exception to Hyp mode, and copied to CPSR.V on executing an exception return operation in Hyp mode.
Q, bit [27]
Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the \{J, T\} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before the exception was taken.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.
I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

0 Taken from A32 state.
1 Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

1 Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

When exception taken from AArch64:

<table>
<thead>
<tr>
<th>31 30 29 28 27</th>
<th>22 21 20 19</th>
<th>10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N  Z  C  V</td>
<td>RES0</td>
<td>SS  IL  RES0</td>
</tr>
<tr>
<td>D  A  I</td>
<td>F</td>
<td>M[3:0]</td>
</tr>
</tbody>
</table>

M[4]
An exception return from EL2 using AArch64 makes SPSR_EL2 become UNKNOWN.

N, bit [31]
Set to the value of the N condition flag on taking an exception to EL2, and copied to the N condition flag on executing an exception return operation in EL2.

Z, bit [30]
Set to the value of the Z condition flag on taking an exception to EL2, and copied to the Z condition flag on executing an exception return operation in EL2.

C, bit [29]
Set to the value of the C condition flag on taking an exception to EL2, and copied to the C condition flag on executing an exception return operation in EL2.

V, bit [28]
Set to the value of the V condition flag on taking an exception to EL2, and copied to the V condition flag on executing an exception return operation in EL2.

Bits [27:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before the exception was taken.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

Bits [19:10]
Reserved, RES0.

D, bit [9]
Process state D mask. The possible values of this bit are:
0  Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are not masked.
1  Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are masked.

When the target Exception level of the debug exception is higher than the current Exception level, the exception is not masked by this bit.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

F, bit [6]
FIQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.
Bit [5]

Reserved, RES0.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

0 Exception taken from AArch64.

M[3:0], bits [3:0]

AArch64 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b1000</td>
<td>EL2t</td>
</tr>
<tr>
<td>0b1001</td>
<td>EL2h</td>
</tr>
<tr>
<td>0b1010</td>
<td>EL1h</td>
</tr>
<tr>
<td>0b1011</td>
<td>EL1t</td>
</tr>
<tr>
<td>0b0100</td>
<td>EL0t</td>
</tr>
<tr>
<td>0b0101</td>
<td>EL0h</td>
</tr>
</tbody>
</table>

Other values are reserved, and returning to an Exception level that is using AArch64 with a reserved value in this field is treated as an illegal exception return.

The bits in this field are interpreted as follows:

- M[1] is unused and is RES0 for all non-reserved values.
- M[0] is used to select the SP:
  - 0 means the SP is always SP0.
  - 1 means the exception SP is determined by the EL.

**Accessing the SPSR_EL2:**

To access the SPSR_EL2:

MRS <Xt>, SPSR_EL2 ; Read SPSR_EL2 into Xt
MSR SPSR_EL2, <Xt> ; Write Xt to SPSR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.19  **SPSR_EL3, Saved Program Status Register (EL3)**

The SPSR_EL3 characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to EL3.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SPSR_EL3 can be mapped to AArch32 System register SPSR_mon, but this is not architecturally mandated.

**Attributes**

SPSR_EL3 is a 32-bit register.

**Field descriptions**

The SPSR_EL3 bit assignments are:

*When exception taken from AArch32:*

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19</th>
<th>16 15</th>
<th>10 9 8 7 6 5 4 3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N Z C V Q J SS IL GE IT[7:2] E A I F T</td>
<td>M[3:0]</td>
<td></td>
</tr>
</tbody>
</table>

An exception return from EL3 using AArch64 makes SPSR_EL3 become **UNKNOWN**.

**N, bit [31]**

Set to the value of CPSR.N on taking an exception to Monitor mode, and copied to CPSR.N on executing an exception return operation in Monitor mode.

**Z, bit [30]**

Set to the value of CPSR.Z on taking an exception to Monitor mode, and copied to CPSR.Z on executing an exception return operation in Monitor mode.

**C, bit [29]**

Set to the value of CPSR.C on taking an exception to Monitor mode, and copied to CPSR.C on executing an exception return operation in Monitor mode.

**V, bit [28]**

Set to the value of CPSR.V on taking an exception to Monitor mode, and copied to CPSR.V on executing an exception return operation in Monitor mode.
Q, bit [27]
Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the \{J, T\} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before the exception was taken.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is \texttt{0b00000000} when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:

- 0 Little-endian operation
- 1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:

- 0 Exception not masked.
- 1 Exception masked.
I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

0 Taken from A32 state.
1 Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

1 Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

When exception taken from AArch64:

```
   31 30 29 28 27  22 21 20 19  10  9  8  7  6  5  4  3  0
|N|Z|C|V| RES0 |SS|IL| RES0 | D | A | I | F | M[3:0] |
```

M[4] and RES0
An exception return from EL3 using AArch64 makes SPSR_EL3 become UNKNOWN.

N, bit [31]

Set to the value of the N condition flag on taking an exception to EL3, and copied to the N condition flag on executing an exception return operation in EL3.

Z, bit [30]

Set to the value of the Z condition flag on taking an exception to EL3, and copied to the Z condition flag on executing an exception return operation in EL3.

C, bit [29]

Set to the value of the C condition flag on taking an exception to EL3, and copied to the C condition flag on executing an exception return operation in EL3.

V, bit [28]

Set to the value of the V condition flag on taking an exception to EL3, and copied to the V condition flag on executing an exception return operation in EL3.

Bits [27:22]

Reserved, RES0.

SS, bit [21]

Software step. Shows the value of PSTATE.SS immediately before the exception was taken.

IL, bit [20]

Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

Bits [19:10]

Reserved, RES0.

D, bit [9]

Process state D mask. The possible values of this bit are:

0 Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are not masked.
1 Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are masked.

When the target Exception level of the debug exception is higher than the current Exception level, the exception is not masked by this bit.

A, bit [8]

SError interrupt mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.
Bit [5]

Reserved, RES0.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

0 Exception taken from AArch64.

M[3:0], bits [3:0]

AArch64 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EL0t</td>
</tr>
<tr>
<td>0010</td>
<td>EL1t</td>
</tr>
<tr>
<td>0011</td>
<td>EL1h</td>
</tr>
<tr>
<td>0100</td>
<td>EL2t</td>
</tr>
<tr>
<td>0101</td>
<td>EL2h</td>
</tr>
<tr>
<td>0110</td>
<td>EL3t</td>
</tr>
<tr>
<td>0111</td>
<td>EL3h</td>
</tr>
</tbody>
</table>

Other values are reserved, and returning to an Exception level that is using AArch64 with a reserved value in this field is treated as an illegal exception return.

The bits in this field are interpreted as follows:

- M[1] is unused and is RES0 for all non-reserved values.
- M[0] is used to select the SP:
  - 0 means the SP is always SP0.
  - 1 means the exception SP is determined by the EL.

**Accessing the SPSR_EL3:**

To access the SPSR_EL3:

MRS <Xt>, SPSR_EL3 ; Read SPSR_EL3 into Xt
MSR SPSR_EL3, <Xt> ; Write Xt to SPSR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.2.20 SPSR_fiq, Saved Program Status Register (FIQ mode)

The SPSR_fiq characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to FIQ mode.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SPSR_fiq is architecturally mapped to AArch32 System register SPSR_fiq.

If EL1 does not support execution in AArch32, this register is RES0.

**Attributes**

SPSR_fiq is a 32-bit register.

**Field descriptions**

The SPSR_fiq bit assignments are:

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Set to the value of CPSR.N on taking an exception to FIQ mode, and copied to CPSR.N on executing an exception return operation in FIQ mode.</td>
<td>Set to the value of CPSR.Z on taking an exception to FIQ mode, and copied to CPSR.Z on executing an exception return operation in FIQ mode.</td>
<td>Set to the value of CPSR.C on taking an exception to FIQ mode, and copied to CPSR.C on executing an exception return operation in FIQ mode.</td>
<td>Set to the value of CPSR.V on taking an exception to FIQ mode, and copied to CPSR.V on executing an exception return operation in FIQ mode.</td>
<td>Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.</td>
</tr>
</tbody>
</table>
IT[1:0], bits [26:25]

IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]

RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]

Reserved, RES0.

IL, bit [20]

Illegal Execution state bit. Shows the value of PSTATE IL immediately before the exception was taken.

GE, bits [19:16]

Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]

IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

• IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.

• IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]

Endianness state bit. Controls the load and store endianness for data accesses:

0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR EE bit is defined by a configuration input signal, that value also applies to the CPSR E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]

Serror interrupt mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.
F, bit [6]

FIQ mask bit. The possible values of this bit are:

0   Exception not masked.
1   Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

0   Taken from A32 state.
1   Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

1   Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

Accessing the SPSR_fiq:

To access the SPSR_fiq:

MRS <Xt>, SPSR_fiq ; Read SPSR_fiq into Xt
MSR SPSR_fiq, <Xt> ; Write Xt to SPSR_fiq

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0111</td>
<td>011</td>
</tr>
</tbody>
</table>
C5.2.21  **SPSR_irq, Saved Program Status Register (IRQ mode)**

The SPSR_irq characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to IRQ mode.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SPSR_irq is architecturally mapped to AArch32 System register SPSR_irq.

If EL1 does not support execution in AArch32, this register is RES0.

**Attributes**

SPSR_irq is a 32-bit register.

**Field descriptions**

The SPSR_irq bit assignments are:

\[
\begin{array}{cccccccccccc}
\end{array}
\]

**N, bit [31]**

Set to the value of CPSR.N on taking an exception to IRQ mode, and copied to CPSR.N on executing an exception return operation in IRQ mode.

**Z, bit [30]**

Set to the value of CPSR.Z on taking an exception to IRQ mode, and copied to CPSR.Z on executing an exception return operation in IRQ mode.

**C, bit [29]**

Set to the value of CPSR.C on taking an exception to IRQ mode, and copied to CPSR.C on executing an exception return operation in IRQ mode.

**V, bit [28]**

Set to the value of CPSR.V on taking an exception to IRQ mode, and copied to CPSR.V on executing an exception return operation in IRQ mode.

**Q, bit [27]**

Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.
IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.
F, bit [6]

FIQ mask bit. The possible values of this bit are:
- 0: Exception not masked.
- 1: Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:
- 0: Taken from A32 state.
- 1: Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:
- 1: Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in *Reserved values in System and memory-mapped registers and translation table entries* on page K1-5492.

**Accessing the SPSR_irq:**

To access the SPSR_irq:

MRS <Xt>, SPSR_irq ; Read SPSR_irq into Xt
MSR SPSR_irq, <Xt> ; Write Xt to SPSR_irq

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0011</td>
<td>00</td>
</tr>
</tbody>
</table>
C5.2.22 SPSR_und, Saved Program Status Register (Undefined mode)

The SPSR_und characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to Undefined mode.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traps and Enables</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>There are no traps or enables affecting this register.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Configurations**

AArch64 System register SPSR_und is architecturally mapped to AArch32 System register SPSR_und.

If EL1 does not support execution in AArch32, this register is RES0.

**Attributes**

SPSR_und is a 32-bit register.

**Field descriptions**

The SPSR_und bit assignments are:

```
31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
N Z C V Q J RES0 IL GE IT[7:2] E A I F T M[3:0]
```

**N, bit [31]**

Set to the value of CPSR.N on taking an exception to Undefined mode, and copied to CPSR.N on executing an exception return operation in Undefined mode.

**Z, bit [30]**

Set to the value of CPSR.Z on taking an exception to Undefined mode, and copied to CPSR.Z on executing an exception return operation in Undefined mode.

**C, bit [29]**

Set to the value of CPSR.C on taking an exception to Undefined mode, and copied to CPSR.C on executing an exception return operation in Undefined mode.

**V, bit [28]**

Set to the value of CPSR.V on taking an exception to Undefined mode, and copied to CPSR.V on executing an exception return operation in Undefined mode.

**Q, bit [27]**

Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.
IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:

- 0 Little-endian operation
- 1 Big-endian operation.

Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:

- 0 Exception not masked.
- 1 Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:

- 0 Exception not masked.
- 1 Exception masked.
F, bit [6]
FIQ mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

T, bit [5]
T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:
0   Taken from A32 state.
1   Taken from T32 state.

M[4], bit [4]
Execution state that the exception was taken from. Possible values of this bit are:
1   Exception taken from AArch32.

M[3:0], bits [3:0]
AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

Accessing the SPSR_und:
To access the SPSR_und:
MRS <Xt>, SPSR_und ; Read SPSR_und into Xt
MSR SPSR_und, <Xt> ; Write Xt to SPSR_und

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0100</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
C5.3 A64 system instructions for cache maintenance

The following sections define the cache maintenance system instructions in A64:

- **DC CISW**, Data or unified Cache line Clean and Invalidate by Set/Way on page C5-348.
- **DC CIVAC**, Data or unified Cache line Clean and Invalidate by VA to PoC on page C5-350.
- **DC CSW**, Data or unified Cache line Clean by Set/Way on page C5-351.
- **DC CVAC**, Data or unified Cache line Clean by VA to PoC on page C5-353.
- **DC CVAU**, Data or unified Cache line Clean by VA to PoU on page C5-354.
- **DC ISW**, Data or unified Cache line Invalidate by Set/Way on page C5-355.
- **DC IVAC**, Data or unified Cache line Invalidate by VA to PoC on page C5-357.
- **DC ZVA**, Data Cache Zero by VA on page C5-359.
- **IC IALLU**, Instruction Cache Invalidate All to PoU on page C5-361.
- **IC IALLUIS**, Instruction Cache Invalidate All to PoU, Inner Shareable on page C5-362.
- **IC IVAU**, Instruction Cache line Invalidate by VA to PoU on page C5-363.
C5.3.1 DC CISW, Data or unified Cache line Clean and Invalidate by Set/Way

The DC CISW characteristics are:

Purpose

Clean and Invalidate data cache by set/way.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is UNDEFINED
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

AArch64 System instruction DC CISW performs the same function as AArch32 System instruction DCCISW.

Attributes

DC CISW is a 64-bit System instruction.

Field descriptions

The DC CISW input value bit assignments are:

```
63  62  61  60  59  58  57  56  55  54  53  52  51  50  49  48  47  46  45  44  43  42  41  40  39  38  37  36  35  34  33  32
  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
  RES0  SETWAY  LEVEL  RES0

Bits [63:32]

Reserved, RES0.

SetWay, bits [31:4]

Contains two fields:
- Way, bits[31:32-A], the number of the way to operate on.
- Set, bits[3-B:1:L], the number of the set to operate on.
```
Bits[31:24] are RES0.

\[ A = \log_2(\text{ASSOCIATIVITY}), \quad L = \log_2(\text{LINELEN}), \quad B = (L + S), \quad S = \log_2(\text{NSETS}). \]

ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of \( A \) and \( S \) are rounded up to the next integer.

**Level, bits [3:1]**

Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.

**Bit [0]**

Reserved, RES0.

**Executing the DC CISW instruction:**

The DC CISW instruction is executed as:

\[ \text{DC CISW, } \langle x \rangle \]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>011</td>
<td>111</td>
<td>010</td>
</tr>
</tbody>
</table>
C5 The A64 System Instruction Class
C5.3 A64 system instructions for cache maintenance

C5.3.2 DC CIVAC, Data or unified Cache line Clean and Invalidate by VA to PoC

The DC CIVAC characteristics are:

Purpose

Clean and Invalidate data cache by address to Point of Coherency.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL0 access is enabled, this instruction is available at EL0 when the VA has read access permission, otherwise it causes a Permission Fault.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TPC==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HCR_EL2.TPC==1, and SCTLR_EL1.UCI==1, Non-secure execution of this instruction at EL0 is trapped to EL2.
- If SCTLR_EL1.UCI==0, execution of this instruction at EL0 is trapped to EL1.

Configurations

AArch64 System instruction DC CIVAC performs the same function as AArch32 System instruction DCCIMVC.

Attributes

DC CIVAC is a 64-bit System instruction.

Field descriptions

The DC CIVAC input value bit assignments are:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0

Virtual address to use

Bits [63:0]

Virtual address to use.

Executing the DC CIVAC instruction:

The DC CIVAC instruction is executed as:

DC CIVAC, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>011</td>
<td>0111</td>
<td>1110</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.3.3 DC CSW, Data or unified Cache line Clean by Set/Way

The DC CSW characteristics are:

**Purpose**

Clean data cache by set/way.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is UNDEFINED
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch64 System instruction DC CSW performs the same function as AArch32 System instruction DCCSW.

**Attributes**

DC CSW is a 64-bit System instruction.

**Field descriptions**

The DC CSW input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>32</th>
<th>31</th>
<th>4</th>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>SetWay</td>
<td>Level</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:32]**

Reserved, RES0.

**SetWay, bits [31:4]**

Contains two fields:

- Way, bits[31:32-A], the number of the way to operate on.
- Set, bits[B-1:L], the number of the set to operate on.
Bits[L-1:4] are RES0.

A = \log_2(\text{ASSOCIATIVITY}), \quad L = \log_2(\text{LINELEN}), \quad B = \log_2(L + S), \quad S = \log_2(\text{NSETS}).

\text{ASSOCIATIVITY}, \text{LINELEN} (\text{line length, in bytes}), \text{and NSETS (number of sets)} have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.

\textbf{Level, bits [3:1]}

Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.

\textbf{Bit [0]}

Reserved, RES0.

\textbf{Executing the DC CSW instruction:}

The DC CSW instruction is executed as:

```
DC CSW, <xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>0111</td>
<td>1010</td>
<td>010</td>
</tr>
</tbody>
</table>
C5.3.4 DC CVAC, Data or unified Cache line Clean by VA to PoC

The DC CVAC characteristics are:

**Purpose**

Clean data cache by address to Point of Coherency.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL0 access is enabled, this instruction is available at EL0 when the VA has read access permission, otherwise it causes a Permission Fault.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TPC=1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HCR_EL2.TPC=1, and SCTLR_EL1.UCI=1, Non-secure execution of this instruction at EL0 is trapped to EL2.
- If SCTLR_EL1.UCI=0, execution of this instruction at EL0 is trapped to EL1.

**Configurations**

AArch64 System instruction DC CVAC performs the same function as AArch32 System instruction DCCMVAC.

**Attributes**

DC CVAC is a 64-bit System instruction.

**Field descriptions**

The DC CVAC input value bit assignments are:

```
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

**Virtual address to use**

**Bits [63:0]**

Virtual address to use.

**Executing the DC CVAC instruction:**

The DC CVAC instruction is executed as:

```
DC CVAC, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>011</td>
<td>0111</td>
<td>1010</td>
<td>001</td>
</tr>
</tbody>
</table>
### C5.3.5 DC CVAU, Data or unified Cache line Clean by VA to PoU

The DC CVAU characteristics are:

**Purpose**

Clean data cache by address to Point of Unification.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL0 access is enabled, this instruction is available at EL0 when the VA has read access permission, otherwise it causes a Permission Fault.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to EL2.
- If SCTLR_EL1.UCI==0, execution of this instruction at EL0 is trapped to EL1.

**Configurations**

AArch64 System instruction DC CVAU performs the same function as AArch32 System instruction DCCMVAU.

**Attributes**

DC CVAU is a 64-bit System instruction.

**Field descriptions**

The DC CVAU input value bit assignments are:

![Virtual address to use](image)

**Bits [63:0]**

Virtual address to use.

**Executing the DC CVAU instruction:**

The DC CVAU instruction is executed as:

DC CVAU, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>011</td>
<td>0111</td>
<td>1011</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.3.6 DC ISW, Data or unified Cache line Invalidate by Set/Way

The DC ISW characteristics are:

**Purpose**

Invalidate data cache by set/way.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

At EL1, this operation must operate as DC CISW if all of the following apply:
- EL2 is implemented.
- The value of HCR_EL2.SWIO is 1 or the value of HCR_EL2.VM is 1.
- The value of SCR_EL3.NS is 1 or EL3 is not implemented.

If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:
- The instruction is UNDEFINED
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:
- If HCR_EL2.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch64 System instruction DC ISW performs the same function as AArch32 System instruction DCISW.

**Attributes**

DC ISW is a 64-bit System instruction.

**Field descriptions**

The DC ISW input value bit assignments are:

```
   63  32  31  4  3  1  0
   RES0 SetWay Level RES0
```

**Bits [63:32]**

Reserved, RES0.
SetWay, bits [31:4]

Contains two fields:

- Way, bits[31:32-A], the number of the way to operate on.
- Set, bits[B-1:L], the number of the set to operate on.

Bits[L-1:4] are RES0.

\[ A = \log_2(\text{ASSOCIATIVITY}), \ L = \log_2(\text{LINELEN}), \ B = (L + S), \ S = \log_2(\text{NSETS}). \]

ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.

Level, bits [3:1]

Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.

Bit [0]

Reserved, RES0.

Executing the DC ISW instruction:

The DC ISW instruction is executed as:

\[ \text{DC ISW, } <Xt> \]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>011</td>
<td>010</td>
<td>010</td>
</tr>
</tbody>
</table>
C5.3.7 DC IVAC, Data or unified Cache line Invalidate by VA to PoC

The DC IVAC characteristics are:

Purpose

Invalidate data cache by address to Point of Coherency.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

This instruction requires write access permission to the VA, otherwise it causes a PermissionFault.

When the instruction is executed, it can generate a watchpoint, which is prioritized in the same way as other watchpoints. If a watchpoint is generated, the CM bit in the ESR_ELx.ISS field is set to 1.

At EL1, this instruction must be performed as DC CIVAC if all of the following apply:

• EL2 is implemented.
• HCR_EL2.VM is set to 1.
• SCR_EL3.NS is set to 1 or EL3 is not implemented.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

• If HCR_EL2.TPC==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

AArch64 System instruction DC IVAC performs the same function as AArch32 System instruction DCIMVAC.

Attributes

DC IVAC is a 64-bit System instruction.

Field descriptions

The DC IVAC input value bit assignments are:

Bits [63:0]

Virtual address to use.

Executing the DC IVAC instruction:

The DC IVAC instruction is executed as:

DC IVAC, <xt>
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>011</td>
<td>011</td>
<td>001</td>
</tr>
</tbody>
</table>

When the instruction is executed, it can generate a watchpoint, which is prioritized in the same way as other watchpoints. If a watchpoint is generated, the CM bit in the ESR_ELx.ISS field is set to 1.
C5.3.8 DC ZVA, Data Cache Zero by VA

The DC ZVA characteristics are:

**Purpose**
Zero data cache by address. Zeroes a naturally aligned block of N bytes, where the size of N is identified in DCZID_EL0.

**Usage constraints**
This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

When the value of SCTLR_EL1.DZE is 0 this instruction is UNDEFINED at EL0.

When this instruction is executed, it can generate memory faults or watchpoints which are prioritized in the same way as other memory-related faults or watchpoints. If a synchronous data abort fault or a watchpoint is generated, the CM bit in the ESR_ELx.ISS field is not set.

If the memory region being zeroed is any type of Device memory, this instruction can give an alignment fault which is prioritized in the same way as other alignment faults that are determined by the memory type.

This instruction applies to Normal memory regardless of cacheability attributes.

This instruction behaves as a set of Stores to each byte within the block being accessed, and so it:
- Will cause a Permission Fault if the translation system does not permit writes to the locations.
- Requires the same considerations for ordering and the management of coherency as any other store instructions.

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:
- If HCR_EL2.TDZ==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to EL2.
- If SCTLR_EL1.DZE==0, execution of this instruction at EL0 is trapped to EL1.

**Configurations**
There are no configuration notes.

**Attributes**
DC ZVA is a 64-bit System instruction.

**Field descriptions**
The DC ZVA input value bit assignments are:

```
  63  62  .  0
  ?? ?? ??

Virtual address to use
```

**Bits [63:0]**
Virtual address to use. There is no alignment restriction on the address within the block of N bytes that is used.
Executing the DC ZVA instruction:

The DC ZVA instruction is executed as:

```
DC ZVA, <xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>011</td>
<td>011</td>
<td>0100</td>
<td>001</td>
</tr>
</tbody>
</table>

When this instruction is executed, it can generate memory faults or watchpoints which are prioritized in the same way as other memory-related faults or watchpoints. If a synchronous data abort fault or a watchpoint is generated, the CM bit in the ESR_ELx.ISS field is not set.

If the memory region being zeroed is any type of Device memory, this instruction can give an alignment fault which is prioritized in the same way as other alignment faults that are determined by the memory type.

This instruction applies to Normal memory regardless of cacheability attributes.

This instruction behaves as a set of Stores to each byte within the block being accessed, and so it:

- Generates a Permission Fault if the translation system does not permit writes to the locations.
- Requires the same considerations for ordering and the management of coherency as any other store instructions.
C5.3.9 IC IALLU, Instruction Cache Invalidate All to PoU

The IC IALLU characteristics are:

Purpose

Invalidate all instruction caches to Point of Unification.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

AArch64 System instruction IC IALLU performs the same function as AArch32 System instruction ICIALLU.

Attributes

IC IALLU is a 64-bit System instruction.

Field descriptions

IC IALLU ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the IC IALLU instruction:

The IC IALLU instruction is executed as:

IC IALLU

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>0111</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.3.10 IC IALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable

The IC IALLUIS characteristics are:

Purpose

Invalidate all instruction caches in Inner Shareable domain to Point of Unification.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

AArch64 System instruction IC IALLUIS performs the same function as AArch32 System instruction ICIALLUIS.

Attributes

IC IALLUIS is a 64-bit System instruction.

Field descriptions

IC IALLUIS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the IC IALLUIS instruction:

The IC IALLUIS instruction is executed as:

IC IALLUIS

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>011</td>
<td>001</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.3.11 IC IVAU, Instruction Cache line Invalidate by VA to PoU

The IC IVAU characteristics are:

**Purpose**

Invalidate instruction cache by address to Point of Unification.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL0 access is enabled, this instruction is available at EL0 when the VA has read access permission. It is IMPLEMENTATION DEFINED whether executing this instruction at EL0 causes a Permission Fault if the VA does not have read access permission at EL0.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to EL2.
- If SCTLR_EL1.UCI==0, execution of this instruction at EL0 is trapped to EL1.

**Configurations**

AArch64 System instruction IC IVAU performs the same function as AArch32 System instruction ICIMVAU.

**Attributes**

IC IVAU is a 64-bit System instruction.

**Field descriptions**

The IC IVAU input value bit assignments are:

![Virtual address to use](image)

**Bits [63:0]**

Virtual address to use.

**Executing the IC IVAU instruction:**

The IC IVAU instruction is executed as:

IC IVAU, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>011</td>
<td>011</td>
<td>010</td>
<td>001</td>
</tr>
</tbody>
</table>
If EL0 access is enabled, this instruction is available at EL0 when the VA has read access permission. It is IMPLEMENTATION DEFINED whether executing this instruction at EL0 causes a Permission Fault if the VA does not have read access permission at EL0.
C5.4 A64 system instructions for address translation

The following sections define the address translation system instructions in A64:

- AT S12E0R, Address Translate Stages 1 and 2 EL0 Read on page C5-366.
- AT S12E0W, Address Translate Stages 1 and 2 EL0 Write on page C5-367.
- AT S12E1R, Address Translate Stages 1 and 2 EL1 Read on page C5-368.
- AT S12E1W, Address Translate Stages 1 and 2 EL1 Write on page C5-369.
- AT S1E0R, Address Translate Stage 1 EL0 Read on page C5-370.
- AT S1E0W, Address Translate Stage 1 EL0 Write on page C5-371.
- AT S1E1R, Address Translate Stage 1 EL1 Read on page C5-372.
- AT S1E1W, Address Translate Stage 1 EL1 Write on page C5-373.
- AT S1E2R, Address Translate Stage 1 EL2 Read on page C5-374.
- AT S1E2W, Address Translate Stage 1 EL2 Write on page C5-375.
- AT S1E3R, Address Translate Stage 1 EL3 Read on page C5-376.
- AT S1E3W, Address Translate Stage 1 EL3 Write on page C5-377.
C5.4.1 AT S12E0R, Address Translate Stages 1 and 2 EL0 Read

The AT S12E0R characteristics are:

**Purpose**

Performs stage 1 and 2 address translations as defined for EL0, with permissions as if reading from the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td></td>
</tr>
</tbody>
</table>

If EL2 does not exist, or stage 2 translation is disabled, or the instruction is executed at EL3 when the value of SCR_EL3.NS is 0, this operation executes as AT S1E0R.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S12E0R is a 64-bit System instruction.

**Field descriptions**

The AT S12E0R input value bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
<th>Input address for translation</th>
</tr>
</thead>
</table>

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S12E0R instruction:**

The AT S12E0R instruction is executed as:

AT S12E0R, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>0111</td>
<td>1000</td>
<td>110</td>
</tr>
</tbody>
</table>
C5.4.2  AT S12E0W, Address Translate Stages 1 and 2 EL0 Write

The AT S12E0W characteristics are:

**Purpose**

Performs stage 1 and 2 address translations as defined for EL0, with permissions as if writing to the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td></td>
</tr>
</tbody>
</table>

If EL2 does not exist, or stage 2 translation is disabled, or the instruction is executed at EL3 when the value of SCR_EL3.NS is 0, this operation executes as AT S1E0W.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S12E0W is a 64-bit System instruction.

**Field descriptions**

The AT S12E0W input value bit assignments are:

```
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

**Bits [63:0]**

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S12E0W instruction:**

The AT S12E0W instruction is executed as:

```
AT S12E0W, <xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>0111</td>
<td>1000</td>
<td>111</td>
</tr>
</tbody>
</table>
C5.4.3 AT S12E1R, Address Translate Stages 1 and 2 EL1 Read

The AT S12E1R characteristics are:

**Purpose**
Performs stage 1 and 2 address translations as defined for EL1, with permissions as if reading from the given virtual address.

**Usage constraints**
This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL2 does not exist, or stage 2 translation is disabled, or the instruction is executed at EL3 when the value of SCR_EL3.NS is 0, this operation executes as AT S1E1R.

**Traps and Enables**
There are no traps or enables affecting this instruction.

**Configurations**
There are no configuration notes.

**Attributes**
AT S12E1R is a 64-bit System instruction.

**Field descriptions**
The AT S12E1R input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>??</td>
<td>??</td>
</tr>
</tbody>
</table>

**Input address for translation**

**Bits [63:0]**
Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S12E1R instruction:**
The AT S12E1R instruction is executed as:

AT S12E1R, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>0111</td>
<td>1000</td>
<td>100</td>
</tr>
</tbody>
</table>
C5.4.4 AT S12E1W, Address Translate Stages 1 and 2 EL1 Write

The AT S12E1W characteristics are:

**Purpose**

Performs stage 1 and 2 address translations as defined for EL1, with permissions as if writing to the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL2 does not exist, or stage 2 translation is disabled, or the instruction is executed at EL3 when the value of SCR_EL3.NS is 0, this operation executes as AT S1E1W.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S12E1W is a 64-bit System instruction.

**Field descriptions**

The AT S12E1W input value bit assignments are:

```
63 0
   ?? ?? Input address for translation
```

**Bits [63:0]**

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S12E1W instruction:**

The AT S12E1W instruction is executed as:

```
AT S12E1W, <xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>0111</td>
<td>1000</td>
<td>101</td>
</tr>
</tbody>
</table>
AT S1E0R, Address Translate Stage 1 EL0 Read

The AT S1E0R characteristics are:

**Purpose**

Performs stage 1 address translation as defined for EL0, with permissions as if reading from the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S1E0R is a 64-bit System instruction.

**Field descriptions**

The AT S1E0R input value bit assignments are:

```
   63 0
43 0 0 0 1 1 1 0 0 0
   Input address for translation
```

**Bits [63:0]**

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S1E0R instruction:**

The AT S1E0R instruction is executed as:

```
AT S1E0R, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

```
<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>010</td>
</tr>
</tbody>
</table>
```
C5.4.6   AT S1E0W, Address Translate Stage 1 EL0 Write

The AT S1E0W characteristics are:

Purpose

Performs stage 1 address translation as defined for EL0, with permissions as if writing to the given virtual address.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

AT S1E0W is a 64-bit System instruction.

Field descriptions

The AT S1E0W input value bit assignments are:

![Input address for translation](image)

Bits [63:0]

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

Executing the AT S1E0W instruction:

The AT S1E0W instruction is executed as:

AT S1E0W, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>0111</td>
<td>1000</td>
<td>011</td>
</tr>
</tbody>
</table>
C5.4.7 AT S1E1R, Address Translate Stage 1 EL1 Read

The AT S1E1R characteristics are:

**Purpose**

Performs stage 1 address translation as defined for EL1, with permissions as if reading from the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S1E1R is a 64-bit System instruction.

**Field descriptions**

The AT S1E1R input value bit assignments are:

Bits [63:0]

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S1E1R instruction:**

The AT S1E1R instruction is executed as:

AT S1E1R, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>0111</td>
<td>1000</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.4.8 AT S1E1W, Address Translate Stage 1 EL1 Write

The AT S1E1W characteristics are:

**Purpose**

Performs stage 1 address translation as defined for EL1, with permissions as if writing to the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S1E1W is a 64-bit System instruction.

**Field descriptions**

The AT S1E1W input value bit assignments are:

![Input address for translation diagram]

**Bits [63:0]**

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S1E1W instruction:**

The AT S1E1W instruction is executed as:

\[
\text{AT S1E1W, <Xt>}
\]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>0111</td>
<td>1000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.4.9 AT S1E2R, Address Translate Stage 1 EL2 Read

The AT S1E2R characteristics are:

**Purpose**

Performs stage 1 address translation as defined for EL2, with permissions as if reading from the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td></td>
<td>WO</td>
<td>WO</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is **undefined** if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S1E2R is a 64-bit System instruction.

**Field descriptions**

The AT S1E2R input value bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input address for translation</td>
</tr>
</tbody>
</table>

**Bits [63:0]**

Input address for translation. The resulting address can be read from the PAR_EL1.

If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S1E2R instruction:**

The AT S1E2R instruction is executed as:

AT S1E2R, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>0111</td>
<td>1000</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.4.10 AT S1E2W, Address Translate Stage 1 EL2 Write

The AT S1E2W characteristics are:

**Purpose**

Performs stage 1 address translation as defined for EL2, with permissions as if writing to the given virtual address.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>Level</th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is **UNDEFINED** if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

AT S1E2W is a 64-bit System instruction.

**Field descriptions**

The AT S1E2W input value bit assignments are:

- **Bits [63:0]**
  
  Input address for translation. The resulting address can be read from the PAR_EL1.

  If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S1E2W instruction:**

The AT S1E2W instruction is executed as:

```
AT S1E2W, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>0111</td>
<td>1000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.4.11 AT S1E3R, Address Translate Stage 1 EL3 Read

The AT S1E3R characteristics are:

**Purpose**
Perform stage 1 address translation as defined for EL3, with permissions as if reading from the given virtual address.

**Usage constraints**
This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this instruction.

**Configurations**
There are no configuration notes.

**Attributes**
AT S1E3R is a 64-bit System instruction.

**Field descriptions**
The AT S1E3R input value bit assignments are:

```
63 0
```

**Bits [63:0]**
Input address for translation. The resulting address can be read from the PAR_EL1.
If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

**Executing the AT S1E3R instruction:**
The AT S1E3R instruction is executed as:

```
AT S1E3R, <xT>
```

The instruction is encoded in the System instruction encoding space as follows:

```
op0 op1 CRn CRm op2
01 110 0111 1000 000
```
C5.4.12 AT S1E3W, Address Translate Stage 1 EL3 Write

The AT S1E3W characteristics are:

Purpose

Performs stage 1 address translation as defined for EL3, with permissions as if writing to the given virtual address.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

AT S1E3W is a 64-bit System instruction.

Field descriptions

The AT S1E3W input value bit assignments are:

Bits [63:0]

Input address for translation. The resulting address can be read from the PAR_EL1. If the address translation instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then VA[63:32] is RES0.

Executing the AT S1E3W instruction:

The AT S1E3W instruction is executed as:

AT S1E3W, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>0111</td>
<td>1000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5 A64 system instructions for TLB maintenance

The following sections define the TLB maintenance system instructions in A64:

- `TLBI ALLE1`, TLB Invalidate All, EL1 on page C5-379.
- `TLBI ALLE1IS`, TLB Invalidate All, EL1, Inner Shareable on page C5-380.
- `TLBI ALLE2`, TLB Invalidate All, EL2 on page C5-381.
- `TLBI ALLE2IS`, TLB Invalidate All, EL2, Inner Shareable on page C5-382.
- `TLBI ALLE3`, TLB Invalidate All, EL3 on page C5-383.
- `TLBI ALLE3IS`, TLB Invalidate All, EL3, Inner Shareable on page C5-384.
- `TLBI ASIDE1`, TLB Invalidate by ASID, EL1 on page C5-385.
- `TLBI ASIDE1IS`, TLB Invalidate by ASID, EL1, Inner Shareable on page C5-387.
- `TLBI IPAS2E1`, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1 on page C5-389.
- `TLBI IPAS2E1IS`, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable on page C5-390.
- `TLBI IPAS2LE1`, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1 on page C5-392.
- `TLBI IPAS2LE1IS`, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable on page C5-393.
- `TLBI VAAE1`, TLB Invalidate by VA, All ASID, EL1 on page C5-395.
- `TLBI VAAE1IS`, TLB Invalidate by VA, All ASID, EL1, Inner Shareable on page C5-397.
- `TLBI VAALE1`, TLB Invalidate by VA, All ASID, Last level, EL1 on page C5-399.
- `TLBI VAALE1IS`, TLB Invalidate by VA, All ASID, EL1, Inner Shareable on page C5-401.
- `TLBI VAE1`, TLB Invalidate by VA, EL1 on page C5-403.
- `TLBI VAE1IS`, TLB Invalidate by VA, EL1, Inner Shareable on page C5-405.
- `TLBI VAE2`, TLB Invalidate by VA, EL2 on page C5-407.
- `TLBI VAE2IS`, TLB Invalidate by VA, EL2, Inner Shareable on page C5-409.
- `TLBI VAE3`, TLB Invalidate by VA, EL3 on page C5-411.
- `TLBI VAE3IS`, TLB Invalidate by VA, EL3, Inner Shareable on page C5-413.
- `TLBI VALE1`, TLB Invalidate by VA, Last level, EL1 on page C5-415.
- `TLBI VALE1IS`, TLB Invalidate by VA, Last level, EL1, Inner Shareable on page C5-417.
- `TLBI VALE2`, TLB Invalidate by VA, Last level, EL2 on page C5-419.
- `TLBI VALE2IS`, TLB Invalidate by VA, Last level, EL2, Inner Shareable on page C5-421.
- `TLBI VALE3`, TLB Invalidate by VA, Last level, EL3 on page C5-423.
- `TLBI VALE3IS`, TLB Invalidate by VA, Last level, EL3, Inner Shareable on page C5-425.
- `TLBI VMALLE1`, TLB Invalidate by VMID, All at stage 1, EL1 on page C5-427.
- `TLBI VMALLE1IS`, TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable on page C5-428.
- `TLBI VMALLS12E1`, TLB Invalidate by VMID, All at Stage 1 and 2, EL1 on page C5-429.
- `TLBI VMALLS12E1IS`, TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable on page C5-430.

For more information about these instructions see `TLB maintenance instructions` on page D4-1817. In particular, for the full description of the scope of each instruction see `Scope of the A64 TLB maintenance instructions` on page D4-1820.
C5.5.1 TLBI ALLE1, TLB Invalidate All, EL1

The TLBI ALLE1 characteristics are:

Purpose

Invalidate all EL1&0 regime stage 1 and 2 TLB entries.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see ALL.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

TLBI ALLE1 is a 64-bit System instruction.

Field descriptions

TLBI ALLE1 ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the TLBI ALLE1 instruction:

The TLBI ALLE1 instruction is executed as:

TLBI ALLE1

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>100</td>
</tr>
</tbody>
</table>
C5.5.2 TLBI ALLE1IS, TLB Invalidate All, EL1, Inner Shareable

The TLBI ALLE1IS characteristics are:

**Purpose**

Invalidate all EL1&0 regime stage 1 and 2 TLB entries on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see **ALL**.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI ALLE1IS is a 64-bit System instruction.

**Field descriptions**

TLBI ALLE1IS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI ALLE1IS instruction:**

The TLBI ALLE1IS instruction is executed as:

TLBI ALLE1IS

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>100</td>
</tr>
</tbody>
</table>
C5.5.3 TLBI ALLE2, TLB Invalidate All, EL2

The TLBI ALLE2 characteristics are:

**Purpose**

Invalidate all EL2 regime stage 1 TLB entries.
For details of the scope of this instruction see ALL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is **UNDEFINED** if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI ALLE2 is a 64-bit System instruction.

**Field descriptions**

TLBI ALLE2 ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI ALLE2 instruction:**

The TLBI ALLE2 instruction is executed as:

TLBI ALLE2

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>011</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.5.4 TLBI ALLE2IS, TLB Invalidate All, EL2, Inner Shareable

The TLBI ALLE2IS characteristics are:

**Purpose**

Invalidate all EL2 regime stage 1 TLB entries on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see ALL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is UNDEFINED if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI ALLE2IS is a 64-bit System instruction.

**Field descriptions**

TLBI ALLE2IS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI ALLE2IS instruction:**

The TLBI ALLE2IS instruction is executed as:

TLBI ALLE2IS

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.5.5 TLBI ALLE3, TLB Invalidate All, EL3

The TLBI ALLE3 characteristics are:

**Purpose**

Invalidate all EL3 regime stage 1 TLB entries.

For details of the scope of this instruction see ALL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI ALLE3 is a 64-bit System instruction.

**Field descriptions**

TLBI ALLE3 ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI ALLE3 instruction:**

The TLBI ALLE3 instruction is executed as:

```
TLBI ALLE3
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>1000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.5.6   TLBI ALLE3IS, TLB Invalidate All, EL3, Inner Shareable

The TLBI ALLE3IS characteristics are:

Purpose

Invalidate all EL3 regime stage 1 TLB entries on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see ALL.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

TLBI ALLE3IS is a 64-bit System instruction.

Field descriptions

TLBI ALLE3IS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the TLBI ALLE3IS instruction:

The TLBI ALLE3IS instruction is executed as:

TLBI  ALLE3IS

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>1000</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
**C5.5.7 TLBI ASIDE1, TLB Invalidate by ASID, EL1**

The TLBI ASIDE1 characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the given ASID and the current VMID.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see ASID.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI ASIDE1 is a 64-bit System instruction.

**Field descriptions**

The TLBI ASIDE1 input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASID</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ASID, bits [63:48]**

ASID value to match. Any appropriate TLB entries that match the ASID values will be affected by this operation.

If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are considered RES0 and must be written to 0 by software performing the TLB maintenance.

**Bits [47:0]**

Reserved, RES0.

**Executing the TLBI ASIDE1 instruction:**

The TLBI ASIDE1 instruction is executed as:

TLBI ASIDE1, <Xt>
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>010</td>
</tr>
</tbody>
</table>
C5.5.8 TLBI ASIDE1IS, TLB Invalidate by ASID, EL1, Inner Shareable

The TLBI ASIDE1IS characteristics are:

Purpose

Invalidate EL1&0 regime stage 1 TLB entries for the given ASID and the current VMID on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see ASID.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

• If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBI ASIDE1IS is a 64-bit System instruction.

Field descriptions

The TLBI ASIDE1IS input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASID</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ASID, bits [63:48]

ASID value to match. Any appropriate TLB entries that match the ASID values will be affected by this operation.

If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are considered RES0 and must be written to 0 by software performing the TLB maintenance.

Bits [47:0]

Reserved, RES0.

Executing the TLBI ASIDE1IS instruction:

The TLBI ASIDE1IS instruction is executed as:

TLBI ASIDE1IS, <Xt>
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
C5.5.9 TLBI IPAS2E1, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1

The TLBI IPAS2E1 characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 2 TLB entries for the given IPA and the current VMID.

For details of the scope of this instruction see IPAS2.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If SCR_EL3.NS==0, or EL2 is not implemented, this instruction is a NOP.

This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI IPAS2E1 is a 64-bit System instruction.

**Field descriptions**

The TLBI IPAS2E1 input value bit assignments are:

Bits [63:36]

Reserved, RES0.

IPA[47:12], bits [35:0]

Bits[47:12] of the intermediate physical address to match.

**Executing the TLBI IPAS2E1 instruction:**

The TLBI IPAS2E1 instruction is executed as:

TLBI IPAS2E1, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>Crm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0100</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.10 TLBI IPAS2E1IS, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable

The TLBI IPAS2E1IS characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 2 TLB entries for the given IPA and the current VMID on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see IPAS2.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If SCR_EL3.NS==0, or EL2 is not implemented, this instruction is a NOP.

This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI IPAS2E1IS is a 64-bit System instruction.

**Field descriptions**

The TLBI IPAS2E1IS input value bit assignments are:

![Field diagram]

- **Bits [63:36]**
  - Reserved, RES0.

- **IPA[47:12], bits [35:0]**
  - Bits[47:12] of the intermediate physical address to match.

**Executing the TLBI IPAS2E1IS instruction:**

The TLBI IPAS2E1IS instruction is executed as:

TLBI IPAS2E1IS, <Xt>
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.11 TLBI IPAS2LE1, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1

The TLBI IPAS2LE1 characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 2 TLB entries for the last level of translation, the given IPA, and the current VMID.

For details of the scope of this instruction see IPAS2L.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If SCR_EL3.NS==0, or EL2 is not implemented, this instruction is a NOP.

This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI IPAS2LE1 is a 64-bit System instruction.

**Field descriptions**

The TLBI IPAS2LE1 input value bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:36]</th>
<th>RES0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPA[47:12], bits [35:0]</td>
<td>Bits[47:12] of the intermediate physical address to match.</td>
</tr>
</tbody>
</table>

**Executing the TLBI IPAS2LE1 instruction:**

The TLBI IPAS2LE1 instruction is executed as:

TLBI IPAS2LE1, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0100</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.12   TLBI IPAS2LE1IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable

The TLBI IPAS2LE1IS characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 2 TLB entries for the last level of translation, the given IPA, and the current VMID, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see IPAS2L.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If SCR_EL3.NS==0, or EL2 is not implemented, this instruction is a NOP.

This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI IPAS2LE1IS is a 64-bit System instruction.

**Field descriptions**

The TLBI IPAS2LE1IS input value bit assignments are:

Bits [63:36]

Reserved, RES0.

IPA[47:12], bits [35:0]

Bits[47:12] of the intermediate physical address to match.

**Executing the TLBI IPAS2LE1IS instruction:**

The TLBI IPAS2LE1IS instruction is executed as:

TLBI IPAS2LE1IS, <Xt>
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0000</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.13 TLBI VAAE1, TLB Invalidate by VA, All ASID, EL1

The TLBI VAAE1 characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the given VA and the current VMID.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VAA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAAE1 is a 64-bit System instruction.

**Field descriptions**

The TLBI VAAE1 input value bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:44]</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
</tr>
</tbody>
</table>

Reserved, RES0.

<table>
<thead>
<tr>
<th>VA[55:12], bits [43:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.</td>
</tr>
<tr>
<td>If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.</td>
</tr>
<tr>
<td>The treatment of the low-order bits of this field depends on the translation granule size, as follows:</td>
</tr>
<tr>
<td>• Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.</td>
</tr>
<tr>
<td>• Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.</td>
</tr>
</tbody>
</table>
• Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAAE1 instruction:**

The TLBI VAAE1 instruction is executed as:

\[
\text{TLBI VAAE1, } <\text{x}t> \\
\]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>011</td>
</tr>
</tbody>
</table>

\[
_\text{iss10775} \\
_\text{iss10775} \\
\]
C5.5.14 TLBI VAAE1IS, TLB Invalidate by VA, All ASID, EL1, Inner Shareable

The TLBI VAAE1IS characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the given VA and the current VMID on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VAA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAAE1IS is a 64-bit System instruction.

**Field descriptions**

The TLBI VAAE1IS input value bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:44]</th>
<th>RES0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits [55:12], bits [43:0]</td>
<td>VA[55:12]</td>
</tr>
</tbody>
</table>

Reserved, RES0.

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
• Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAAE1IS instruction:**

The TLBI VAAE1IS instruction is executed as:

```
TLBI VAAE1IS, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>011</td>
</tr>
</tbody>
</table>
C5.5.15 TLBI VAAL1, TLB Invalidate by VA, All ASID, Last level, EL1

The TLBI VAAL1 characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the last level of translation table walk, the given
VA, and the current VMID.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates
the translations that are associated with Secure address space, or invalidates the translations
associated with the Non-secure address space.

For details of the scope of this instruction see VAAL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception
prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAAL1 is a 64-bit System instruction.

**Field descriptions**

The TLBI VAAL1 input value bit assignments are:

63 44 43 0

RES0 VA[55:12]

**Bits [63:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be
affected by this operation, regardless of the ASID.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and
so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored
  when the instruction is executed, because VA[13:12] have no effect on the operation of the
  instruction.
• Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAALE1 instruction:**

The TLBI VAALE1 instruction is executed as:

\[ \text{TLBI VAALE1, } \langle x \rangle \]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>111</td>
</tr>
</tbody>
</table>
C5.5.16   TLBI VAALE1IS, TLB Invalidate by VA, All ASID, EL1, Inner Shareable

The TLBI VAALE1IS characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the last level of translation table walk, the given VA, and the current VMID, on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VAAL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAALE1IS is a 64-bit System instruction.

**Field descriptions**

The TLBI VAALE1IS input value bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:44]</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
</tr>
<tr>
<td>VA[55:12]</td>
</tr>
</tbody>
</table>

**Bits [63:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAALE1IS instruction:**

The TLBI VAALE1IS instruction is executed as:

TLBI VAALE1IS, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>111</td>
</tr>
</tbody>
</table>
C5.5.17 TLBI VAE1, TLB Invalidate by VA, EL1

The TLBI VAE1 characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the given VA and ASID and the current VMID. If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAE1 is a 64-bit System instruction.

**Field descriptions**

The TLBI VAE1 input value bit assignments are:

**ASID, bits [63:48]**

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are considered RES0 and must be written to 0 by software performing the TLB maintenance.

**Bits [47:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.
If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAE1 instruction:**

The TLBI VAE1 instruction is executed as:

```
TLBI VAE1, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.18 TLBI VAE1IS, TLB Invalidate by VA, EL1, Inner Shareable

The TLBI VAE1IS characteristics are:

**Purpose**

Invalidate EL1&0 regime stage 1 TLB entries for the given VA and ASID, and the current VMID, on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAE1IS is a 64-bit System instruction.

**Field descriptions**

The TLBI VAE1IS input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>44</th>
<th>43</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VA[55:12]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ASID, bits [63:48]**

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are considered RES0 and must be written to 0 by software performing the TLB maintenance.

**Bits [47:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits [55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.
If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAE1IS instruction:**

The TLBI VAE1IS instruction is executed as:

```
TLBI VAEIS, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>

```
C5.5.19 TLBI VAE2, TLB Invalidate by VA, EL2

The TLBI VAE2 characteristics are:

**Purpose**

Invalidate EL2 regime stage 1 TLB entries for the given VA.

For details of the scope of this instruction see VA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is **UNDEFINED** if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAE2 is a 64-bit System instruction.

**Field descriptions**

The TLBI VAE2 input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>44 43</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>VA[55:12]</td>
</tr>
</tbody>
</table>

**Bits [63:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.
Executing the TLBI VAE2 instruction:

The TLBI VAE2 instruction is executed as:

TLBI VAE2, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.20 TLBI VAE2IS, TLB Invalidate by VA, EL2, Inner Shareable

The TLBI VAE2IS characteristics are:

**Purpose**

Invalidate EL2 regime stage 1 TLB entries for the given VA on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see VA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is **UNDEFINED** if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAE2IS is a 64-bit System instruction.

**Field descriptions**

The TLBI VAE2IS input value bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>44</td>
<td>VA[55:12]</td>
</tr>
<tr>
<td>43</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.
Executing the TLBI VAE2IS instruction:

The TLBI VAE2IS instruction is executed as:

TLBI VAE2IS, <Xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.21 TLBI VAE3, TLB Invalidate by VA, EL3

The TLBI VAE3 characteristics are:

Purpose

Invalidate EL3 regime stage 1 TLB entries for the given VA.
For details of the scope of this instruction see VA.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

TLBI VAE3 is a 64-bit System instruction.

Field descriptions

The TLBI VAE3 input value bit assignments are:

Bits [63:44]

Reserved, res0.

VA[55:12], bits [43:0]

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as res0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are res0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are res0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

Executing the TLBI VAE3 instruction:

The TLBI VAE3 instruction is executed as:
TLBI VAE3, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>1000</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.22 TLBI VAE3IS, TLB Invalidate by VA, EL3, Inner Shareable

The TLBI VAE3IS characteristics are:

**Purpose**

Invalidate EL3 regime stage 1 TLB entries for the given VA on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see VA.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VAE3IS is a 64-bit System instruction.

**Field descriptions**

The TLBI VAE3IS input value bit assignments are:

```
                  63 44 43 0
RES0  VA[55:12]
```

**Bits [63:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits [55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits [55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VAE3IS instruction:**

The TLBI VAE3IS instruction is executed as:
TLBI VAE3IS, \(<t>\)

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>1000</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
C5.5.23 TLBI VALE1, TLB Invalidate by VA, Last level, EL1

The TLBI VALE1 characteristics are:

Purpose

Invalidates EL1&0 regime stage 1 TLB entries for the last level of translation table walk, the given VA and ASID, and the current VMID.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VAL.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBI VALE1 is a 64-bit System instruction.

Field descriptions

The TLBI VALE1 input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>48 47</th>
<th>44 43</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASID</td>
<td>RES0</td>
<td>VA[55:12]</td>
<td></td>
</tr>
</tbody>
</table>

ASID, bits [63:48]

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are considered RES0 and must be written to 0 by software performing the TLB maintenance.

Bits [47:44]

Reserved, RES0.

VA[55:12], bits [43:0]

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.
If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VALE1 instruction:**

The TLBI VALE1 instruction is executed as:

```
TLBI VALE1, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.24  TLBI VALE1IS, TLB Invalidate by VA, Last level, EL1, Inner Shareable

The TLBI VALE1IS characteristics are:

Purpose
Invalidate EL1&0 regime stage 1 TLB entries for the last level of translation table walk, the given VA and ASID, and the current VMID, on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VAL.

Usage constraints
This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations
There are no configuration notes.

Attributes
TLBI VALE1IS is a 64-bit System instruction.

Field descriptions
The TLBI VALE1IS input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>44</th>
<th>43</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASID</td>
<td>RES0</td>
<td></td>
<td>VA[55:12]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ASID, bits [63:48]
ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are considered RES0 and must be written to 0 by software performing the TLB maintenance.

Bits [47:44]
Reserved, RES0.

VA[55:12], bits [43:0]
Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.
If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VALE1IS instruction:**

The TLBI VALE1IS instruction is executed as:

```
TLBI VALE1IS, <Xt>
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.25 TLBI VALE2, TLB Invalidate by VA, Last level, EL2

The TLBI VALE2 characteristics are:

**Purpose**

Invalidate EL2 regime stage 1 TLB entries for the last level of translation table walk and the given VA.

For details of the scope of this instruction see VAL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is undefined if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VALE2 is a 64-bit System instruction.

**Field descriptions**

The TLBI VALE2 input value bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>44</th>
<th>43</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VA[55:12]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:44]**

Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.
Executing the TLBI VALE2 instruction:

The TLBI VALE2 instruction is executed as:

TLBI VALE2, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.26 TLBI VALE2IS, TLB Invalidate by VA, Last level, EL2, Inner Shareable

The TLBI VALE2IS characteristics are:

**Purpose**

Invalidate EL2 regime stage 1 TLB entries for the last level of translation table walk and the given VA on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see VAL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>-</td>
</tr>
</tbody>
</table>

Performing this operation from EL3 is **UNDEFINED** if EL2 does not exist.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VALE2IS is a 64-bit System instruction.

**Field descriptions**

The TLBI VALE2IS input value bit assignments are:

```
63  44  43  0
  |   |   |
  RES0 VA[55:12]

Bits [63:44] Reserved, RES0.

VA[55:12], bits [43:0]

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

- Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
- Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.
Executing the TLBI VALE2IS instruction:

The TLBI VALE2IS instruction is executed as:

TLBI VALE2IS, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.27 TLBI VALE3, TLB Invalidate by VA, Last level, EL3

The TLBI VALE3 characteristics are:

Purpose

Invalidate EL3 regime stage 1 TLB entries for the last level of translation table walk and the given VA.

For details of the scope of this instruction see VAL.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

TLBI VALE3 is a 64-bit System instruction.

Field descriptions

The TLBI VALE3 input value bit assignments are:

63  44  43  0

RES0

VA[55:12]

Bits [63:44]

Reserved, RES0.

VA[55:12], bits [43:0]

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

• Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
• Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
• Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

Executing the TLBI VALE3 instruction:

The TLBI VALE3 instruction is executed as:
The instruction is encoded in the System instruction encoding space as follows:

```
<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>1000</td>
<td>0111</td>
<td>101</td>
</tr>
</tbody>
</table>
```
C5.5.28 TLBI VALE3IS, TLB Invalidate by VA, Last level, EL3, Inner Shareable

The TLBI VALE3IS characteristics are:

**Purpose**
Invalidate EL3 regime stage 1 TLB entries for the last level of translation table walk and the given VA on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see VAL.

**Usage constraints**
This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this instruction.

**Configurations**
There are no configuration notes.

**Attributes**
TLBI VALE3IS is a 64-bit System instruction.

**Field descriptions**
The TLBI VALE3IS input value bit assignments are:

```
<table>
<thead>
<tr>
<th>63</th>
<th>44</th>
<th>43</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td>VA[55:12]</td>
<td></td>
</tr>
</tbody>
</table>
```

**Bits [63:44]**
Reserved, RES0.

**VA[55:12], bits [43:0]**

Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.

If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as RES0.

The treatment of the low-order bits of this field depends on the translation granule size, as follows:

* Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
* Where a 16KB translation granule is being used, bits [1:0] of this field are RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
* Where a 64KB translation granule is being used, bits [3:0] of this field are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

**Executing the TLBI VALE3IS instruction:**
The TLBI VALE3IS instruction is executed as:
TLBI VALEJIS, <xt>

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>110</td>
<td>1000</td>
<td>0011</td>
<td>101</td>
</tr>
</tbody>
</table>
C5.5.29 TLBI VMALLE1, TLB Invalidate by VMID, All at stage 1, EL1

The TLBI VMALLE1 characteristics are:

**Purpose**

Invalidate all EL1&0 regime stage 1 TLB entries for the current VMID.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VMALL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VMALLE1 is a 64-bit System instruction.

**Field descriptions**

TLBI VMALLE1 ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI VMALLE1 instruction:**

The TLBI VMALLE1 instruction is executed as:

TLBI VMALLE1

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
C5.5.30 TLBI VMALLE1IS, TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable

The TLBI VMALLE1IS characteristics are:

**Purpose**

Invalidate all EL1&0 regime stage 1 TLB entries for the current VMID on all PEs in the same Inner Shareable domain.

If EL3 is implemented, the value of SCR_EL3.NS determines whether the instruction invalidates the translations that are associated with Secure address space, or invalidates the translations associated with the Non-secure address space.

For details of the scope of this instruction see VMALL.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VMALLE1IS is a 64-bit System instruction.

**Field descriptions**

TLBI VMALLE1IS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI VMALLE1IS instruction:**

The TLBI VMALLE1IS instruction is executed as:

TLBI VMALLE1IS

The instruction is encoded in the System instruction encoding space as follows:

```
<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
```
C5.5.31 TLBI VMALLS12E1, TLB Invalidate by VMID, All at Stage 1 and 2, EL1

The TLBI VMALLS12E1 characteristics are:

**Purpose**

Invalidate all EL1&0 regime stage 1 and 2 TLB entries for the current VMID.

For details of the scope of this instruction see VMALLS12.

**Usage constraints**

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this instruction is executed at EL3 when the value of SCR_EL3.NS is 0, this instruction executes as a TLBI VMALLE1.

**Traps and Enables**

There are no traps or enables affecting this instruction.

**Configurations**

There are no configuration notes.

**Attributes**

TLBI VMALLS12E1 is a 64-bit System instruction.

**Field descriptions**

TLBI VMALLS12E1 ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBI VMALLS12E1 instruction:**

The TLBI VMALLS12E1 instruction is executed as:

```
TLBI VMALLS12E1
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>110</td>
</tr>
</tbody>
</table>
C5.5.32 TLBI VMALLS12E1IS, TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable

The TLBI VMALLS12E1IS characteristics are:

Purpose

Invalidate all EL1&0 regime stage 1 and 2 TLB entries for the current VMID on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see VMALLS12.

Usage constraints

This instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If this instruction is executed at EL3 when the value of SCR_EL3.NS is 0, this instruction executes as a TLBI VMALLE1IS.

Traps and Enables

There are no traps or enables affecting this instruction.

Configurations

There are no configuration notes.

Attributes

TLBI VMALLS12E1IS is a 64-bit System instruction.

Field descriptions

TLBI VMALLS12E1IS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the TLBI VMALLS12E1IS instruction:

The TLBI VMALLS12E1IS instruction is executed as:

TLBI VMALLS12E1IS

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>110</td>
</tr>
</tbody>
</table>
Chapter C6
A64 Base Instruction Descriptions

This chapter describes the A64 base instructions.

It contains the following sections:

•  About the A64 base instructions on page C6-432.
•  Alphabetical list of A64 base instructions on page C6-434.
C6.1 About the A64 base instructions

Alphabetical list of A64 base instructions on page C6-434 gives full descriptions of the A64 instructions that are in the following instruction groups:

- Branch, Exception generation, and system instructions.
- Loads and stores associated with the general-purpose registers.
- Data processing (immediate).
- Data processing (register).

A64 instruction index by encoding on page C4-192 provides an overview of the instruction encodings as well as of the instruction classes within their functional groups.

The rest of this section is general description of the base instructions. It contains the following subsections:

- Register size.
- Use of the PC.
- Use of the stack pointer on page C6-433.
- Condition flags and related instructions on page C6-433.

C6.1.1 Register size

Most data processing, comparison, and conversion instructions that use the general-purpose registers as the source or destination operand have two instruction variants that operate on either a 32-bit or a 64-bit value.

Where a 32-bit instruction form is selected, the following holds:

- The upper 32 bits of the source registers are ignored.
- The upper 32 bits of the destination register are set to zero.
- Right shifts and right rotates inject at bit[31], not at bit[63].
- The condition flags, where set by the instruction, are computed from the lower 32 bits.

This distinction applies even when the results of a 32-bit instruction form are indistinguishable from the lower 32 bits computed by the equivalent 64-bit instruction form. For example, a 32-bit bitwise ORR could be performed using a 64-bit ORR and simply ignoring the top 32 bits of the result. However, the A64 instruction set includes separate 32-bit and 64-bit forms of the ORR instruction.

As well as distinct sign-extend or zero-extend instructions, the A64 instruction set also provides the ability to extend and shift the final source register of an ADD, SUB, ADDS, or SUBS instruction and the index register of a Load/Store instruction. This enables array index calculations involving a 64-bit array pointer and a 32-bit array index to be implemented efficiently.

The assembly language notation enables the distinct identification of registers holding 32-bit values and registers holding 64-bit values. See Register names on page C1-124 and Register indexed addressing on page C1-128.

C6.1.2 Use of the PC

A64 instructions have limited access to the PC. The only instructions that can read the PC are those that generate a PC relative address:

- ADR and ADRP.
- The Load register (literal) instruction class.
- Direct branches that use an immediate offset.
- The unconditional branch with link instructions, BL and BLR, that use the PC to create the return link address.

Only explicit control flow instructions can modify the PC:

- Conditional and unconditional branch and return instructions.
- Exception generation and exception return instructions.
For more details of instructions that can modify the PC, see Branches, Exception generating, and System instructions on page C3-142.

C6.1.3 Use of the stack pointer

A64 instructions can use the stack pointer only in a limited number of cases:

- Load/Store instructions use the current stack pointer as the base address:
  - When stack alignment checking is enabled by system software and the base register is SP, the current stack pointer must be initially quadword aligned. That is, it must be aligned to 16 bytes. Misalignment generates an SP alignment fault. See SP alignment checking on page D1-1515 for more information.

- Add and subtract data processing instructions in their immediate and extended register forms, use the current stack pointer as a source register or the destination register or both.

- Logical data processing instructions in their immediate form use the current stack pointer as the destination register.

C6.1.4 Condition flags and related instructions

The A64 base instructions that use the condition flags as an input are:

- Conditional branch. The conditional branch instruction is B.cond.

- Add or subtract with carry. These instruction types include instructions to perform multi-precision arithmetic and calculate checksums. The add or subtract with carry instructions are ADC, ADCS, SBC, and SBCS, or an architectural alias for these instructions.

- Conditional select with increment, negate, or invert. This instruction type conditionally selects between one source register and a second, incremented, negated, inverted, or unmodified source register. The conditional select with increment, negate, or invert instructions are CSINC, CSINV, and CSNEG.

These instructions also implement:

- Conditional select or move. The condition flags select one of two source registers as the destination register. Short conditional sequences can be replaced by unconditional instructions followed by a conditional select, CSEL.

- Conditional set. Conditionally selects between 0 and 1, or 0 and -1. This can be used to convert the condition flags to a Boolean value or mask in a general-purpose register, for example. These instructions include CSET and CSETM.

- Conditional compare. This instruction type sets the condition flags to the result of a comparison if the original condition is true, otherwise it sets the condition flags to an immediate value. It permits the flattening of nested conditional expressions without using conditional branches or performing Boolean arithmetic within the general-purpose registers. The conditional compare instructions are COM and CON.

The A64 base instructions that update the condition flags as an output are:

- Flag-setting data processing instructions, such as ADCS, ADDS, ANDS, BICS, SBCS, and SUBS, and the aliases CMN, CMP, and TST.

- Conditional compare instructions such as CON, CMP.

The flags can be directly accessed for a read/write using the NZCV, Condition Flags on page C5-311.

The A64 base instructions also include conditional branch instructions that do not use the condition flags as an input:

- Compare and branch if a register is zero or nonzero, CBZ and CBNZ.

- Test a single bit in a register and branch if the bit is zero or nonzero, TBZ and TBNZ.
C6.2 Alphabetical list of A64 base instructions

This section lists every instruction in the base category of the A64 instruction set. For details of the format used, see Understanding the A64 instruction descriptions on page C2-134.
C6.2.1 ADC

Add with Carry adds two register values and the Carry flag value, and writes the result to the destination register.

32-bit variant
Applies when sf == 0.
ADC <Wd>, <Wn>, <Wm>

64-bit variant
Applies when sf == 1.
ADC <Xd>, <Xn>, <Xm>

Decode for all variants of this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;

Assembler symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
<Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

Operation

bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];

(result, -) = AddWithCarry(operand1, operand2, PSTATE.C);
X[d] = result;
C6.2.2   ADCS

Add with Carry, setting flags, adds two register values and the Carry flag value, and writes the result to the
destination register. It updates the condition flags based on the result.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{ADCS} \:<Wd>, \:<Wn>, \:<Wm>
\]

64-bit variant

Applies when \( sf = 1 \).

\[
\text{ADCS} \:<Xd>, \:<Xn>, \:< Xm>
\]

Decode for all variants of this encoding

\[
\text{integer} \ d = \text{UInt}(Rd); \\
\text{integer} \ n = \text{UInt}(Rn); \\
\text{integer} \ m = \text{UInt}(Rm); \\
\text{integer} \ \text{datasize} = \text{if} \ sf = '1' \ \text{then} \ 64 \ \text{else} \ 32;
\]

Assembler symbols

\[
<\text{Wd}> \quad \text{Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Wn}> \quad \text{Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Wm}> \quad \text{Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.} \\
<\text{Xd}> \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Xn}> \quad \text{Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Xm}> \quad \text{Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.}
\]

Operation

\[
\begin{align*}
\text{bits(datasize) result;} \\
\text{bits(datasize) operand1} &= X[n]; \\
\text{bits(datasize) operand2} &= X[m]; \\
\text{bits(4) nzc}\nu; \\
(result, nzc) &= \text{AddWithCarry(operand1, operand2, PSTATE.C);} \\
PSTATE.<N,Z,C,V> &= nzc; \\
X[d] &= result;
\end{align*}
\]
C6.2.3  ADD (extended register)

Add (extended register) adds a register value and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination register. The argument that is extended from the \(<Rm>\) register can be a byte, halfword, word, or doubleword.

32-bit variant

Applies when \(sf == 0\).

\[ADD <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}\]

64-bit variant

Applies when \(sf == 1\).

\[ADD <Xd|SP>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}\]

**Decode for all variants of this encoding**

- integer \(d = \text{UInt}(Rd)\);
- integer \(n = \text{UInt}(Rn)\);
- integer \(m = \text{UInt}(Rm)\);
- integer \(\text{datasize} = \text{if } sf == '1' \text{ then } 64 \text{ else } 32\);
- \(\text{ExtendType} \ \text{extend\_type} = \text{DecodeRegExtend}(option)\);
- integer \(\text{shift} = \text{UInt}(imm3)\);
- if \(\text{shift} > 4\) then \(\text{ReservedValue}()\);

**Assembler symbols**

\(<Wd|WSP>\)

Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.

\(<Wn|WSP>\)

Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<Wm>\)

Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<Xd|SP>\)

Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.

\(<Xn|SP>\)

Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<\text{W}>\)

Is a width specifier, encoded in the "option" field. It can have the following values:

- \(\text{W}\) when \(option = 00x\)
- \(\text{W}\) when \(option = 010\)
- \(\text{X}\) when \(option = 111\)
- \(\text{W}\) when \(option = 10x\)
- \(\text{W}\) when \(option = 110\)

\(<\text{m}>\)

Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
<extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:
- UXTB when option = 000
- UXTH when option = 001
- LSL|UXTW when option = 010
- UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rd" or "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:
- UXTB when option = 000
- UXTH when option = 001
- UXTW when option = 010
- LSL|UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rd" or "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTX when "option" is '011'.

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

**Operation**

bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] else X[n];
bits(datasize) operand2 = ExtendReg(m, extend_type, shift);

(result, -) = AddWithCarry(operand1, operand2, '0');

if d == 31 then
  SP[] = result;
else
  X[d] = result;
C6.2.4 ADD (immediate)

Add (immediate) adds a register value and an optionally-shifted immediate value, and writes the result to the destination register.

This instruction is used by the alias MOV (to/from SP). See Alias conditions for details of when each alias is preferred.

32-bit variant

Applies when \( sf == 0 \).

\[
\text{ADD} <\text{Wd}|\text{WSP}>, <\text{Wn}|\text{WSP}>, #<\text{imm}>, <\text{shift}>
\]

64-bit variant

Applies when \( sf == 1 \).

\[
\text{ADD} <\text{Xd}|\text{SP}>, <\text{Xn}|\text{SP}>, #<\text{imm}>, <\text{shift}>
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{bits}(\text{datasize}) \text{ imm}; \\
\text{case } \text{shift} \text{ of} \\
&\quad \text{when '00' } \text{imm} = \text{ZeroExtend}(\text{imm12}, \text{datasize}); \\
&\quad \text{when '01' } \text{imm} = \text{ZeroExtend}(\text{imm12}:\text{Zeros}(12), \text{datasize}); \\
&\quad \text{when '1x' } \text{ReservedValue();}
\end{align*}
\]

Alias conditions


<table>
<thead>
<tr>
<th>Alias is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (to/from SP)</td>
</tr>
</tbody>
</table>

Assembler symbols

\(<\text{Wd}|\text{WSP}>\) Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.

\(<\text{Wn}|\text{WSP}>\) Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<\text{Xd}|\text{SP}>\) Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.

\(<\text{Xn}|\text{SP}>\) Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<\text{imm}>\) Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
<shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift" field. It can have the following values:

- LSL #0 when shift = 00
- LSL #12 when shift = 01

The encoding shift = 1x is reserved.

**Operation**

```c
bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] else X[n];

(result, -) = AddWithCarry(operand1, imm, '0');

if d == 31 then
  SP[] = result;
else
  X[d] = result;
```
C6.2.5 ADD (shifted register)

Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register.

**32-bit variant**
Applies when \( sf == 0 \).

\[
\text{ADD} \ <Wd>, \ <Wn>, \ <Wm>\{, \ <\text{shift}> \ #\text{amount}\}
\]

**64-bit variant**
Applies when \( sf == 1 \).

\[
\text{ADD} \ <Xd>, \ <Xn>, \ < Xm>\{, \ <\text{shift}> \ #\text{amount}\}
\]

**Decode for all variants of this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;
if shift == '11' then ReservedValue();
if sf == '0' && imm6<5> == '1' then ReservedValue();
ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);
```

**Assembler symbols**

- \(<Wd>\) is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xd>\) is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{shift}>\) is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when \( \text{shift} = 00 \)
  - LSR when \( \text{shift} = 01 \)
  - ASR when \( \text{shift} = 10 \)
  - The encoding \( \text{shift} = 11 \) is reserved.
- \(<\text{amount}>\) is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  - For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  - For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.
Operation

bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

(result, -) = AddWithCarry(operand1, operand2, '0');

X[d] = result;
C6.2.6 ADDS (extended register)

Add (extended register), setting flags, adds a register value and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination register. The argument that is extended from the \(<Rm>\) register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result.

This instruction is used by the alias CMN (extended register). See \[\footnote{decoration}^{decoration}\] for details of when each alias is preferred.

### 32-bit variant

Applies when \(sf == 0\).

\[\text{ADDS } <Wd>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}\]

### 64-bit variant

Applies when \(sf == 1\).

\[\text{ADDS } <Xd>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}\]

#### Decode for all variants of this encoding

integer \(d = \text{UInt}(Rd)\);

integer \(n = \text{UInt}(Rn)\);

integer \(m = \text{UInt}(Rm)\);

integer datasize = if \(sf == '1'\) then 64 else 32;

ExtendType extend_type = DecodeRegExtend(option);

integer shift = \(\text{UInt}(imm3)\);

if shift > 4 then ReservedValue();

#### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMN (extended register)</td>
<td>(Rd == '11111')</td>
</tr>
</tbody>
</table>

#### Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn|WSP>\) Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn|SP>\) Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<R>\) Is a width specifier, encoded in the "option" field. It can have the following values:
  - W when option = 00x
  - W when option = 010
  - X when option = x11
When option = 10x

When option = 110

*<m>*

Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.

*<extend>*

For the 32-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:

- UXTB when option = 000
- UXTH when option = 001
- LSL|UXTW when option = 010
- UTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:

- UXTB when option = 000
- UXTH when option = 001
- UXTW when option = 010
- LSL|UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UTX when "option" is '011'.

*<amount>*

Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

**Operation**

```
bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] else X[n];
bits(datasize) operand2 = ExtendReg(m, extend_type, shift);
bits(4) nzcv;

(result, nzcv) = AddWithCarry(operand1, operand2, '0');
PSTATE.<N,Z,C,V> = nzcv;
X[d] = result;
```
C6.2.7 ADDS (immediate)

Add (immediate), setting flags, adds a register value and an optionally-shifted immediate value, and writes the result
to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias CMN (immediate). See Alias conditions for details of when each alias is
preferred.

| 31 30 29 28 | 27 26 25 24 | 23 22 21 | 10 9 | 5 4 | 0 |
| sf | 1 | 0 | 0 | 0 | 1 | shift | imm12 | Rn | Rd |
| op S |

32-bit variant

Applies when sf == 0.

ADD <Wd>, <Wn|WSP>, #<imm>{, <shift>}

64-bit variant

Applies when sf == 1.

ADD <Xd>, <Xn|SP>, #<imm>{, <shift>}

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize = if sf == '1' then 64 else 32;
bits(datasize) imm;

case shift of
  when '00' imm = ZeroExtend(imm12, datasize);
  when '01' imm = ZeroExtend(imm12:Zeros(12), datasize);
  when '1x' ReservedValue();

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMN (immediate)</td>
<td>Rd == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<Wd>  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

<Xd>  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

<imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.

<shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift"
field. It can have the following values:

  LSL #0 when shift = 00
  LSL #12 when shift = 01
The encoding shift = 1x is reserved.

**Operation**

\[
\begin{align*}
\text{bits(datasize) result;} \\
\text{bits(datasize) operand1 = if n == 31 then SP[] else X[n];} \\
\text{bits(4) nzcv;} \\
\text{(result, nzcv) = AddWithCarry(operand1, imm, '0');} \\
\text{PSTATE.<N,Z,C,V> = nzcv;} \\
\text{X[d] = result;} \\
\end{align*}
\]
C6.2.8 ADDS (shifted register)

Add (shifted register), setting flags, adds a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias CMN (shifted register). See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when \( sf == 0 \).

\[
\text{ADD}<Wd>,<Wn>,<Wm>\{,\text{<shift> #<amount>}\}
\]

64-bit variant
Applies when \( sf == 1 \).

\[
\text{ADD}<Xd>,<Xn>,<Xm>\{,\text{<shift> #<amount>}\}
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{if } \text{shift} == '11' \text{ then ReservedValue();} \\
\text{if } sf == '0' \text{ && } \text{imm6<5>} == '1' \text{ then ReservedValue();} \\
\text{ShiftType } \text{shift_type} &= \text{DecodeShift(shift)}; \\
\text{integer } \text{shift_amount} &= \text{UInt}(\text{imm6});
\end{align*}
\]

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMN (shifted register)</td>
<td>Rd == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;Wd&gt;</td>
<td>Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.</td>
</tr>
<tr>
<td>&lt;Wn&gt;</td>
<td>Is the 32-bit name of the first general-purpose source register, encoded in the &quot;Rn&quot; field.</td>
</tr>
<tr>
<td>&lt;Wm&gt;</td>
<td>Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.</td>
</tr>
<tr>
<td>&lt;Xd&gt;</td>
<td>Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.</td>
</tr>
<tr>
<td>&lt;Xn&gt;</td>
<td>Is the 64-bit name of the first general-purpose source register, encoded in the &quot;Rn&quot; field.</td>
</tr>
<tr>
<td>&lt;Xm&gt;</td>
<td>Is the 64-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.</td>
</tr>
</tbody>
</table>
<shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:

- LSL when shift = 00
- LSR when shift = 01
- ASR when shift = 10

The encoding shift = 11 is reserved.

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

**Operation**

```plaintext
bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
bits(4) nzcv;

(result, nzcv) = AddWithCarry(operand1, operand2, '0');
PSTATE.<N,Z,C,V> = nzcv;
X[d] = result;
```
C6.2.9  ADR

Form PC-relative address adds an immediate value to the PC value to form a PC-relative address, and writes the result to the destination register.

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23</th>
<th></th>
<th></th>
<th></th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>immlo</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Literal variant**

ADR <Xd>, <label>

**Decode for this encoding**

integer d = UInt(Rd);
bits(64) imm;
imm = SignExtend(immhi:immlo, 64);

**Assembler symbols**

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<label> Is the program label whose address is to be calculated. Its offset from the address of this instruction, in the range +/-1MB, is encoded in "immhi:immlo".

**Operation**

bits(64) base = PC[];
Xd[d] = base + imm;
C6.2.10 ADRP

Form PC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits, to the PC value to form a PC-relative address, with the bottom 12 bits masked out, and writes the result to the destination register.

\[
\begin{array}{cccccccc}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & \mid & \mid & \mid & \mid & 5 & 4 & 0 \\
1 & \text{imm} & 1 & 0 & 0 & 0 & 0 & \text{immhi} & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mid & \mi...
C6.2.11   AND (immediate)

Bitwise AND (immediate) performs a bitwise AND of a register value and an immediate value, and writes the result to the destination register.

32-bit variant

Applies when \( sf = 0 \) \&\& \( N = 0 \).

\[
\text{AND} \ <Wd|WSP>, <Wn>, #<imm>
\]

64-bit variant

Applies when \( sf = 1 \).

\[
\text{AND} \ <Xd|SP>, <Xn>, #<imm>
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{bits(} \text{datasize} \text{) } \text{imm} &= \text{if } sf == '0' \text{ \&\& } N != '0' \text{ then ReservedValue();} \\
(\text{imm, -}) &= \text{DecodeBitMasks}(N, \text{imms}, \text{immr}, \text{TRUE});
\end{align*}
\]

**Assembler symbols**

\(<Wd|WSP>\quad\text{Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.}\)

\(<Wn>\quad\text{Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.}\)

\(<Xd|SP>\quad\text{Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.}\)

\(<Xn>\quad\text{Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.}\)

\(<\text{imm}>\quad\text{For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".}\)

\(\text{For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".}\)

**Operation**

\[
\begin{align*}
\text{bits(} \text{datasize} \text{) } \text{result} &= \text{if } d == 31 \text{ then } \\
&\quad \text{SP}[\] = \text{result}; \\
&\text{else } \quad X[d] = \text{result};
\end{align*}
\]

<table>
<thead>
<tr>
<th>sf</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>N</th>
<th>\text{imms}</th>
<th>\text{immr}</th>
<th>Rn</th>
<th>Rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 16 | 15 | 10 | 9 | 5 | 4 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
C6.2.12   AND (shifted register)

Bitwise AND (shifted register) performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{AND} \ <Wd>, <Wn>, <Wm>\{{, <shift> \#<amount>}\}
\]

64-bit variant

Applies when \( sf = 1 \).

\[
\text{AND} \ <Xd>, <Xn>, <Xm>\{{, <shift> \#<amount>}\}
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer d} & = \text{UInt}(Rd); \\
\text{integer n} & = \text{UInt}(Rn); \\
\text{integer m} & = \text{UInt}(Rm); \\
\text{integer datasize} & = \text{if } sf = '1' \text{ then 64 else 32; } \\
& \text{if } sf = '0' \text{ \&\& imm6<5> == '1' then ReservedValue(); }
\end{align*}
\]

\[
\text{ShiftType shift\_type} = \text{DecodeShift(shift);} \\
\text{integer shift\_amount} = \text{UInt}(\text{imm6});
\]

**Assembler symbols**

\[
\begin{align*}
<\text{Wd}> & \quad \text{Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Wn}> & \quad \text{Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Wm}> & \quad \text{Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.} \\
<\text{Xd}> & \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Xn}> & \quad \text{Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Xm}> & \quad \text{Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.} \\
<\text{shift}> & \quad \text{Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:} \\
& \quad \text{LSL \ when shift = 00} \\
& \quad \text{LSR \ when shift = 01} \\
& \quad \text{ASR \ when shift = 10} \\
& \quad \text{ROR \ when shift = 11} \\
<\text{amount}> & \quad \text{For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.} \\
& \quad \text{For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,}
\end{align*}
\]
Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

result = operand1 AND operand2;
X[d] = result;
C6.2.13  **ANDS (immediate)**

Bitwise AND (immediate), setting flags, performs a bitwise AND of a register value and an immediate value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias **TST (immediate)**. See **Alias conditions** for details of when each alias is preferred.

### 32-bit variant

Applies when \( sf = 0 \land N = 0 \).

\[
\text{ANDS } <Wd>, <Wn>, #<imm>
\]

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{ANDS } <Xd>, <Xn>, #<imm>
\]

#### Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{datasize} &= \text{if } sf = '1' \text{ then } 64 \text{ else } 32; \\
\text{bits}(\text{datasize}) \text{ imm}; \\
\text{if } sf = '0' \land N \neq '0' \text{ then } \text{ReservedValue}(); \\
(\text{imm}, -) &= \text{DecodeBitMasks}(N, \text{imms}, \text{immr}, \text{TRUE});
\end{align*}
\]

#### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TST</strong> (immediate)</td>
<td>Rd = '11111'</td>
</tr>
</tbody>
</table>

#### Assembler symbols

- \(<Wd>\)  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\)  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<Xd>\)  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\)  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{imm}>\)  For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".
  For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

#### Operation

\[
\begin{align*}
\text{bits}(\text{datasize}) \text{ result}; \\
\text{bits}(\text{datasize}) \text{ operand1} &= X[n];
\end{align*}
\]
result = operand1 AND imm;
PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';

X[d] = result;
C6.2.14 ANDS (shifted register)

Bitwise AND (shifted register), setting flags, performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias TST (shifted register). See Alias conditions for details of when each alias is preferred.

### 32-bit variant
Applies when \( sf = 0 \).

\[
\text{ANDS} \ <Wd>, \ <Wn>, \ <Wm> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

### 64-bit variant
Applies when \( sf = 1 \).

\[
\text{ANDS} \ <Xd>, \ <Xn>, \ <Xm> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf = '1' \text{ then } 64 \text{ else } 32; \\
\text{if } sf = '0' \&\& \text{imm6<5>} = '1' \text{ then ReservedValue();} \\
\text{ShiftType } \text{shift\_type} &= \text{DecodeShift(shift}); \\
\text{integer } \text{shift\_amount} &= \text{UInt}(\text{imm6});
\end{align*}
\]

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>TST (shifted register)</td>
<td>( Rd = '11111' )</td>
</tr>
</tbody>
</table>

**Assembler symbols**

\(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<\text{shift}>\) Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:

\[
\begin{align*}
\text{LSL} \text{ when shift} &= 00
\end{align*}
\]
LSR  when shift = 01
ASR  when shift = 10
ROR  when shift = 11

<amount>  For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
          For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

result = operand1 AND operand2;
PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';

X[d] = result;
C6.2.15   ASR (register)

Arithmetic Shift Right (register) shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is an alias of the ASRV instruction. This means that:

• The encodings in this description are named to match the encodings of ASRV.
• The description of ASRV gives the operational pseudocode for this instruction.

32-bit variant
Applies when $sf == 0$.
ASR $<Wd>$, $<Wn>$, $<Wm>$
is equivalent to
ASRV $<Wd>$, $<Wn>$, $<Wm>$
and is always the preferred disassembly.

64-bit variant
Applies when $sf == 1$.
ASR $<Xd>$, $<Xn>$, $<Xm>$
is equivalent to
ASRV $<Xd>$, $<Xn>$, $<Xm>$
and is always the preferred disassembly.

Assembler symbols

$<Wd>$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Wn>$  Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

$<Wm>$  Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.

$<Xd>$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Xn>$  Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

$<Xm>$  Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

Operation
The description of ASRV gives the operational pseudocode for this instruction.
C6.2.16  ASR (immediate)

Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of the sign bit in the upper bits and zeros in the lower bits, and writes the result to the destination register.

This instruction is an alias of the SBFM instruction. This means that:

- The encodings in this description are named to match the encodings of SBFM.
- The description of SBFM gives the operational pseudocode for this instruction.

32-bit variant

Applies when $sf == 0$ && $N == 0$ && $imms == 011111$.

ASR <Wd>, <Wn>, #<shift>

is equivalent to

SBFM <Wd>, <Wn>, #<shift>, #31

and is always the preferred disassembly.

64-bit variant

Applies when $sf == 1$ && $N == 1$ && $imms == 111111$.

ASR <Xd>, <Xn>, #<shift>

is equivalent to

SBFM <Xd>, <Xn>, #<shift>, #63

and is always the preferred disassembly.

Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<shift>` For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the "immr" field. For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the "immr" field.

Operation

The description of SBFM gives the operational pseudocode for this instruction.
C6.2.17  ASRV

Arithmetic Shift Right Variable shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is used by the alias ASR (register). The alias is always the preferred disassembly.

32-bit variant
Applies when \( sf = 0 \).
\[
\text{ASRV }<Wd>, <Wn>, <Wm>
\]

64-bit variant
Applies when \( sf = 1 \).
\[
\text{ASRV }<Xd>, <Xn>, <Xm>
\]

Decode for all variants of this encoding
\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{ShiftType } \text{shift_type} &= \text{DecodeShift(op2)};
\end{align*}
\]

Assembler symbols
\[
\begin{align*}
<\text{Wd}> & \quad \text{Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Wn}> & \quad \text{Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Wm}> & \quad \text{Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.} \\
<\text{Xd}> & \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Xn}> & \quad \text{Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Xm}> & \quad \text{Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.}
\end{align*}
\]

Operation
\[
\begin{align*}
\text{bits(datasize) } \text{result}; \\
\text{bits(datasize) } \text{operand2} &= X[m]; \\
\text{result} &= \text{ShiftReg}(n, \text{shift_type}, \text{UInt}(\text{operand2}) \text{ MOD } \text{datasize}); \\
X[d] &= \text{result};
\end{align*}
\]
C6.2.18 AT

Address Translate. For more information, see A64 system instructions for address translation.

This instruction is an alias of the SYS instruction. This means that:

- The encodings in this description are named to match the encodings of SYS.
- The description of SYS gives the operational pseudocode for this instruction.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>L CRn CRm</td>
<td>op1</td>
<td>0 1 1 1 1</td>
<td>op2</td>
<td>x</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**System variant**

AT <at_op>, <Xt>

is equivalent to

SYS #<op1>, C7, <Cm>, #<op2>, <Xt>

and is the preferred disassembly when SysOp(op1,'0111',CRm,op2) == Sys_AT.

**Assembler symbols**

- **<at_op>** Is an AT instruction name, as listed for the AT system instruction group, encoded in the "op1:CRm<0>:op2" field. It can have the following values:
  - S1E1R when op1 = 000, CRm<0> = 0, op2 = 000
  - S1E1W when op1 = 000, CRm<0> = 0, op2 = 001
  - S1E0R when op1 = 000, CRm<0> = 0, op2 = 010
  - S1E0W when op1 = 000, CRm<0> = 0, op2 = 011
  - S1E2R when op1 = 100, CRm<0> = 0, op2 = 000
  - S1E2W when op1 = 100, CRm<0> = 0, op2 = 001
  - S1E1R when op1 = 100, CRm<0> = 0, op2 = 100
  - S1E1W when op1 = 100, CRm<0> = 0, op2 = 101
  - S1E0R when op1 = 100, CRm<0> = 0, op2 = 110
  - S1E0W when op1 = 100, CRm<0> = 0, op2 = 111
  - S1E3R when op1 = 110, CRm<0> = 0, op2 = 000
  - S1E3W when op1 = 110, CRm<0> = 0, op2 = 001

- **<op1>** Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

- **<Cm>** Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

- **<op2>** Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

- **<Xt>** Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

**Operation**

The description of SYS gives the operational pseudocode for this instruction.
B. cond

Branch conditionally to a label at a PC-relative offset, with a hint that this is not a subroutine call or return.

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>imm19</td>
<td>0</td>
<td>cond</td>
<td></td>
</tr>
</tbody>
</table>

**19-bit signed PC-relative branch offset variant**

B.<cond> <label>

**Decode for this encoding**

\[
\text{bits}(64) \ offset = \text{SignExtend}(\text{imm19}:'00', 64);
\]

\[
\text{bits}(4) \ condition = \text{cond};
\]

**Assembler symbols**

<cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

<label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

**Operation**

\[
\text{if} \ \text{ConditionHolds}(\text{condition}) \ \text{then} \\
\text{BranchTo}(\text{PC[]} + \text{offset}, \text{BranchType}_\text{JMP});
\]
C6.2.20   B

Branch causes an unconditional branch to a label at a PC-relative offset, with a hint that this is not a subroutine call or return.

| 31 30 29 28|27 26 25 |  |  |  | imm26 |
| 0 | 0 | 0 | 1 | 0 | 1 |

**26-bit signed PC-relative branch offset variant**

B <label>

**Decode for this encoding**

bits(64) offset = SignExtend(imm26:'00', 64);

**Assembler symbols**

<label> Is the program label to be unconditionally branched to. Its offset from the address of this instruction, in the range +/-128MB, is encoded as "imm26" times 4.

**Operation**

BranchTo(PC[] + offset, BranchType_JMP);
C6.2.21   BFI

Bitfield Insert copies any number of low-order bits from a source register into the same number of adjacent bits at any position in the destination register, leaving other bits unchanged.

This instruction is an alias of the BFM instruction. This means that:

- The encodings in this description are named to match the encodings of BFM.
- The description of BFM gives the operational pseudocode for this instruction.

### 32-bit variant
Applies when \( sf = 0 \&\& N = 0 \).

\[ \text{BFI} \ <Wd>, \ <Wn>, \ #<lsb>, \ #<width> \]

is equivalent to

\[ \text{BFM} \ <Wd>, \ <Wn>, \ #(-<lsb> \ MOD \ 32), \ #(<width>-1) \]

and is the preferred disassembly when \( \text{UInt}(\text{imms}) < \text{UInt}(\text{immr}) \).

### 64-bit variant
Applies when \( sf = 1 \&\& N = 1 \).

\[ \text{BFI} \ <Xd>, \ <Xn>, \ #<lsb>, \ #<width> \]

is equivalent to

\[ \text{BFM} \ <Xd>, \ <Xn>, \ #(-<lsb> \ MOD \ 64), \ #(<width>-1) \]

and is the preferred disassembly when \( \text{UInt}(\text{imms}) < \text{UInt}(\text{immr}) \).

### Assembler symbols
- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<lsb>\) For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.
  For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- \(<width>\) For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-\(<lsb>\).
  For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-\(<lsb>\).

### Operation
The description of BFM gives the operational pseudocode for this instruction.
C6.2.22   BFM

Bitfield Move copies any number of low-order bits from a source register into the same number of adjacent bits at any position in the destination register, leaving other bits unchanged.

This instruction is used by the aliases BFI and BFXIL. See Alias conditions for details of when each alias is preferred.

32-bit variant

Applies when \( sf == 0 \) && \( N == 0 \).

\[
\text{BFM} \ <Wd>, \ <Wn>, \ #<immr>, \ #<imms>
\]

64-bit variant

Applies when \( sf == 1 \) && \( N == 1 \).

\[
\text{BFM} \ <Xd>, \ <Xn>, \ #<immr>, \ #<imms>
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d & = \text{UInt}(Rd); \\
\text{integer } n & = \text{UInt}(Rn); \\
\text{integer } \text{datasize} & = \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } R & ; \\
\text{bits}(\text{datasize}) & = \text{wmask}; \\
\text{bits}(\text{datasize}) & = \text{tmask}; \\
\text{if } sf == '1' \text{ && } N != '1' & & \text{ReservedValue}(); \\
\text{if } sf == '0' \text{ && } (N == '0' || \text{immr}<5> != '0' || \text{imms}<5> != '0') \text{ then ReservedValue}(); \\
R & = \text{UInt}(\text{immr}); \\
(\text{wmask}, \text{tmask}) & = \text{DecodeBitMasks}(N, \text{imms}, \text{immr}, \text{FALSE});
\end{align*}
\]

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFI</td>
<td>( \text{Rn} != '11111' ) &amp;&amp; \text{UInt(imms)} &lt; \text{UInt(immr)}</td>
</tr>
<tr>
<td>BFXIL</td>
<td>\text{UInt(imms)} &gt;= \text{UInt(immr)}</td>
</tr>
</tbody>
</table>

Assembler symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;Wd&gt;</td>
<td>Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.</td>
</tr>
<tr>
<td>&lt;Wn&gt;</td>
<td>Is the 32-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field.</td>
</tr>
<tr>
<td>&lt;Xd&gt;</td>
<td>Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.</td>
</tr>
<tr>
<td>&lt;Xn&gt;</td>
<td>Is the 64-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field.</td>
</tr>
<tr>
<td>&lt;immr&gt;</td>
<td>For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the &quot;immr&quot; field.</td>
</tr>
</tbody>
</table>
For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.

For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.

For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 63, encoded in the "imms" field.

**Operation**

```
bits(datasize) dst = X[d];
bets(datasize) src = X[n];

// perform bitfield move on low bits
bits(datasize) bot = (dst AND NOT(wmask)) OR (ROR(src, R) AND wmask);

// combine extension bits and result bits
X[d] = (dst AND NOT(tmask)) OR (bot AND tmask);
```
C6.2.23   BFXIL

Bitfield extract and insert at low end copies any number of low-order bits from a source register into the same number of adjacent bits at the low end in the destination register, leaving other bits unchanged.

This instruction is an alias of the BFM instruction. This means that:

- The encodings in this description are named to match the encodings of BFM.
- The description of BFM gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf == 0 \&\& N == 0 \).

\[ \text{BFXIL} \ <Wd>, <Wn>, \#<lsb>, \#<width> \]

is equivalent to

\[ \text{BFM} \ <Wd>, <Wn>, \#<lsb>, \#(<lsb> + <width> - 1) \]

and is the preferred disassembly when \( \text{UInt}(\text{imms}) \geq \text{UInt}(\text{immr}) \).

64-bit variant

Applies when \( sf == 1 \&\& N == 1 \).

\[ \text{BFXIL} \ <Xd>, <Xn>, \#<lsb>, \#<width> \]

is equivalent to

\[ \text{BFM} \ <Xd>, <Xn>, \#<lsb>, \#(<lsb> + <width> - 1) \]

and is the preferred disassembly when \( \text{UInt}(\text{imms}) \geq \text{UInt}(\text{immr}) \).

Assembler symbols

\(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

\(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

\(<\text{lsb}>\) For the 32-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 31.
For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.

\(<\text{width}>\) For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-<\text{lsb}>.
For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-<\text{lsb}>.

Operation

The description of BFM gives the operational pseudocode for this instruction.
C6.2.24   BIC (shifted register)

Bitwise Bit Clear (shifted register) performs a bitwise AND of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register.

32-bit variant

Applies when $sf == 0$.

\[
\text{BIC} \ <\text{Wd}>, \ <\text{Wn}>, \ <\text{Wm}> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

64-bit variant

Applies when $sf == 1$.

\[
\text{BIC} \ <\text{Xd}>, \ <\text{Xn}>, \ <\text{Xm}> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \textbf{UInt}(\text{Rd}); \\
\text{integer } n &= \textbf{UInt}(\text{Rn}); \\
\text{integer } m &= \textbf{UInt}(\text{Rm}); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{if } sf == '0' \text{ && imm6<5> == '1' then ReservedValue();}
\end{align*}
\]

\[
\text{ShiftType } \text{shift_type} = \text{DecodeShift}(\text{shift}); \\
\text{integer } \text{shift_amount} = \textbf{UInt}(\text{imm6});
\]

Assembler symbols

- \text{<Wd>} Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \text{<Wn>} Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \text{<Wm>} Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \text{<Xd>} Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \text{<Xn>} Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \text{< Xm>} Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \text{<shift>} Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when \text{shift} = 00
  - LSR when \text{shift} = 01
  - ASR when \text{shift} = 10
  - ROR when \text{shift} = 11
- \text{<amount>} For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,
Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

operand2 = NOT(operand2);

result = operand1 AND operand2;
X[d] = result;
C6.2.25  BICS (shifted register)

Bitwise Bit Clear (shifted register), setting flags, performs a bitwise AND of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

32-bit variant

Applies when \( sf == 0 \).

\[
\text{BICS} \ <Wd>, <Wn>, <Wm>{, <shift> #<amount>}\]

64-bit variant

Applies when \( sf == 1 \).

\[
\text{BICS} \ <Xd>, <Xn>, <Xm>{, <shift> #<amount>}\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then 64 else 32; } \\
\text{if } sf == '0' \&\& \text{imm6}<5> == '1' \text{ then ReservedValue();}
\end{align*}
\]

\[
\text{ShiftType } \text{shift\_type} = \text{DecodeShift}(\text{shift}); \\
\text{integer } \text{shift\_amount} = \text{UInt}(\text{imm6});
\]

Assembler symbols

\(<Wd>\)  
Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Wn>\)  
Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Wm>\)  
Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<Xd>\)  
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xn>\)  
Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(< Xm>\)  
Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<\text{shift}>\)  
Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:

- LSL  when \( \text{shift} = 00 \)
- LSR  when \( \text{shift} = 01 \)
- ASR  when \( \text{shift} = 10 \)
- ROR  when \( \text{shift} = 11 \)

\(<\text{amount}>\)  
For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,
Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
operand2 = NOT(operand2);
result = operand1 AND operand2;
PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):"00";
X[d] = result;
C6.2.26   BL

Branch with Link branches to a PC-relative offset, setting the register X30 to PC+4. It provides a hint that this is a subroutine call.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25</th>
<th>24 23 22</th>
<th>21 20 19</th>
<th>18 17 16</th>
<th>15 14 13</th>
<th>12 11 10</th>
<th>9  8  7</th>
<th>6  5  4</th>
<th>3  2  1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>imm26</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

26-bit signed PC-relative branch offset variant

BL <label>

Decode for this encoding

bits(64) offset = SignExtend(imm26:'00', 64);

Assembler symbols

<label> Is the program label to be unconditionally branched to. Its offset from the address of this instruction, in the range +/-128MB, is encoded as "imm26" times 4.

Operation

X[30] = PC[] + 4;

BranchTo(PC[] + offset, BranchType_CALL);
C6.2.27   BLR

Branch with Link to Register calls a subroutine at an address in a register, setting register X30 to PC+4.

Integer variant

BLR <Xn>

Decode for this encoding

integer n = UInt(Rn);

Assembler symbols

<Xn> Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.

Operation

bits(64) target = X[n];

X[30] = PC[] + 4;
BranchTo(target, BranchType_CALL);
C6.2.28 BR

Branch to Register branches unconditionally to an address in a register, with a hint that this is not a subroutine return.

|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 3 2 1 0 |
|--|--|--|--|--|--|--|--|--|--|--|---|--|--|--|--|--|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--||
C6.2.29  BRK

Breakpoint instruction generates a Breakpoint Instruction exception. The PE records the exception in ESR_ELx, using the EC value 0x3c, and captures the value of the immediate argument in ESR_ELx.ISS.

| 31 30 29 28| 27 26 25 24| 23 22 21 20 |   1 0 1 0 0 0 1 |    imm16     |      0 0 0 0 0 |

**System variant**

BRK #<imm>

**Decode for this encoding**

bits(16) comment = imm16;

**Assembler symbols**

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

**Operation**

AArch64.SoftwareBreakpoint(comment);
C6.2.30    CBNZ

Compare and Branch on Nonzero compares the value in a register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect the condition flags.

32-bit variant
Applies when \( sf = 0 \).
\[ \text{CBNZ} \langle Wt \rangle, \langle \text{label} \rangle \]

64-bit variant
Applies when \( sf = 1 \).
\[ \text{CBNZ} \langle Xt \rangle, \langle \text{label} \rangle \]

Decode for all variants of this encoding
\[
\text{integer t = UInt(Rt);} \\
\text{integer datasize = if sf == '1' then 64 else 32;} \\
\text{bits(64) offset = SignExtend(imm19:'00', 64);} \\
\]

Assembler symbols
\[ \langle Wt \rangle \] Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.
\[ \langle Xt \rangle \] Is the 64-bit name of the general-purpose register to be tested, encoded in the "Rt" field.
\[ \langle \text{label} \rangle \] Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

Operation
\[
\text{bits(datasize) operand1 = X[t];} \\
\text{if IsZero(operand1) == FALSE then} \\
\text{BranchTo(PC[] + offset, BranchType_JMP);} \\
\]
C6.2.31   CBZ

Compare and Branch on Zero compares the value in a register with zero, and conditionally branches to a label at a
PC-relative offset if the comparison is equal. It provides a hint that this is not a subroutine call or return. This
instruction does not affect condition flags.

32-bit variant
Applies when $sf = 0$.

CBZ $<Wt>$, $<\text{label}>$

64-bit variant
Applies when $sf = 1$.

CBZ $<Xt>$, $<\text{label}>$

Decode for all variants of this encoding

integer $t = \text{UInt}(Rt)$;
integer datasize = if $sf = '1'$ then 64 else 32;
bits(64) offset = $\text{SignExtend}(\text{imm19}: '00', 64);$

Assembler symbols

$<Wt>$ Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.

$<Xt>$ Is the 64-bit name of the general-purpose register to be tested, encoded in the "Rt" field.

$<\text{label}>$ Is the program label to be conditionally branched to. Its offset from the address of this instruction,
in the range +/-1MB, is encoded as "imm19" times 4.

Operation

bits(datasize) operand1 = X[$t$];

if $\text{IsZero}(\text{operand1}) == \text{TRUE}$ then
    $\text{BranchTo}(\text{PC}[] + \text{offset}, \text{BranchType_JMP});$
C6.2.32    CCMN (immediate)

Conditional Compare Negative (immediate) sets the value of the condition flags to the result of the comparison of a register value and a negated immediate value if the condition is TRUE, and an immediate value otherwise.

### 32-bit variant
Applies when \( sf = 0 \).

CCMN <Wn>, #<imm>, #<nzcv>, <cond>

### 64-bit variant
Applies when \( sf = 1 \).

CCMN <Xn>, #<imm>, #<nzcv>, <cond>

#### Decode for all variants of this encoding

\[
\begin{array}{cccccccccccc}
\end{array}
\]

- \( sf \): 0 or 1 (sign flag)
- \( imm5 \): 5-bit unsigned (positive) immediate
- \( cond \): 1-bit condition
- \( Rn \): 1-bit register
- \( nzcv \): 4-bit flag specifier

#### Assembler symbols
- \(<Wn>\): 32-bit name of the first general-purpose source register
- \(<Xn>\): 64-bit name of the first general-purpose source register
- \(<imm>\): 5-bit unsigned (positive) immediate
- \(<nzcv>\): Flag bit specifier
- \(<cond>\): 1-bit condition

#### Operation

\[
\text{bits}(\text{datasize}) \text{ operand1} = X[n];
\]

\[
\text{if ConditionHolds(}cond\text{) then}
\]

\[
(\_, \text{flags}) = \text{AddWithCarry(}\text{operand1, imm, }'0'\text{)};
\]

\[
\text{PSTATE.}<N,Z,C,V> = \text{flags};
\]
C6.2.33 **CCMN (register)**

Conditional Compare Negative (register) sets the value of the condition flags to the result of the comparison of a register value and the inverse of another register value if the condition is TRUE, and an immediate value otherwise.

32-bit variant

Applies when $sf = 0$.

CCMN <Wn>, <Wm>, #<nzcv>, <cond>

64-bit variant

Applies when $sf = 1$.

CCMN <Xn>, <Xm>, #<nzcv>, <cond>

**Decode for all variants of this encoding**

integer $n = \text{UInt}(Rn)$;
integer $m = \text{UInt}(Rm)$;
integer $datasize = \text{if } sf == '1' \text{ then } 64 \text{ else } 32$;
bits(4) flags = nzcv;

**Assembler symbols**

- `<Wn>` Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Wm>` Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- `<Xn>` Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Xm>` Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- `<nzcv>` Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.
- `<cond>` Is one of the standard conditions, encoded in the "cond" field in the standard way.

**Operation**

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];
if ConditionHolds(cond) then
    \(-, \text{flags}) = \text{AddWithCarry(operand1, operand2, '0')};
PSTATE.<N,Z,C,V> = flags;
C6.2.34   CCMP (immediate)

Conditional Compare (immediate) sets the value of the condition flags to the result of the comparison of a register value and an immediate value if the condition is TRUE, and an immediate value otherwise.

```
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

32-bit variant

Applies when sf == 0.

```

```
COMP <Wn>, #<imm>, #<nzcv>, <cond>
```

64-bit variant

Applies when sf == 1.

```
COMP <Xn>, #<imm>, #<nzcv>, <cond>
```

Decode for all variants of this encoding

```
integer n = UInt(Rn);
datatype = if sf == '1' then 64 else 32;
b = bits(4) flags = nzcv;
b = bits(data) imm = ZeroExtend(imm5, data);
```

Assembler symbols

- `<Wn>` Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Xn>` Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<imm>` Is a five bit unsigned (positive) immediate encoded in the "imm5" field.
- `<nzcv>` Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.
- `<cond>` Is one of the standard conditions, encoded in the "cond" field in the standard way.

Operation

```
bits(data) operand1 = X[n];
b = bits(data) operand2;
if ConditionHolds(cond) then
    b = NOT(imm);
    (b, flags) = AddWithCarry(operand1, operand2, '1');
PSTATE.<N,Z,C,V> = flags;
```
C6.2.35  CCMP (register)

Conditional Compare (register) sets the value of the condition flags to the result of the comparison of two registers if the condition is TRUE, and an immediate value otherwise.

32-bit variant

Applies when $sf == 0$.

\[
\text{COMP } <Wn>, <Wm>, #<nzcv>, <cond>
\]

64-bit variant

Applies when $sf == 1$.

\[
\text{COMP } <Xn>, <Xm>, #<nzcv>, <cond>
\]

Decode for all variants of this encoding

\[
\text{integer } n = \text{UInt}(Rn);
\text{integer } m = \text{UInt}(Rm);
\text{integer } datasize = \text{if } sf == '1' \text{ then 64 else 32};
\text{bits(4) } flags = nzcv;
\]

Assembler symbols

- $<Wn>$ is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<Wm>$ is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- $<Xn>$ is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<Xm>$ is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- $<nzcv>$ is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.
- $<cond>$ is one of the standard conditions, encoded in the "cond" field in the standard way.

Operation

\[
\begin{align*}
\text{bits(datasize) } operand1 &= X[n]; \\
\text{bits(datasize) } operand2 &= X[m];
\end{align*}
\]

\[
\text{if } \text{ConditionHolds}(\text{cond}) \text{ then }
\begin{align*}
\text{operand2} &= \text{NOT}(\text{operand2}); \\
(-, flags) &= \text{AddWithCarry}(\text{operand1}, \text{operand2}, '1'); \\
\text{PSTATE}.<N,Z,C,V> &= flags;
\end{align*}
\]
C6.2.36   CINC

Conditional Increment returns, in the destination register, the value of the source register incremented by 1 if the condition is TRUE, and otherwise returns the value of the source register.

This instruction is an alias of the CSINC instruction. This means that:

- The encodings in this description are named to match the encodings of CSINC.
- The description of CSINC gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{CINC} <Wd>, <Wn>, <\text{cond}>
\]

is equivalent to

\[
\text{CSINC} <Wd>, <Wn>, <Wn>, \text{invert(<cond>)}
\]

and is the preferred disassembly when \( Rn = Rm \).

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{CINC} <Xd>, <Xn>, <\text{cond}>
\]

is equivalent to

\[
\text{CSINC} <Xd>, <Xn>, <Xn>, \text{invert(<cond>)}
\]

and is the preferred disassembly when \( Rn = Rm \).

### Assembler symbols

- \(<Wd>\)  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\)  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \(<Xd>\)  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\)  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \(<\text{cond}>\)  Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

### Operation

The description of CSINC gives the operational pseudocode for this instruction.
C6.2.37  CINV

Conditional Invert returns, in the destination register, the bitwise inversion of the value of the source register if the condition is TRUE, and otherwise returns the value of the source register.

This instruction is an alias of the CSINV instruction. This means that:

- The encodings in this description are named to match the encodings of CSINV.
- The description of CSINV gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{CINV} \ <Wd>, \ <Wn>, \ <\text{cond}>
\]

is equivalent to

\[
\text{CSINV} \ <Wd>, \ <Wn>, \ <Wn>, \ \text{invert}(<\text{cond})
\]

and is the preferred disassembly when \( Rn = Rm \).

64-bit variant

Applies when \( sf = 1 \).

\[
\text{CINV} \ <Xd>, \ <Xn>, \ <\text{cond}>
\]

is equivalent to

\[
\text{CSINV} \ <Xd>, \ <Xn>, \ <Xn>, \ \text{invert}(<\text{cond})
\]

and is the preferred disassembly when \( Rn = Rm \).

Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \(<\text{cond}>\) Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

Operation

The description of CSINV gives the operational pseudocode for this instruction.
C6.2.38  CLREX

Clear Exclusive clears the local monitor of the executing PE.

System variant
CLREX {#imm}

Decode for this encoding
// CRm field is ignored

Assembler symbols
<imm> Is an optional 4-bit unsigned immediate, in the range 0 to 15, defaulting to 15 and encoded in the "CRm" field.

Operation
ClearExclusiveLocal(ProcessorID());
C6.2.39   CLS

Count leading sign bits : Rd = CLS(Rn)

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>1 0</td>
<td>1 1</td>
<td>0 1</td>
<td>0 1</td>
<td>1 0</td>
<td>0 0</td>
<td>0 0</td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when sf == 0.

CLS <Wd>, <Wn>

**64-bit variant**

Applies when sf == 1.

CLS <Xd>, <Xn>

**Decode for all variants of this encoding**

```asm
integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize = if sf == '1' then 64 else 32;
```

**Assembler symbols**

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

**Operation**

```asm
integer result;
bits(datasize) operand1 = X[n];
result = CountLeadingSignBits(operand1);
X[d] = result<datasize-1:0>;
```
C6.2.40   CLZ

Count leading zero bits : Rd = CLZ(Rn)

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

32-bit variant

Applies when sf == 0.

CLZ <Wd>, <Wn>

64-bit variant

Applies when sf == 1.

CLZ <Xd>, <Xn>

**Decode for all variants of this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize = if sf == '1' then 64 else 32;

**Assembler symbols**

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

**Operation**

integer result;
bits(datasize) operand1 = X[n];
result = CountLeadingZeroBits(operand1);
X[d] = result<datasize-1:0>;
C6.2.41 CMN (extended register)

Compare Negative (extended register) adds a register value and a sign or zero-extended register value, followed by an optional left shift amount. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the ADDS (extended register) instruction. This means that:

- The encodings in this description are named to match the encodings of ADDS (extended register).
- The description of ADDS (extended register) gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when sf == 0.

\[
\text{CMN} <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
\]

is equivalent to

\[
\text{ADDS WZR, } <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
\]

and is always the preferred disassembly.

### 64-bit variant

Applies when sf == 1.

\[
\text{CMN} <Xn|SP>, <R><m>{, <extend> {#<amount>}}
\]

is equivalent to

\[
\text{ADDS XZR, } <Xn|SP>, <R><m>{, <extend> {#<amount>}}
\]

and is always the preferred disassembly.

### Assembler symbols

- \(<Wn|WSP>\) is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<Wm>\) is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xn|SP>\) is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<R>\) is a width specifier, encoded in the "option" field. It can have the following values:
  - \(W\) when option = 00x
  - \(W\) when option = 010
  - \(X\) when option = x11
  - \(W\) when option = 10x
  - \(W\) when option = 110
- \(<m>\) is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
For the 32-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:

- UXTB when option = 000
- UXTH when option = 001
- LSL|UXTW when option = 010
- UTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:

- UXTB when option = 000
- UXTH when option = 001
- UXTW when option = 010
- LSL|UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UTX when "option" is '011'.

Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

**Operation**

The description of ADDS (extended register) gives the operational pseudocode for this instruction.
C6.2.42 CMN (immediate)

Compare Negative (immediate) adds a register value and an optionally-shifted immediate value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the ADDS (immediate) instruction. This means that:

• The encodings in this description are named to match the encodings of ADDS (immediate).
• The description of ADDS (immediate) gives the operational pseudocode for this instruction.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>imm12</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when \( sf == 0 \).

\[ \text{CMN} \ <Wn|WSP>, \ #<imm>{, <shift>} \]

is equivalent to

\[ \text{ADDS} \ WZR, \ <Wn|WSP>, \ #<imm>{, <shift>} \]

and is always the preferred disassembly.

**64-bit variant**

Applies when \( sf == 1 \).

\[ \text{CMN} \ <Xn|SP>, \ #<imm>{, <shift>} \]

is equivalent to

\[ \text{ADDS} \ XZR, \ <Xn|SP>, \ #<imm>{, <shift>} \]

and is always the preferred disassembly.

**Assembler symbols**

\(<Wn|WSP>\) Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<Xn|SP>\) Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<imm>\) Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.

\(<shift>\) Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift" field. It can have the following values:

| LSL #0 | when shift = 00 |
| LSL #12 | when shift = 01 |

The encoding shift = 1x is reserved.

**Operation**

The description of ADDS (immediate) gives the operational pseudocode for this instruction.
C6.2.43 CMN (shifted register)

Compare Negative (shifted register) adds a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the ADDS (shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of ADDS (shifted register).
- The description of ADDS (shifted register) gives the operational pseudocode for this instruction.

**32-bit variant**

Applies when \( sf = 0 \).

\[
\text{CMN} \ <Wn>, \ <Wm> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

is equivalent to

\[
\text{ADDS} \ WZR, \ <Wn>, \ <Wm> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

and is always the preferred disassembly.

**64-bit variant**

Applies when \( sf = 1 \).

\[
\text{CMN} \ <Xn>, \ <Xm> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

is equivalent to

\[
\text{ADDS} \ XZR, \ <Xn>, \ <Xm> \{, \ <\text{shift}> \ #<\text{amount}>\}
\]

and is always the preferred disassembly.

**Assembler symbols**

- \(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{shift}>\) Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when \( \text{shift} = 00 \)
  - LSR when \( \text{shift} = 01 \)
  - ASR when \( \text{shift} = 10 \)
  - The encoding \( \text{shift} = 11 \) is reserved.
- \(<\text{amount}>\) For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  - For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.
Operation

The description of ADDS (shifted register) gives the operational pseudocode for this instruction.
C6.2.44   CMP (extended register)

Compare (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value. The argument that is extended from the \(<Rm>\) register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the SUBS (extended register) instruction. This means that:

- The encodings in this description are named to match the encodings of SUBS (extended register).
- The description of SUBS (extended register) gives the operational pseudocode for this instruction.

32-bit variant

Applies when \(sf = 0\).

\[
\text{CMP} \ <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
\]

is equivalent to

\[
\text{SUBS WZR, } <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
\]

and is always the preferred disassembly.

64-bit variant

Applies when \(sf = 1\).

\[
\text{CMP} \ <Xn|SP>, <R><m>{, <extend> {#<amount>}}
\]

is equivalent to

\[
\text{SUBS XZR, } <Xn|SP>, <R><m>{, <extend> {#<amount>}}
\]

and is always the preferred disassembly.

Assembler symbols

\(<Wn|WSP>\) Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<Xn|SP>\) Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

\(<R>\) Is a width specifier, encoded in the "option" field. It can have the following values:

- \(W\) when \(option = 00x\)
- \(W\) when \(option = 010\)
- \(X\) when \(option = x11\)
- \(W\) when \(option = 10x\)
- \(W\) when \(option = 110\)

\(<m>\) Is the number \([0-30]\) of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
<extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:
- UXTB when option = 000
- UXTH when option = 001
- LSL|UXTW when option = 010
- UTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:
- UXTB when option = 000
- UXTH when option = 001
- UXTW when option = 010
- LSL|UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTX when "option" is '011'.

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

**Operation**

The description of SUBS (extended register) gives the operational pseudocode for this instruction.
C6.2.45   CMP (immediate)

Compare (immediate) subtracts an optionally-shifted immediate value from a register value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the SUBS (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of SUBS (immediate).
- The description of SUBS (immediate) gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{CMP } <Wn|WSP>, #<imm>{, <shift>}
\]

is equivalent to

\[
\text{SUBS WZR, } <Wn|WSP>, #<imm> {, <shift>}
\]

and is always the preferred disassembly.

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{CMP } <Xn|SP>, #<imm>{, <shift>}
\]

is equivalent to

\[
\text{SUBS XZR, } <Xn|SP>, #<imm> {, <shift>}
\]

and is always the preferred disassembly.

### Assembler symbols

- \(<Wn|WSP>\) Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<Xn|SP>\) Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<\text{imm}>\) Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- \(<\text{shift}>\) Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift" field. It can have the following values:
  - LSL #0 when \( \text{shift} = 00 \)
  - LSL #12 when \( \text{shift} = 01 \)
  - The encoding \( \text{shift} = 1x \) is reserved.

### Operation

The description of SUBS (immediate) gives the operational pseudocode for this instruction.
C6.2.46   CMP (shifted register)

Compare (shifted register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the SUBS (shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of SUBS (shifted register).
- The description of SUBS (shifted register) gives the operational pseudocode for this instruction.

32-bit variant

Applies when $sf = 0$.

$\text{CMP } <Wn>, <Wm>{, <shift> #<amount>} \equiv \text{SUBS WZR, } <Wn>, <Wm> {, <shift> #<amount>}$

and is always the preferred disassembly.

64-bit variant

Applies when $sf = 1$.

$\text{CMP } <Xn>, < Xm>{, <shift> #<amount>} \equiv \text{SUBS XZR, } <Xn>, < Xm> {, <shift> #<amount>}$

and is always the preferred disassembly.

Assembler symbols

- $<Wn>$ is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<Wm>$ is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- $<Xn>$ is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<Xm>$ is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- $<shift>$ is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when $shift = 00$
  - LSR when $shift = 01$
  - ASR when $shift = 10$
  - The encoding $shift = 11$ is reserved.
- $<amount>$ is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field. For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field. For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.
Operation

The description of SUBS (shifted register) gives the operational pseudocode for this instruction.
C6.2.47  CNEG

Conditional Negate returns, in the destination register, the negated value of the source register if the condition is TRUE, and otherwise returns the value of the source register.

This instruction is an alias of the CSNEG instruction. This means that:

- The encodings in this description are named to match the encodings of CSNEG.
- The description of CSNEG gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{CNEG} \ <Wd>, \ <Wn>, \ <\text{cond}>
\]

is equivalent to

\[
\text{CSNEG} \ <Wd>, \ <Wn>, \ <Wn>, \ \text{invert}(\text{cond})
\]

and is the preferred disassembly when \( Rn = Rm \).

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{CNEG} \ <Xd>, \ <Xn>, \ <\text{cond}>
\]

is equivalent to

\[
\text{CSNEG} \ <Xd>, \ <Xn>, \ <Xn>, \ \text{invert}(\text{cond})
\]

and is the preferred disassembly when \( Rn = Rm \).

### Assembler symbols

- \( <Wd> \) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( <Wn> \) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \( <Xd> \) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( <Xn> \) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \( <\text{cond}> \) Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

### Operation

The description of CSNEG gives the operational pseudocode for this instruction.
C6.2.48 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In ARMv8-A, this is an optional instruction.

--- Note ---
ID_AA64ISAR0_EL1.CRC32 indicates whether this instruction is supported.

CRC32B variant
Applies when sf == 0 && sz == 00.
CRC32B <Wd>, <Wn>, <Wm>

CRC32H variant
Applies when sf == 0 && sz == 01.
CRC32H <Wd>, <Wn>, <Wm>

CRC32W variant
Applies when sf == 0 && sz == 10.
CRC32W <Wd>, <Wn>, <Wm>

CRC32X variant
Applies when sf == 1 && sz == 11.
CRC32X <Wd>, <Wn>, <Xm>

Decode for all variants of this encoding

```c
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sf == '1' && sz != '11' then UnallocatedEncoding();
if sf == '0' && sz == '11' then UnallocatedEncoding();
integer size = 8 << UInt(sz);
```

Assembler symbols

- `<Wd>` is the 32-bit name of the general-purpose accumulator output register, encoded in the "Rd" field.
- `<Wn>` is the 32-bit name of the general-purpose accumulator input register, encoded in the "Rn" field.
- `<Xm>` is the 64-bit name of the general-purpose data source register, encoded in the "Rm" field.
- `<Wm>` is the 32-bit name of the general-purpose data source register, encoded in the "Rm" field.
Operation

if !HaveCRCExt() then
    UnallocatedEncoding();

\[
\begin{align*}
\text{bits(32) } & \text{ acc } = X[n]; \quad \text{// accumulator} \\
\text{bits(size) } & \text{ val } = X[m]; \quad \text{// input value} \\
\text{bits(32) poly } & = 0x04C11DB7<31:0>; \\
\text{bits(32+size) tempacc } & = \text{BitReverse(acc)}:\text{Zeros(size)}; \\
\text{bits(size+32) tempval } & = \text{BitReverse(val)}:\text{Zeros(32)}; \\
\text{// Poly32Mod2 on a bitstring does a polynomial Modulus over \{0,1\} operation} \\
X[d] & = \text{BitReverse}(\text{Poly32Mod2(tempacc EOR tempval, poly)});
\end{align*}
\]
C6.2.49   CRC32CB, CRC32CH, CRC32CW, CRC32CX

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x1EDC6F41 is used for the CRC calculation.

In ARMv8-A, this is an optional instruction.

--- Note ---

ID_AA64ISAR0_EL1.CRC32 indicates whether this instruction is supported.

---

CRC32CB variant

Applies when sf == 0 && sz == 00.

CRC32CB <Wd>, <Wn>, <Wm>

CRC32CH variant

Applies when sf == 0 && sz == 01.

CRC32CH <Wd>, <Wn>, <Wm>

CRC32CW variant

Applies when sf == 0 && sz == 10.

CRC32CW <Wd>, <Wn>, <Wm>

CRC32CX variant

Applies when sf == 1 && sz == 11.

CRC32CX <Wd>, <Wn>, <Xm>

Decode for all variants of this encoding

```c
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sf == '1' && sz != '11' then UnallocatedEncoding();
if sf == '0' && sz == '11' then UnallocatedEncoding();
integer size = 8 << UInt(sz);
```

Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose accumulator output register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the general-purpose accumulator input register, encoded in the "Rn" field.
- `<Xm>` Is the 64-bit name of the general-purpose data source register, encoded in the "Rm" field.
- `<Wm>` Is the 32-bit name of the general-purpose data source register, encoded in the "Rm" field.
Operation

if !HaveCRCExt() then
    UnallocatedEncoding();

bits(32) acc = X[n];  // accumulator
bits(size) val = X[m];  // input value
bits(32) poly = 0x1EDC6F41<31:0>;  

bits(32+size) tempacc = BitReverse(acc):Zeros(size);
bits(size+32) tempval = BitReverse(val):Zeros(32);

// Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
C6.2.50 CSEL

Conditional Select returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the value of the second source register.

### 32-bit variant
Applies when \( sf = 0 \).

\[
\text{CSEL} \ <Wd>, \ <Wn>, \ <Wm>, \ <\text{cond}>
\]

### 64-bit variant
Applies when \( sf = 1 \).

\[
\text{CSEL} \ <Xd>, \ <Xn>, \ <Xm>, \ <\text{cond}>
\]

#### Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf \text{ == '1' then } 64 \text{ else } 32;
\end{align*}
\]

#### Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{cond}>\) Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

\[
\begin{align*}
\text{bits(datasize)} &\text{ result;} \\
\text{bits(datasize)} &\text{ operand1 = X[n]; } \\
\text{bits(datasize)} &\text{ operand2 = X[m]; } \\
\text{if } &\text{ConditionHolds(cond) then} \\
&\text{result = operand1;} \\
\text{else} &\text{result = operand2;} \\
\text{X[d]} &\text{ = result; }
\end{align*}
\]
C6.2.51  CSET

Conditional Set sets the destination register to 1 if the condition is TRUE, and otherwise sets it to 0.

This instruction is an alias of the CSINC instruction. This means that:

- The encodings in this description are named to match the encodings of CSINC.
- The description of CSINC gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf == 0 \).

CSET <Wd>, <cond>

is equivalent to

CSINC <Wd>, WZR, WZR, invert(<cond>)

and is always the preferred disassembly.

### 64-bit variant

Applies when \( sf == 1 \).

CSET <Xd>, <cond>

is equivalent to

CSINC <Xd>, XZR, XZR, invert(<cond>)

and is always the preferred disassembly.

### Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{cond}>\) Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

### Operation

The description of CSINC gives the operational pseudocode for this instruction.
C6.2.52  CSETM

Conditional Set Mask sets all bits of the destination register to 1 if the condition is TRUE, and otherwise sets all bits to 0.

This instruction is an alias of the CSINV instruction. This means that:

• The encodings in this description are named to match the encodings of CSINV.
• The description of CSINV gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{CSETM } <Wd>, <\text{cond}>
\]

is equivalent to

\[
\text{CSINV } <Wd>, \text{WZR}, \text{WZR}, \text{invert(<cond>)}
\]

and is always the preferred disassembly.

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{CSETM } <Xd>, <\text{cond}>
\]

is equivalent to

\[
\text{CSINV } <Xd>, \text{XZR}, \text{XZR}, \text{invert(<cond>)}
\]

and is always the preferred disassembly.

### Assembler symbols

- \(<Wd>\) is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xd>\) is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{cond}>\) is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

### Operation

The description of CSINV gives the operational pseudocode for this instruction.
### CSINC

Conditional Select Increment returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the value of the second source register incremented by 1.

This instruction is used by the aliases CINC and CSET. See **Alias conditions** for details of when each alias is preferred.

![Instruction Format](image)

**32-bit variant**

Applies when $sf = 0$.

CSINC $<Wd>$, $<Wn>$, $<Wm>$, $<cond>$

**64-bit variant**

Applies when $sf = 1$.

CSINC $<Xd>$, $<Xn>$, $<Xm>$, $<cond>$

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;
```

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CINC</td>
<td>$Rn \neq '11111' &amp;&amp; cond \neq '111x' &amp;&amp; Rn \neq '111111' &amp;&amp; Rn == Rm$</td>
</tr>
<tr>
<td>CSET</td>
<td>$Rn == '11111' &amp;&amp; cond \neq '111x' &amp;&amp; Rn == '111111' $</td>
</tr>
</tbody>
</table>

**Assembler symbols**

- $<Wd>$: Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<Wn>$: Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<Wm>$: Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- $<Xd>$: Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<Xn>$: Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<Xm>$: Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- $<\text{id}>$: Is one of the standard conditions, encoded in the "cond" field in the standard way.
Operation

bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];

if ConditionHolds(cond) then
    result = operand1;
else
    result = operand2 + 1;

X[d] = result;
C6.2.54   CSINV

Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the second source register.

This instruction is used by the aliases CINV and CSETM. See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when sf == 0.

CSINV <Wd>, <Wn>, <Wm>, <cond>

64-bit variant
Applies when sf == 1.

CSINV <Xd>, <Xn>, <Xm>, <cond>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CINV</td>
<td>Rn != '11111' &amp; cond != '111x' &amp; Rn != '11111' &amp; Rn == Rm</td>
</tr>
<tr>
<td>CSETM</td>
<td>Rn == '11111' &amp; cond != '111x' &amp; Rn == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

<cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.
Operation

bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];

if ConditionHolds(cond) then
    result = operand1;
else
    result = NOT(operand2);

X[d] = result;
C6.2.55 CSNEG

Conditional Select Negation returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the negated value of the second source register.

This instruction is used by the alias CNEG. See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when \(sf == 0\).
CSNEG <Wd>, <Wn>, <Wm>, <cond>

64-bit variant
Applies when \(sf == 1\).
CSNEG <Xd>, <Xn>, < Xm>, <cond>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if \(sf == '1'\) then 64 else 32;

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNEG</td>
<td>(\text{cond} != '111x' &amp;&amp; \text{Rn} == \text{Rm})</td>
</tr>
</tbody>
</table>

Assembler symbols

- \(<\text{Wd}>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Wn}>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{Wm}>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{Xd}>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Xn}>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{Xm}>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{cond}>\) Is one of the standard conditions, encoded in the "cond" field in the standard way.

Operation

bits(datasize) result;
bits(datasize) operand1 = \(X[n]\);
bits(datasize) operand2 = \(X[m]\);
if ConditionHolds(\text{cond}) then
result = operand1;
else
    result = NOT(operand2);
    result = result + 1;

X[d] = result;
C6.2.56 DC

Data Cache operation. For more information, see A64 system instructions for cache maintenance.

This instruction is an alias of the SYS instruction. This means that:

- The encodings in this description are named to match the encodings of SYS.
- The description of SYS gives the operational pseudocode for this instruction.

System variant

DC <dc_op>, <Xt>

is equivalent to

SYS #<op1>, C7, <Cm>, #<op2>, <Xt>

and is the preferred disassembly when SysOp(op1, '0111', CRm, op2) == Sys_DC.

Assembler symbols

<dc_op> Is a DC instruction name, as listed for the DC system instruction group, encoded in the "op1:CRm:op2" field. It can have the following values:

- IVAC when op1 = 000, CRm = 0110, op2 = 001
- ISW when op1 = 000, CRm = 0110, op2 = 010
- CSW when op1 = 000, CRm = 1010, op2 = 010
- CISW when op1 = 000, CRm = 1110, op2 = 010
- ZVA when op1 = 011, CRm = 0100, op2 = 001
- CVAC when op1 = 011, CRm = 1010, op2 = 001
- CVAU when op1 = 011, CRm = 1011, op2 = 001
- CIVAC when op1 = 011, CRm = 1110, op2 = 001

<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

<Xt> Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

Operation

The description of SYS gives the operational pseudocode for this instruction.
C6.2.57 DCPS1

Debug Change PE State to EL1, when executed in Debug state:

- If executed at EL0 changes the current Exception level and SP to EL1 using SP_EL1.
- Otherwise, if executed at ELx, selects SP_ELx.

The target exception level of a DCPS1 instruction is:

- EL1 if the instruction is executed at EL0.
- Otherwise, the Exception level at which the instruction is executed.

When the target Exception level of a DCPS1 instruction is ELx, on executing this instruction:

- ELR_ELx becomes UNKNOWN.
- SPSR_ELx becomes UNKNOWN.
- ESR_ELx becomes UNKNOWN.
- DLR_EL0 and DSPSR_EL0 become UNKNOWN.
- The endianness is set according to SCTLR_ELx.EE.

This instruction is UNDEFINED at EL0 in Non-secure state if EL2 is implemented and HCR_EL2.TGE == 1.
This instruction is always UNDEFINED in Non-debug state.

For more information on the operation of the DCPSn instructions, see DCPS.

```
|31 30 29 28|27 26 25 24|23 22 21 20|   |   | 5 4 3 2 1 0 |
| 1 1 0 1 0 1 0 1 0 1 | imm16 | 0 0 0 0 1 |
```

**System variant**

DCPS1 {#imm}

**Decode for this encoding**

if !Halted() then AArch64.UndefinedFault();

**Assembler symbols**

<imm> Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

**Operation**

DCPSInstruction(LL);
C6.2.58   DCPS2

Debug Change PE State to EL2, when executed in Debug state:

- If executed at EL0 or EL1 changes the current Exception level and SP to EL2 using SP_EL2.
- Otherwise, if executed at ELx, selects SP_ELx.

The target exception level of a DCPS2 instruction is:

- EL2 if the instruction is executed at an exception level that is not EL3.
- EL3 if the instruction is executed at EL3.

When the target Exception level of a DCPS2 instruction is ELx, on executing this instruction:

- ELR_ELx becomes UNKNOWN.
- SPSR_ELx becomes UNKNOWN.
- ESR_ELx becomes UNKNOWN.
- DLR_EL0 and DSPSR_EL0 become UNKNOWN.
- The endianness is set according to SCTLR_ELx.EE.

This instruction is UNDEFINED at the following exception levels:

- All exception levels if EL2 is not implemented.
- At EL0 and EL1 in Secure state if EL2 is implemented.

This instruction is always UNDEFINED in Non-debug state.

For more information on the operation of the DCPSn instructions, see DCPS.

System variant

DCPS2 {#<imm>}

Decode for this encoding

if !Halted() then AArch64.UndefinedFault();

Assembler symbols

<imm>     Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

Operation

DCPSInstruction(LL);
C6.2.59   DCPS3

Debug Change PE State to EL3, when executed in Debug state:

- If executed at EL3 selects SP_EL3.
- Otherwise, changes the current Exception level and SP to EL3 using SP_EL3.

The target exception level of a DCPS3 instruction is EL3.

On executing a DCPS3 instruction:

- ELR_EL3 becomes UNKNOWN.
- SPSR_EL3 becomes UNKNOWN.
- ESR_EL3 becomes UNKNOWN.
- DLR_EL0 and DSPSR_EL0 become UNKNOWN.
- The endianness is set according to SCTLR_EL3.EE.

This instruction is UNDEFINED at all exception levels if either:

- ESCR == 1.
- EL3 is not implemented.

This instruction is always UNDEFINED in Non-debug state.

For more information on the operation of the DCPSn instructions, see DCPS.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1 0 1 0 0</td>
<td>1 0 1</td>
<td>imm16</td>
<td>0 0 0</td>
<td>1 1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**System variant**

DCPS3 {#imm}

**Decode for this encoding**

if !Halted() then AArch64.UndefinedFault();

**Assembler symbols**

<imm> Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

**Operation**

DCPSInstruction(LL);
C6.2.60 DMB

Data Memory Barrier is a memory barrier that ensures the ordering of observations of memory accesses, see Data Memory Barrier (DMB) on page B2-88.

System variant
DMB <option> | #<imm>

Decode for this encoding
MBReqDomain domain;
MBReqTypes types;

case CRm<3:2> of
  when '00' domain = MBReqDomain_OuterShareable;
  when '01' domain = MBReqDomain_Nonshareable;
  when '10' domain = MBReqDomain_InnerShareable;
  when '11' domain = MBReqDomain_FullSystem;

  case CRm<1:0> of
    when '01' types = MBReqTypes_Reads;
    when '10' types = MBReqTypes_Writes;
    when '11' types = MBReqTypes_All;
    otherwise
      types = MBReqTypes_All;
      domain = MBReqDomain_FullSystem;

Assembler symbols
<option> Specifies the limitation on the barrier operation. Values are:

SY Full system is the required shareability domain, reads and writes are the required access types in both Group A and Group B. This option is referred to as the full system DMB. Encoded as CRm = 0b1111.

ST Full system is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b1110.

LD Full system is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as CRm = 0b1101.

ISH Inner Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as CRm = 0b1011.

ISHST Inner Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b1010.

ISHLD Inner Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as CRm = 0b1001.

NSH Non-shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as CRm = 0b0111.

NSHST Non-shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b0110.
NSHLD  Non-shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as CRm = 0b0101.

OSH  Outer Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as CRm = 0b0011.

OSHST  Outer Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b0010.

OSHLD  Outer Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as CRm = 0b0001.

All other encodings of CRm that are not listed above are reserved, and can be encoded using the #<imm> syntax. It is IMPLEMENTATION DEFINED whether options other than SY are implemented. All unsupported and reserved options must execute as a full system barrier operation, but software must not rely on this behavior.

<imm>  Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

**Operation**

```
DataMemoryBarrier(domain, types);
```
C6.2.61 DRPS

Debug restore process state

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 8 |7 6 5 4 |3 2 1 0 |
|1 1 0 1 0 1 1 0|1 0 1 1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0|

System variant
DRPS

Decode for this encoding
if !Halted() || PSTATE.EL == EL0 then UnallocatedEncoding();

Operation
DRPSInstruction();
```
C6.2.62   DSB

Data Synchronization Barrier is a memory barrier that ensures the completion of memory accesses, see Data Synchronization Barrier (DSB) on page B2-89.

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 8 | 7  6  5  4  3  2  1  0 ]
  1 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1
   CRm  opc
```

**System variant**

DSB <option>|#<imm>

**Decode for this encoding**

MBReqDomain domain;
MBReqTypes types;

case CRm<3:2> of
  when '00' domain = MBReqDomain_OuterShareable;
  when '01' domain = MBReqDomain_Nonshareable;
  when '10' domain = MBReqDomain_InnerShareable;
  when '11' domain = MBReqDomain_FullSystem;

case CRm<1:0> of
  when '01' types = MBReqTypes_Reads;
  when '10' types = MBReqTypes_Writes;
  when '11' types = MBReqTypes_All;
  otherwise
    types = MBReqTypes_All;
    domain = MBReqDomain_FullSystem;

**Assembler symbols**

<option> Specifies the limitation on the barrier operation. Values are:

- **SY**: Full system is the required shareability domain, reads and writes are the required access types in both Group A and Group B. This option is referred to as the full system DMB. Encoded as CRm = 0b1111.
- **ST**: Full system is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b1110.
- **LD**: Full system is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as CRm = 0b1101.
- **ISH**: Inner Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as CRm = 0b1011.
- **ISHST**: Inner Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b1010.
- **ISHLD**: Inner Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as CRm = 0b1001.
- **NSH**: Non-shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as CRm = 0b0111.
- **NSHST**: Non-shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as CRm = 0b0110.
NSHLD  Non-shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as \( CRm = \text{0b0101} \).

OSH  Outer Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as \( CRm = \text{0b0011} \).

OSHST  Outer Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as \( CRm = \text{0b0010} \).

OSHLD  Outer Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as \( CRm = \text{0b0001} \).

All other encodings of \( CRm \) that are not listed above are reserved, and can be encoded using the \#<imm> syntax. It is IMPLEMENTATION DEFINED whether options other than SY are implemented. All unsupported and reserved options must execute as a full system barrier operation, but software must not rely on this behavior.

<imm>  Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

**Operation**

```
DataSynchronizationBarrier(domain, types);
```
C6.2.63 EON (shifted register)

Bitwise Exclusive OR NOT (shifted register) performs a bitwise Exclusive OR NOT of a register value and an optionally-shifted register value, and writes the result to the destination register.

### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{EON} \ <Wd>, \ <Wn>, \ <Wm>\{, \ <\text{shift}> \ #\text{amount}\}
\]

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{EON} \ <Xd>, \ <Xn>, \ <Xm>\{, \ <\text{shift}> \ #\text{amount}\}
\]

### Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{if } sf == '0' \text{ and } \text{imm6}<5> == '1' \text{ then } \text{ReservedValue();} \\
\text{ShiftType } shift\_type &= \text{DecodeShift(shift);} \\
\text{integer } \text{shift\_amount} &= \text{UInt}(\text{imm6});
\end{align*}
\]

### Assembler symbols

- \(<Wd>\): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\): Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\): Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xd>\): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\): Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\): Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{shift}>\): Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when \(\text{shift} = 00\)
  - LSR when \(\text{shift} = 01\)
  - ASR when \(\text{shift} = 10\)
  - ROR when \(\text{shift} = 11\)
- \(<\text{amount}>\): For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,
Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
operand2 = NOT(operand2);
result = operand1 EOR operand2;
X[d] = result;
C6.2.64   EOR (immediate)

Bitwise Exclusive OR (immediate) performs a bitwise Exclusive OR of a register value and an immediate value, and writes the result to the destination register.

32-bit variant

Applies when \( \text{sf} == 0 \) \&\& \( \text{N} == 0 \).

\[
\text{EOR} \ <\text{Wd}|\text{WSP}>, \ <\text{Wn}>, \ #<\text{imm}>
\]

64-bit variant

Applies when \( \text{sf} == 1 \).

\[
\text{EOR} \ <\text{Xd}|\text{SP}>, \ <\text{Xn}>, \ #<\text{imm}>
\]

**Decode for all variants of this encoding**

```plaintext
define integer d = UInt(Rd);
define integer n = UInt(Rn);
define integer datasize = if sf == '1' then 64 else 32;
define bits(datasize) imm;
define if sf == '0' \&\& N != '0' then ReservedValue();
declare (imm, -) = DecodeBitMasks(N, imms, immr, TRUE);
```

**Assembler symbols**

- \(<\text{Wd}|\text{WSP}>\) Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- \(<\text{Wn}>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{Xd}|\text{SP}>\) Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- \(<\text{Xn}>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{imm}>\) For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".
  
  For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

**Operation**

```plaintext
define bits(datasize) result;
define bits(datasize) operand1 = X[n];
result = operand1 EOR imm;
define if d == 31 then
    SP[] = result;
define else
    X[d] = result;
```

---

C6-522   Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.
 ARM DDI 0487A.k   iss10775
 Non-Confidential
 ID092916
C6.2.65 EOR (shifted register)

Bitwise Exclusive OR (shifted register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>opc</td>
<td>N</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rm</td>
<td>imm6</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

32-bit variant

Applies when sf = 0.

EOR <Wd>, <Wn>, <Wm>{, <shift> #<amount>}

64-bit variant

Applies when sf = 1.

EOR <Xd>, <Xn>, <Xm>{, <shift> #<amount>}

Decode for all variants of this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;
if sf == '0' && imm6<5> == '1' then ReservedValue();
ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);
```

Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Wm>` Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Xm>` Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- `<shift>` Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when shift = 00
  - LSR when shift = 01
  - ASR when shift = 10
  - ROR when shift = 11
- `<amount>` For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,
Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

result = operand1 EOR operand2;

X[d] = result;
C6.2.66 ERET

Exception Return using the ELR and SPSR for the current Exception level. When executed, the PE restores PSTATE from the SPSR, and branches to the address held in the ELR.

The PE checks the SPSR for the current Exception level for an illegal return event. See Illegal return events from AArch64 state on page D1-1537.

ERET is UNDEFINED at EL0.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1 0 1 1</td>
<td>1 1 1 1 0 0 0 0</td>
<td>1 1 1 0 0 0 0 0</td>
<td>0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**System variant**

ERET

**Decode for this encoding**

if PSTATE.EL == EL0 then UnallocatedEncoding();

**Operation**

AArch64.ExceptionReturn(ELR[], SPSR[]);
C6.2.67 EXTR

Extract register extracts a register from a pair of registers.

This instruction is used by the alias ROR (immediate). See Alias conditions for details of when each alias is preferred.

32-bit variant

Applies when $sf == 0 \&\& N == 0 \&\& imms == 0xxxxx$.

EXTR $<Wd>, <Wn>, <Wm>, #<lsb>

64-bit variant

Applies when $sf == 1 \&\& N == 1$.

EXTR $<Xd>, <Xn>, <Xm>, #<lsb>

Decode for all variants of this encoding

integer $d = \text{UInt}(Rd)$;
integer $n = \text{UInt}(Rn)$;
integer $m = \text{UInt}(Rm)$;
integer $datasize = \text{if } sf == '1' \text{ then } 64 \text{ else } 32$;
integer $lsb$;

if $N != sf$ then UnallocatedEncoding();
if $sf == '0' \&\& imms<5> == '1$ then ReservedValue();
$lsb = \text{UInt}(imms)$;

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROR (immediate)</td>
<td>$Rn == Rm$</td>
</tr>
</tbody>
</table>

Assembler symbols

$<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Wn>$ Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

$<Wm>$ Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

$<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Xn>$ Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

$<Xm>$ Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

$<lsb>$ For the 32-bit variant: is the least significant bit position from which to extract, in the range 0 to 31, encoded in the "imms" field.

For the 64-bit variant: is the least significant bit position from which to extract, in the range 0 to 63, encoded in the "imms" field.
Operation

bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];
bits(2*datasize) concat = operand1:operand2;

result = concat<lsb+datasize-1:lsb>;

X[d] = result;
C6.2.68   HINT

Hint instruction is for the instruction set space that is reserved for architectural hint instructions. The encoding variants described here are unallocated in this revision of the architecture, and behave as a NOP. These encodings might be allocated to other hint functionality in future revisions of the architecture.

<table>
<thead>
<tr>
<th>CRm</th>
<th>op2</th>
<th>HINT #&lt;imm&gt;</th>
</tr>
</thead>
</table>

**Hints 6 and 7 variant**

Applies when CRm == 0000 & op2 == 11x.

HINT #<imm>

**Hints 8 to 127 variant**

Applies when CRm != 0000.

HINT #<imm>

**Assembler symbols**

<imm> Is a 7-bit unsigned immediate, in the range 0 to 127, excluding the allocated encodings described below, encoded in “CRm:op2”. The following encodings of “CRm:op2” are allocated:

<table>
<thead>
<tr>
<th>Encoded Immediate</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000000</td>
<td>NOP</td>
</tr>
<tr>
<td>0000001</td>
<td>YIELD</td>
</tr>
<tr>
<td>0000010</td>
<td>WFE</td>
</tr>
<tr>
<td>0000011</td>
<td>WFI</td>
</tr>
<tr>
<td>0000100</td>
<td>SEV</td>
</tr>
<tr>
<td>0000101</td>
<td>SEVL</td>
</tr>
</tbody>
</table>

--- Note ---

For allocated encodings of “CRm:op2”:
- A disassembler will disassemble the allocated instruction, rather than the HINT instruction.
- An assembler may support assembly of allocated encodings using HINT with the corresponding <imm> value, but it is not required to do so.
C6.2.69 HLT

Halt instruction generates a Halt Instruction debug event.

\[
\begin{array}{ccccccc}
1 & 1 & 0 & 1 & 0 & 1 & 0 \end{array} \quad \text{imm16} \quad \begin{array}{c}
0 & 0 & 0 & 0 \\
\end{array}
\]

System variant

HLT #<imm>

Decode for this encoding

if EDSCR.HDE == '0' || !HaltingAllowed() then UndefinedFault();

Assembler symbols

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

Operation

Halt(DebugHalt_HaltInstruction);
C6.2.70   HVC

Hypervisor Call causes an exception to EL2. Non-secure software executing at EL1 can use this instruction to call
the hypervisor to request a service.

The HVC instruction is UNDEFINED:

• At EL0, and Secure EL1.
• When SCR_EL3.HCE is set to 0.

On executing an HVC instruction, the PE records the exception as a Hypervisor Call exception in ESR_ELx, using
the EC value 0x16, and the value of the immediate argument.

```
|31 30 29 28|27 26 25 24|23 22 21 20|   |   |   5 4 3 2 1 0 |
|1 1 0 1 0 1 0 0 0 0 0| imm16| 0 0 0 1 0|
```

**System variant**

HVC #<imm>

**Decode for this encoding**

bits(16) imm = imm16;

**Assembler symbols**

<imm> is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

**Operation**

```
if !HaveEL(EL2) || PSTATE_EL == EL0 || (PSTATE_EL == EL1 && IsSecure()) then
  UnallocatedEncoding();

hvc_enable = if HaveEL(EL3) then SCR_EL3.HCE else NOT(HCR_EL2.HCD);
if hvc_enable == '0' then
  AArch64.UndefiendFault();
else
  AArch64.CallHypervisor(imm);
```
C6.2.71   IC

Instruction Cache operation. For more information, see A64 system instructions for cache maintenance.

This instruction is an alias of the SYS instruction. This means that:

- The encodings in this description are named to match the encodings of SYS.
- The description of SYS gives the operational pseudocode for this instruction.

System variant

IC <ic_op>{, <Xt>}

is equivalent to

SYS #<op1>, C7, <Cm>, #<op2>{, <Xt>}

and is the preferred disassembly when SysOp(op1,'0111',CRm,op2) == Sys_IC.

Assembler symbols

<ic_op>      Is an IC instruction name, as listed for the IC system instruction pages, encoded in the
            "op1:CRm:op2" field. It can have the following values:
            IALLUIS   when op1 = 000, CRm = 0001, op2 = 000
            IALLU     when op1 = 000, CRm = 0101, op2 = 000
            IVAU      when op1 = 011, CRm = 0101, op2 = 001
            <op1>     Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
            <Cm>      Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
            <op2>     Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
            <Xt>      Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in
                        the "Rt" field.

Operation

The description of SYS gives the operational pseudocode for this instruction.
C6.2.72   ISB

Instruction Synchronization Barrier flushes the pipeline in the PE, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. It ensures that the effects of context changing operations executed before the ISB instruction are visible to the instructions fetched after the ISB. Context changing operations include changing the ASID, TLB maintenance instructions, and all changes to the System registers. In addition, any branches that appear in program order after the ISB instruction are written into the branch prediction logic with the context that is visible after the ISB instruction. This is needed to ensure correct execution of the instruction stream. For more information, see Memory barriers on page B2-87.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 8 7 6 5 4 3 2 1 0 |
| 1 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 1 1 | CRm 1 1 0 1 1 1 1 1 |
```

---

**System variant**

ISB {<option>|<imm>}

**Decode for this encoding**

// Empty.

**Assembler symbols**

- `<option>` Specifies an optional limitation on the barrier operation. Values are:
  - `SY` Full system barrier operation, encoded as CRm = 0b1111. Can be omitted.
  - All other encodings of CRm are reserved. The corresponding instructions execute as full system barrier operations, but must not be relied upon by software.

- `<imm>` Is an optional 4-bit unsigned immediate, in the range 0 to 15, defaulting to 15 and encoded in the "CRm" field.

**Operation**

```
InstructionSynchronizationBarrier();
```
C6.2.73  LDAR

Load-Acquire Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant

Applies when size == 10.

LDAR <Wt>, [<Xn|SP>{,#0}]

64-bit variant

Applies when size == 11.

LDAR <Xt>, [<Xn|SP>{,#0}]

Decode for all variants of this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);

integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

bits(64) address;
bits(elsize) data;
constant integer dbytes = elsize DIV 8;

if n == 31 then
    CheckSPAAlignment();
    address = SP[];
else
    address = X[n];

data = Mem[address, dbytes, AccType_ORDERED];
X[t] = ZeroExtend(data, regsize);
C6.2.74   LDARB

Load-Acquire Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release on page B2-90*. For information about memory accesses, see *Load/Store addressing modes on page C1-128.*

No offset variant

LDARB <wt>, [<Xn|SP>{,#0}]

**Decode for this encoding**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>1 0</td>
<td>0 1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1 (1) (1) (1) (1) (1)</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

**Assembler symbols**

<wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

**Operation**

```plaintext

bits(64) address;
bits(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

data = Mem[address, 1, AccType.ORDERED];
X[t] = ZeroExtend(data, 32);
```

00 0x0 0010001 0x0 1 0x0 (1) (1) (1) (1) (1) 1 (1) (1) (1) (1) Rn Rt
C6.2.75 \textbf{LDARH}

Load-Acquire Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it, and writes it to a register. The instruction also has memory ordering semantics as described in \textit{Load-Acquire, Store-Release} on page B2-90. For information about memory accesses, see \textit{Load/Store addressing modes} on page C1-128.

\begin{verbatim}
[31 30 29 28|27 26 25 24|23 22 21 20] 16|15 14 | 10 9 | 5 4 | 0 | 0 1 0 1 0 0 | 1 1 0 (1) (1) (1) (1) | 1 1 (1) (1) (1) | Rn | Rt
\end{verbatim}

No offset variant

LDARH \texttt{<Wt>, [<Xn|SP>{,#0}]}

\textbf{Decode for this encoding}

integer n = UInt(Rn);
integer t = UInt(Rt);

\textbf{Assembler symbols}

\texttt{<Wt>} Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
\texttt{<Xn|SP>} Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\textbf{Operation}

\begin{verbatim}
bits(64) address;
bits(16) data;
if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
data = Mem[address, 2, AccType_ORDERED];
X[t] = ZeroExtend(data, 32);
\end{verbatim}
C6.2.76   LDAXP

Load-Acquire Exclusive Pair of Registers derives an address from a base register value, loads two 32-bit words or
two 64-bit doublewords from memory, and writes them to two registers. A 32-bit pair requires the address to be
doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be
quadword aligned and is single-copy atomic for each doubleword at doubleword granularity. The PE marks the
physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive
instructions. See Synchronization and semaphores on page B2-108. The instruction also has memory ordering
semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses see
Load/Store addressing modes on page C1-128.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>sz</td>
<td>0 0 1 0 0 1 0 1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>R0</td>
<td>R1</td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when sz == 0.

LDAXP <Wt1>, <Wt2>, [<Xn|SP>{,#0}]

**64-bit variant**

Applies when sz == 1.

LDAXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}]

**Decode for all variants of this encoding**

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);

integer elsize = 32 << UInt(sz);
integer datasize = elsize * 2;

**Notes for all encodings**

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1
Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDAXP on page K1-5484.

**Assembler symbols**

<Wt1>   Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Wt2>   Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xt1>   Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2>   Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP>  Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
Operation

bits(64) address;
bits(datasize) data;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;

if t == t2 then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rt_unknown = TRUE;    // result is UNKNOWN
    when Constraint_UNDEF   UnallocatedEncoding();
    when Constraint_NOP     EndOfInstruction();

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);

if rt_unknown then
  // ConstrainedUNPREDICTABLE case
  X[t] = bits(datasize) UNKNOWN;
elseif elsize == 32 then
  // 32-bit load exclusive pair (atomic)
  data = Mem[address, dbytes, AccType_ORDERED];
  if BigEndian() then
    X[t] = data<datasize-1:elsize>;
    X[t2] = data<elsize-1:0>;
  else
    X[t] = data<elsize-1:0>;
    X[t2] = data<datasize-1:elsize>;
else // elsize == 64
  // 64-bit load exclusive pair (not atomic),
  // but must be 128-bit aligned
  if address != Align(address, dbytes) then
    AArch64.Abort(address, AArch64.AlignmentFault(AccType_ORDERED, FALSE, FALSE));
  X[t] = Mem[address, 8, AccType_ORDERED];
  X[t2] = Mem[address+8, 8, AccType_ORDERED];
LDAXR

Load-Acquire Exclusive Register derives an address from a base register value, loads a 32-bit word or 64-bit
doubleword from memory, and writes it to a register. The memory access is atomic. The PE marks the physical
address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive
instructions. See Synchronization and semaphores on page B2-108. The instruction also has memory ordering
semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses see
Load/Store addressing modes on page C1-128.

32-bit variant

Applies when size == 10.
LDAXR <Wt>, [<Xn|SP>#{,#0}]

64-bit variant

Applies when size == 11.
LDAXR <Xt>, [<Xn|SP>#{,#0}]

Decode for all variants of this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);
integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

bits(64) address;
bits(elsize) data;
constant integer dbytes = elsize DIV 8;
if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);
data = Mem[address, dbytes, AccType.ORDERED];
X[t] = ZeroExt(data, regsize);
C6.2.78   LDAXRB

Load-Acquire Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores on page B2-108. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses see Load/Store addressing modes on page C1-128.

No offset variant

LDAXRB <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);

Assemble symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

bits(64) address;
bits(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, 1);

data = Mem[address, 1, AccType.ORDERED];
X[t] = ZeroExtend(data, 32);
C6.2.79 LDAXRH

Load-Acquire Exclusive Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores* on page B2-108. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release* on page B2-90. For information about memory accesses see *Load/Store addressing modes* on page C1-128.

No offset variant

LDAXRH <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

bits(64) address;
bits(16) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, 2);

data = Mem[address, 2, AccType_ORDERED];
X[t] = ZeroExtend(data, 32);
C6.2.80  LDNP

Load Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers.

For information about memory accesses, see Load/Store addressing modes on page C1-128. For information about Non-temporal pair instructions, see Load/Store Non-temporal Pair on page C3-149.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th></th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>opc</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when opc == 00.

LDNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]

**64-bit variant**

Applies when opc == 10.

LDNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]

**Decode for all variants of this encoding**

// Empty.

**Notes for all encodings**

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDNP on page K1-5484.

**Assembler symbols**

- `<Wt1>`  Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- `<Wt2>`  Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- `<Xt1>`  Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xt2>`  Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<imm>`  For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as `<imm>/4`.  
  For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as `<imm>/8`.

**Shared decode for all encodings**

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc<0> == '1' then UnallocatedEncoding();
```
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bv64 offset = LSL(SignExtend(imm7, 64), scale);

Operation

bits(64) address;
bv(datasize) data1;
bv(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;

if t == t2 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE; // result is UNKNOWN
        when Constraint_UNDEF   UnallocatedEncoding();
        when Constraint_NOP     EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data1 = Mem[address, dbytes, AccType_STREAM];
data2 = Mem[address+dbytes, dbytes, AccType_STREAM];
if rt_unknown then
    data1 = bits(datasize) UNKNOWN;
    data2 = bits(datasize) UNKNOWN;
X[t] = data1;
X[t2] = data2;
C6.2.81   LDP

Load Pair of Registers calculates an address from a base register value and an immediate offset, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. For information about memory accesses, see Load/Store addressing modes on page C1-128.

**Post-index**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x 0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
```

32-bit variant

Applies when \( \text{opc} == 00 \).

LDP \(<Wt1>, <Wt2>, [<Xn|SP>], #imm>\)

64-bit variant

Applies when \( \text{opc} == 10 \).

LDP \(<Xt1>, <Xt2>, [<Xn|SP>], #imm>\)

**Decode for all variants of this encoding**

boolean \( wback = \text{TRUE} \);
boolean \( \text{postindex} = \text{TRUE} \);

**Pre-index**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x 0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
```

32-bit variant

Applies when \( \text{opc} == 00 \).

LDP \(<Wt1>, <Wt2>, [<Xn|SP>, #imm]>!\)

64-bit variant

Applies when \( \text{opc} == 10 \).

LDP \(<Xt1>, <Xt2>, [<Xn|SP>, #imm]>!\)

**Decode for all variants of this encoding**

boolean \( wback = \text{TRUE} \);
boolean \( \text{postindex} = \text{FALSE} \);

**Signed offset**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x 0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
```

---

C6-544   Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.   ARM DDI 0487A.k
Non-Confidential   ID092916
**32-bit variant**
Applies when opc == 00.
LDP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]

**64-bit variant**
Applies when opc == 10.
LDP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]

**Decode for all variants of this encoding**
boolean wback = FALSE;
boolean postindex = FALSE;

**Notes for all encodings**
For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1
*Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDP* on page K1-5484.

**Assembler symbols**
- **<Wt1>** Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- **<Wt2>** Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- **<Xt1>** Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- **<Xt2>** Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- **<Xn|SP>** Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- **<imm>** For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.
For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.
For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/4.
For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

**Shared decode for all encodings**
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();
boolean signed = (opc<0> != '0');
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
b locals(64) offset = LSL(SignExtend(imm7, 64), scale);

**Operation for all encodings**
bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
boolean wb_unknown = FALSE;

if wback && (t == n || t2 == n) && n != 31 then
    Constraint c = ConstrainsUnpredictable();
    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_WBSUPPRESS wback = FALSE;    // writeback is suppressed
        when Constraint_UNKNOWN wb_unknown = TRUE;    // writeback is UNKNOWN
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if t == t2 then
    Constraint c = ConstrainsUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE;    // result is UNKNOWN
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

data1 = Mem[address, dbytes, AccType_NORMAL];
data2 = Mem[address+dbytes, dbytes, AccType_NORMAL];
if rt_unknown then
    data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
if signed then
    X[t] = SignExtend(data1, 64);
    X[t2] = SignExtend(data2, 64);
else
    X[t] = data1;
    X[t2] = data2;

if wback then
    if wb_unknown then
        address = bits(64) UNKNOWN;
    elsif postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
C6.2.82   LDPSW

Load Pair of Registers Signed Word calculates an address from a base register value and an immediate offset, loads two 32-bit words from memory, sign-extends them, and writes them to two registers. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Post-index

\[
\begin{array}{cccc|cccc|c}
\hline
0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & & & & & & & & \\
\end{array}
\]

\(\text{opc} \quad L\)

Post-index variant

LDPSW \(<Xt1>, <Xt2>, [<Xn|SP>], \#<imm>\)

Decode for this encoding

boolean wback = TRUE;
boolean postindex = TRUE;

Pre-index

\[
\begin{array}{cccc|cccc|c}
\hline
0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & & & & & & & & \\
\end{array}
\]

\(\text{opc} \quad L\)

Pre-index variant

LDPSW \(<Xt1>, <Xt2>, [<Xn|SP>, \#<imm>]!\)

Decode for this encoding

boolean wback = TRUE;
boolean postindex = FALSE;

Signed offset

\[
\begin{array}{cccc|cccc|c}
\hline
0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & & & & & & & & \\
\end{array}
\]

\(\text{opc} \quad L\)

Signed offset variant

LDPSW \(<Xt1>, <Xt2>, [<Xn|SP>{, \#<imm>}]\)

Decode for this encoding

boolean wback = FALSE;
boolean postindex = FALSE;

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDPSW on page K1-5485.
**Assembler symbols**

- `<Xt1>` Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xt2>` Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<imm>` For the post-index and pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as `<imm>/4`. For the signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as `<imm>/4`.

**Shared decode for all encodings**

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
bits(64) offset = LSL(SignExtend(imm7, 64), 2);
```

**Operation for all encodings**

```plaintext
bits(64) address;
bits(32) data1;
bits(32) data2;
boolean rt_unknown = FALSE;
boolean wb_unknown = FALSE;

if wback && (t == n || t2 == n) && n != 31 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
        when Constraint_UNKNOWN     wb_unknown = TRUE; // writeback is UNKNOWN
        when Constraint_UNDEF       UnallocatedEncoding();
        when Constraint_NOP         EndOfInstruction();

if t == t2 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE; // result is UNKNOWN
        when Constraint_UNDEF    UnallocatedEncoding();
        when Constraint_NOP      EndOfInstruction();

if n == 31 then
    CheckSPAilignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

data1 = Mem[address, 4, AccType_NORMAL];
data2 = Mem[address+4, 4, AccType_NORMAL];
if rt_unknown then
    data1 = bits(32) UNKNOWN;
data2 = bits(32) UNKNOWN;
X[t] = SignExtend(data1, 64);
X[t2] = SignExtend(data2, 64);
if wback then
    if wb_unknown then
        address = bits(64) UNKNOWN;
```
elsif postindex then
    address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;

C6.2.83   LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see Load/Store addressing modes on page C1-128. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

### Post-index

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 0</td>
<td>0 0 0 1 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| size | opc  | imm9 | 0 1   | Rn   | Rt   |

32-bit variant

Applies when size == 10.

LDR <Wt>, [<Xn|SP>], #<simm>

64-bit variant

Applies when size == 11.

LDR <Xt>, [<Xn|SP>], #<simm>

**Decode for all variants of this encoding**

```java
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

### Pre-index

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 0</td>
<td>0 0 0 1 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| size | opc  | imm9 | 1 1   | Rn   | Rt   |

32-bit variant

Applies when size == 10.

LDR <Wt>, [<Xn|SP>, #<simm>]

64-bit variant

Applies when size == 11.

LDR <Xt>, [<Xn|SP>, #<simm>]

**Decode for all variants of this encoding**

```java
boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```
Unsigned offset

| 31 30 29 28|27 26 25 24|23 22 21 | | | 10 9 | 5 4 | 0 |
|------------------|------------------|------------------|
| 1 x 1 1 1 0 0 1 0 1 | imm12 | Rn | Rt |

**32-bit variant**

Applies when `size == 10`.

LDR <Wt>, [<Xn|SP>{, #<pimm>}]

**64-bit variant**

Applies when `size == 11`.

LDR <Xt>, [<Xn|SP>{, #<pimm>}]

**Decode for all variants of this encoding**

```java
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

**Notes for all encodings**

For information about the **CONSTRAINED UNPREDICTABLE** behavior of this instruction, see Appendix K1, *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDR (immediate)* on page K1-5485.

**Assembler symbols**

- `<Wt>` Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xt>` Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<simm>` Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- `<pimm>` For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as `<pimm>`/4.
  For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as `<pimm>`/8.

**Shared decode for all encodings**

```java
integer n = UInt(Rn);
integer t = UInt(Rt);
integer regsize;
regsize = if size == '11' then 64 else 32;
integer datasize = 8 << scale;
```

**Operation for all encodings**

```java
bits(64) address;
bits(datasize) data;
boolean wb_unknown = FALSE;
if wback && n == t && n != 31 then
    c = ConstrainUnpredictable();
```
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
case c of
  when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
  when Constraint_UNKNOWN      wb_unknown = TRUE;    // writeback is UNKNOWN
  when Constraint_UNDEF       UnallocatedEncoding();
  when Constraint_NOP        EndOfInstruction();
if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
if !postindex then
  address = address + offset;
data = Mem[address, datasize DIV 8, AccType_NORMAL];
X[t] = ZeroExtend(data, regsize);
if wback then
  if wb_unknown then
    address = bits(64) UNKNOWN;
  elsif postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
C6.2.84  LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant
Applies when opc == 00.
LDR <Wt>, <label>

64-bit variant
Applies when opc == 01.
LDR <Xt>, <label>

Decode for all variants of this encoding

integer t = UInt(Rt);
MemOp memop = MemOp_LOAD;
boolean signed = FALSE;
integer size;
bits(64) offset;
case opc of
when '00'
    size = 4;
when '01'
    size = 8;
when '10'
    size = 4;
signed = TRUE;
when '11'
    memop = MemOp_PREFETCH;
offset = SignExtend(imm19:'00', 64);

Assemble symbols

<Wt>  Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
<Xt>  Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
<label>  Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

Operation
bits(64) address = PC[] + offset;
bits(size*8) data;
case memop of
    when MemOp_LOAD
        data = Mem[address, size, AccType_NORMAL];
        if signed then
X[t] = SignExtend(data, 64);
else
   X[t] = data;

when MemOp_PREFETCH
   Prefetch(address, t<4:0>);
C6.2.85 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant

Applies when size == 10.

LDR <Wt>, [<Xn|SP>, (<Wm>|<Xm>)], {<extend> {<amount>}}]

64-bit variant

Applies when size == 11.

LDR <Xt>, [<Xn|SP>, (<Wm>|<Xm>)], {<extend> {<amount>}}]

Decode for all variants of this encoding

integer scale = UInt(size);
if option<1> == '0' then UnallocatedEncoding(); // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted, encoded in the "option" field. It can have the following values:
UXTW when option == 010
LSL when option == 011
SXTW when option == 110
SXTX when option == 111
<amount> For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
#0 when S = 0
#2 when S = 1
For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

<table>
<thead>
<tr>
<th>#</th>
<th>Value</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>#0</td>
<td>when S = 0</td>
<td></td>
</tr>
<tr>
<td>#3</td>
<td>when S = 1</td>
<td></td>
</tr>
</tbody>
</table>

### Shared decode for all encodings

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
integer regsize;

regsize = if size == '11' then 64 else 32;
integer datasize = 8 << scale;
```

### Operation

```plaintext
bits(64) offset = ExtendReg(m, extend_type, shift);
bits(64) address;
bits(datasize) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data = Mem[address, datasize DIV 8, AccType_NORMAL];
X[t] = ZeroExtend(data, regsize);
```
C6.2.86   LDRB (immediate)

Load Register Byte (immediate) loads a byte from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

**Post-index**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0 0 0 0 1</td>
<td>imm9</td>
<td>0 1</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

**Post-index variant**

LDRB <Wt>, [<Xn|SP>], #<imm>

**Decode for this encoding**

boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);

**Pre-index**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0 0 0 0 1</td>
<td>imm9</td>
<td>1 1</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

**Pre-index variant**

LDRB <Wt>, [<Xn|SP>], #<imm>!

**Decode for this encoding**

boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);

**Unsigned offset**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0 0 1 0</td>
<td>imm12</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Unsigned offset variant**

LDRB <Wt>, [<Xn|SP>{, #pimm}]

**Decode for this encoding**

boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 0);
Notes for all encodings

For information about the CONstrained UNpredictable behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDRB (immediate) on page K1-5486.

Assembler symbols

\(<Wt>\) Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

\(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<\text{simm}>\) Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

\(<\text{pimm}>\) Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

Shared decode for all encodings

```plaintext
integer n = UINT(Rn);
integer t = UINT(Rt);
```

Operation for all encodings

```plaintext
bits(64) address;
bits(8) data;
boolean wb_unknown = FALSE;

if wback && n == t && n != 31 then
    c = ConstrainUnpredictable();
    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

data = Mem[address, 1, AccType_NORMAL];
X[t] = ZeroExtend(data, 32);

if wback then
    if wb_unknown then
        address = bits(64) UNKNOWN;
    elsif postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
```

_iss10775

_iss10775
C6.2.87  LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Extended register variant
Applies when option != 011.
LDRB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}] 

Shifted register variant
Applies when option == 011.
LDRB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}] 

Decode for all variants of this encoding
if option<1> == '0' then UnallocatedEncoding(); // sub-word index
ExtendType extend_type = DecodeRegExtend(option);

Assembler symbols
<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend> Is the index extend specifier, encoded in the "option" field. It can have the following values:
UXTW when option = 010
SXTW when option = 110
SXTX when option = 111
<amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

Shared decode for all encodings
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);

Operation
bits(64) offset = ExtendReg(m, extend_type, 0);
bits(64) address;
bits(8) data;
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data = Mem[address, 1, AccType_NORMAL];
X[t] = ZeroExtend(data, 32);
### C6.2.88 LDRH (immediate)

Load Register Halfword (immediate) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

#### Post-index

![Instruction Format](#)

- **Opcode**: 011100010
- **Register**: Rn
- **Immediate**: imm9
- **Immediate Calculation**: SignExtend(imm9, 64)

**Decode for this encoding**

```plaintext
boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index

![Instruction Format](#)

- **Opcode**: 011100011
- **Register**: Rn
- **Immediate**: imm9
- **Immediate Calculation**: LSL(ZeroExtend(imm12, 64), 1)

**Decode for this encoding**

```plaintext
boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 1);
```

#### Unsigned offset

![Instruction Format](#)

- **Opcode**: 011100100
- **Register**: Rn
- **Immediate**: imm12

**Decode for this encoding**

```plaintext
boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 1);
```
Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDRH (immediate) on page K1-5486.

Assembler symbols

<\textit{Wt}> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<\textit{Xn}|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<\textit{simm}> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

<\textit{pimm}> Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <\textit{pimm}>/2.

Shared decode for all encodings

\begin{verbatim}
integer n = UInt(Rn);
integer t = UInt(Rt);

Operation for all encodings

bits(64) address;
bits(16) data;
boolean wb_unknown = FALSE;

if wback && n == t && n != 31 then
    c = ConstrainUnpredictable();
    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_WBSUPPRESS wback = FALSE;    // writeback is suppressed
        when Constraint_UNKNOWN    wb_unknown = TRUE;    // writeback is UNKNOWN
        when Constraint_UNDEF      UnallocatedEncoding();
        when Constraint_NOP        EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

data = Mem[address, 2, AccType_NORMAL];
X[t] = ZeroExtend(data, 32);

if wback then
    if wb_unknown then
        address = bits(64) UNKNOWN;
    elsif postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
\end{verbatim}
C6.2.89  LDRH (register)

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

### 32-bit variant

LDRH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]

#### Decode for this encoding

if option<1> == '0' then UnallocatedEncoding();  // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then 1 else 0;

#### Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in the "option" field. It can have the following values:
- UXTW when option = 010
- LSL when option = 011
- SXTW when option = 110
- SXTX when option = 111
<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. If it is encoded in the “S” field. It can have the following values:
- #0 when S = 0
- #1 when S = 1

#### Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);

#### Operation

bits(64) offset = ExtendReg(m, extend_type, shift);
bits(64) address;
bits(16) data;
if n == 31 then
  CheckSPA\(\text{Alignment}\);\n  address = SP[\];
else
  address = X[n];\n
address = address + offset;\n\ndata = Mem[address, 2, AccType_\text{NORMAL}];\nX[t] = \text{ZeroExtend}(data, 32);
C6.2.90   **LDRSB (immediate)**

Load Register Signed Byte (immediate) loads a byte from memory, sign-extends it to either 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

**Post-index**

\[
\begin{array}{cccccccccc}
| & | & | & | & | & | & | & | & |
\end{array}
\]

<p>| | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>imm9</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when \( \text{opc} = 11 \).

\[\text{LDRSB } <Wt>, [<Xn|SP>], #<simm>\]

**64-bit variant**

Applies when \( \text{opc} = 10 \).

\[\text{LDRSB } <Xt>, [<Xn|SP>], #<simm>\]

**Decode for all variants of this encoding**

```java
boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);
```

**Pre-index**

\[
\begin{array}{cccccccccc}
| & | & | & | | & | | | |
\end{array}
\]

<p>| | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when \( \text{opc} = 11 \).

\[\text{LDRSB } <Wt>, [<Xn|SP>], #<simm>!\]

**64-bit variant**

Applies when \( \text{opc} = 10 \).

\[\text{LDRSB } <Xt>, [<Xn|SP>], #<simm>!\]

**Decode for all variants of this encoding**

```java
boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);
```

**Unsigned offset**

\[
\begin{array}{cccccccccc}
| & | & | & | | & | | | |
\end{array}
\]

<p>| | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>imm12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
32-bit variant
Applies when opc == 11.
LDRSB <Wt>, [<Xn|SP>{, #<pimm>}]

64-bit variant
Applies when opc == 10.
LDRSB <Xt>, [<Xn|SP>{, #<pimm>}]

Decode for all variants of this encoding
boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 0);

Notes for all encodings
For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDRSB (immediate) on page K1-5486.

Assembler symbols
<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
<pimm> Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

Shared decode for all encodings
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
  // store or zero-extending load
  memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
  regsize = 32;
  signed = FALSE;
else
  // sign-extending load
  memop = MemOp_LOAD;
  regsize = if opc<0> == '1' then 32 else 64;
  signed = TRUE;

Operation for all encodings
bits(64) address;
bits(8) data;
boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
if memop == MemOp_LOAD && wback && n == t && n != 31 then
  c = ConstrainUnpredictable();
  assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
case c of
  when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
  when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
  when Constraint_UNDEF UnallocatedEncoding();
  when Constraint_NOP EndOfInstruction();

if memop == MemOp_STORE && wback && n == t && n != 31 then
  c = ConstrainUnpredictable();
  assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_NONE rt_unknown = FALSE; // value stored is original value
    when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();

if n == 31 then
  if memop != MemOp_PREFETCH then CheckSPAlignment();
  address = SP[];
else
  address = X[n];

if !postindex then
  address = address + offset;

case memop of
  when MemOp_STORE
    if rt_unknown then
      data = bits(8) UNKNOWN;
    else
      data = X[t];
      Mem[address, 1, AccType_NORMAL] = data;
  when MemOp_LOAD
    data = Mem[address, 1, AccType_NORMAL];
    if signed then
      X[t] = SignExtend(data, regsize);
    else
      X[t] = ZeroExtend(data, regsize);
  when MemOp_PREFETCH
    Prefetch(address, t<4:0>);

if wback then
  if wb_unknown then
    address = bits(64) UNKNOWN;
  elsif postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
C6.2.91   LDRSB (register)

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, sign-extends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit with extended register offset variant
Applies when opc == 11 && option != 011.
LDRSB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]  

32-bit with shifted register offset variant
Applies when opc == 11 && option == 011.
LDRSB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}]  

64-bit with extended register offset variant
Applies when opc == 10 && option != 011.
LDRSB <Xt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]  

64-bit with shifted register offset variant
Applies when opc == 10 && option == 011.
LDRSB <Xt>, [<Xn|SP>, <Xm>{, LSL <amount>}]  

Decode for all variants of this encoding
if option<2> == '0' then UnallocatedEncoding();    // sub-word index
ExtType extend_type = DecodeRegExtend(option);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend> Is the index extend specifier, encoded in the "option" field. It can have the following values:
UXTW when option = 010
SXTW when option = 110
SXTX when option = 111
<amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.
Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
MemOp memop;
boolean signed;
integer regsize;

if opc<1> == '0' then
  // store or zero-extending load
  memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
  regsize = 32;
  signed = FALSE;
else
  // sign-extending load
  memop = MemOp_LOAD;
  regsize = if opc<0> == '1' then 32 else 64;
  signed = TRUE;

Operation

bits(64) offset = ExtendReg(m, extend_type, 0);
bits(64) address;
bits(8) data;

if n == 31 then
  if memop != MemOp_PREFETCH then CheckSPAlignment();
  address = SP[];
else
  address = X[n];

address = address + offset;

case memop of
  when MemOp_STORE
    data = X[t];
    Mem[address, 1, AccType_NORMAL] = data;
  when MemOp_LOAD
    data = Mem[address, 1, AccType_NORMAL];
    if signed then
      X[t] = SignExtend(data, regsize);
    else
      X[t] = ZeroExtend(data, regsize);
  when MemOp_PREFETCH
    Prefetch(address, t<4:0>);
C6.2.92   LDRSH (immediate)

Load Register Signed Halfword (immediate) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Post-index

| 31 30 29 28|27 26 25 24|23 22 21 20| | | | 12|11 10 9 | | 5 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | x | 0 | | imm9 | 0 | 1 | Rn | Rt |

32-bit variant

Applies when opc == 11.

LDRSH <Wt>, [<Xn|SP>], #<simm>

64-bit variant

Applies when opc == 10.

LDRSH <Xt>, [<Xn|SP>], #<simm>

Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);

Pre-index

| 31 30 29 28|27 26 25 24|23 22 21 20| | | | 12|11 10 9 | | 5 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | x | 0 | | imm9 | 1 | 1 | Rn | Rt |

32-bit variant

Applies when opc == 11.

LDRSH <Wt>, [<Xn|SP>, #<simm>]

64-bit variant

Applies when opc == 10.

LDRSH <Xt>, [<Xn|SP>, #<simm>]

Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);

Unsigned offset

| 31 30 29 28|27 26 25 24|23 22 21| | | | 10 |9 | | 5 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | x | | | imm12 | Rn | Rt |
32-bit variant

Applies when opc == 11.
LDRSH <Wt>, [<Xn|SP>{, #<pimm>}]

64-bit variant

Applies when opc == 10.
LDRSH <Xt>, [<Xn|SP>{, #<pimm>}]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 1);

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDRSH (immediate) on page K1-5487.

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
<pimm> Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
  // store or zero-extending load
  memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
  regsize = 32;
  signed = FALSE;
else
  // sign-extending load
  memop = MemOp_LOAD;
  regsize = if opc<0> == '1' then 32 else 64;
  signed = TRUE;

Operation for all encodings

bits(64) address;
bits(16) data;
boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
if memop == MemOp_LOAD && wback && n == t && n != 31 then
  c = ConstrainUnpredictable();
assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};

case c of
  when Constraint_WBSUPPRESS wback = FALSE;    // writeback is suppressed
  when Constraint_UNKNOWN    wb_unknown = TRUE;    // writeback is UNKNOWN
  when Constraint_UNDEF      UnallocatedEncoding();
  when Constraint_NOP        EndOfInstruction();

if memop == MemOp_STORE && wback && n == t && n != 31 then
  c = ConstrainUnpredictable();

assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};

case c of
  when Constraint_NONE    rt_unknown = FALSE;    // value stored is original value
  when Constraint_UNKNOWN rt_unknown = TRUE;    // value stored is UNKNOWN
  when Constraint_UNDEF   UnallocatedEncoding();
  when Constraint_NOP     EndOfInstruction();

if n == 31 then
  if memop != MemOp_PREFETCH then CheckSPAlignment();
  address = SP[];
else
  address = X[n];

if !postindex then
  address = address + offset;

case memop of
  when MemOp_STORE
    if rt_unknown then
      data = bits(16) UNKNOWN;
    else
      data = X[t];
      Mem[address, 2, AccType_NORMAL] = data;
  when MemOp_LOAD
    data = Mem[address, 2, AccType_NORMAL];
    if signed then
      X[t] = SignExtend(data, regsize);
    else
      X[t] = ZeroExtend(data, regsize);
  when MemOp_PREFETCH
    Prefetch(address, t<4:0>);

if wback then
  if wb_unknown then
    address = bits(64) UNKNOWN;
  elsif postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
LDRSH (register)

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses see Load/Store addressing modes on page C1-128.

32-bit variant

Applies when opc == 11.

LDRSH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]

64-bit variant

Applies when opc == 10.

LDRSH <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]

Decode for all variants of this encoding

if option<2> == '0' then UnallocatedEncoding();  // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then 1 else 0;

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in the "option" field. It can have the following values:
UXTW when option = 010
LSL when option = 011
SXTW when option = 110
SXTX when option = 111

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
#0 when S = 0
#1 when S = 1
Shared decode for all encodings

integer \( n = \text{UInt}(\text{Rn}) \);
integer \( t = \text{UInt}(\text{Rt}) \);
integer \( m = \text{UInt}(\text{Rm}) \);
MemOp \( \text{memop} \);
boolean \( \text{signed} \);
integer \( \text{regsize} \);

if \( \text{opc}[] == '0' \) then
  // store or zero-extending load
  \( \text{memop} = \text{if opc}<0> == '1' \) then MemOp\_LOAD else MemOp\_STORE;
  \( \text{regsize} = 32; \)
  \( \text{signed} = \text{FALSE}; \)
else
  // sign-extending load
  \( \text{memop} = \text{MemOp\_LOAD}; \)
  \( \text{regsize} = \text{if opc}<0> == '1' \) then 32 else 64;
  \( \text{signed} = \text{TRUE}; \)

Operation

bits(64) \( \text{offset} = \text{ExtendReg}(m, \text{extend\_type}, \text{shift}); \)
bits(64) \( \text{address}; \)
bits(16) \( \text{data}; \)

if \( n == 31 \) then
  if \( \text{memop} \neq \text{MemOp\_PREFETCH} \) then \( \text{CheckSPAlignment}(); \)
  \( \text{address} = \text{SP}[]; \)
else
  \( \text{address} = X[n]; \)

\( \text{address} = \text{address} + \text{offset}; \)

case \( \text{memop} \) of
  when \( \text{MemOp\_STORE} \)
    \( \text{data} = X[t]; \)
    \( \text{Mem}[\text{address}, 2, \text{AccType\_NORMAL}] = \text{data}; \)
  when \( \text{MemOp\_LOAD} \)
    \( \text{data} = \text{Mem}[\text{address}, 2, \text{AccType\_NORMAL}]; \)
    if \( \text{signed} \) then
      \( X[t] = \text{SignExtend}(\text{data}, \text{regsize}); \)
    else
      \( X[t] = \text{ZeroExtend}(\text{data}, \text{regsize}); \)
  when \( \text{MemOp\_PREFETCH} \)
    \( \text{Prefetch}(\text{address}, t<4:0>); \)
C6.2.94   LDRSW (immediate)

Load Register Signed Word (immediate) loads a word from memory, sign-extends it to 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Post-index

LDRSW <Xt>, [<Xn|SP>], #<simm>

Decode for this encoding

boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);

Pre-index

LDRSW <Xt>, [<Xn|SP>, #<simm>]

Decode for this encoding

boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);

Unsigned offset

LDRSW <Xt>, [<Xn|SP>{, #<pimm}>]

Decode for this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 2);
Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDRSW (immediate) on page K1-5487.

Assembler symbols

\(<Xt>\) Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

\(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<\text{simm}>\) Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

\(<\text{pimm}>\) Is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as \(<\text{pimm}>/4\).

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation for all encodings

bits(64) address;
bits(32) data;
boolean wb_unknown = FALSE;

if wback && n == t && n != 31 then
  c = ConstrainUnpredictable();
  assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];

if !postindex then
  address = address + offset;

data = Mem[address, 4, AccType_NORMAL];
X[t] = SignExtend(data, 64);
if wback then
  if wb_unknown then
    address = bits(64) UNKNOWN;
  elsif postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
C6.2.95  **LDRSW (literal)**

Load Register Signed Word (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

```
31 30 29 28|27 26 25 24|23 | | | 5 4 | 0 |
0 0 1 1 | 0 0 | imm19 |
Rt

 OPC

**Literal variant**

LDRSW <Xt>, <label>

**Decode for this encoding**

integer t = UInt(Rt);  
bits(64) offset;  
offset = SignExtend(imm19:'00', 64);

**Assembler symbols**

<Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.  
<label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

**Operation**

bits(64) address = PC[] + offset;  
bits(32) data;  
data = Mem[address, 4, AccType_NORMAL];  
X[t] = SignExtend(data, 64);
C6.2.96   LDRSW (register)

Load Register Signed Word (register) calculates an address from a base register value and an offset register value, loads a word from memory, sign-extends it to form a 64-bit value, and writes it to a register. The offset register value can be shifted left by 0 or 2 bits. For information about memory accesses, see Load/Store addressing modes on page C1-128.

### 64-bit variant

LDRSW <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount}>}}]

#### Decode for this encoding

if option<1> == '0' then UnallocatedEncoding();    // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then 2 else 0;

#### Assembler symbols

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in the "option" field. It can have the following values:
  - UXTW when option = 010
  - LSL when option = 011
  - SXTW when option = 110
  - SXTX when option = 111
- <amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
  - #0 when S = 0
  - #2 when S = 1

#### Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);

**Operation**

bits(64) offset = ExtendReg(m, extend_type, shift);
bits(64) address;
bits(32) data;
if \( n = 31 \) then
   \( \text{CheckSPAlignment}(); \)
   address = \( \text{SP}[] \);
else
   address = \( \text{X}[n] \);

address = address + offset;

data = Mem[address, 4, AccType_NORMAL];
\( \text{X}[t] = \text{SignExtend} \( \text{data}, 64 \) \);
C6.2.97   LDTR

Load Register (unprivileged) loads a word or doubleword from memory, and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

32-bit variant
Applies when size == 10.

LDTR <Wt>, [<Xn|SP>{, #<simm>}]

64-bit variant
Applies when size == 11.

LDTR <Xt>, [<Xn|SP>{, #<simm>}]

**Decode for all variants of this encoding**

integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);

**Assembler symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

**Shared decode for all encodings**

integer n = UInt(Rn);
integer t = UInt(Rt);
integer regsize;
regsize = if size == '11' then 64 else 32;
integer datasize = 8 << scale;

**Operation**

bits(64) address;
bits(datasize) data;

if n == 31 then
    CheckSPAAlignment();
    address = SP[];
else
    address = X[n];
address = address + offset;

data = Mem[address, datasize DIV 8, AccType_UNPRIV];
X[t] = ZeroExtend(data, regsize);
C6.2.98   LDTRB

Load Register Byte (unprivileged) loads a byte from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant

LDTRB <Wt>, [<Xn|SP>{, #<simm>}]  

Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
address = address + offset;

data = Mem[address, 1, AccType_UNPRIV];
X[t] = ZeroExtend(data, 32);
C6.2.99   LDTRH

Load Register Halfword (unprivileged) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant

LDTRH <Wt>, [<Xn|SP>{, #<simm>}]

Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt>         Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP>      Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm>      Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(16) data;

if n == 31 then
  CheckSPAignment();
  address = SP[];
else
  address = X[n];

address = address + offset;
data = Mem[address, 2, AccType_UNPRIV];
X[t] = ZeroExtend(data, 32);
C6.2.100   LDTRSB

Load Register Signed Byte (unprivileged) loads a byte from memory, sign-extends it to 32 bits or 64 bits, and writes
the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission
is for the Exception level at which the instruction is executed. For information about memory accesses, see
Load/Store addressing modes on page C1-128.

32-bit variant

Applies when opc == 11.

LDTRSB <Wt>, [<Xn|SP>{, #<simm>}]

64-bit variant

Applies when opc == 10.

LDTRSB <Xt>, [<Xn|SP>{, #<simm>}]

Decode for all variants of this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded
in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;

if opc<1> == '0' then
  // store or zero-extending load
  memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
  regsize = 32;
  signed = FALSE;
else
  // sign-extending load
  memop = MemOp_LOAD;
  regsize = if opc<0> == '1' then 32 else 64;
  signed = TRUE;
Operation

bits(64) address;
bits(8) data;

if n == 31 then
  if memop != MemOp_PREFETCH then CheckSPAlignment();
  address = SP[];
else
  address = X[n];

address = address + offset;

case memop of
  when MemOp_STORE
    data = X[t];
    Mem[address, 1, AccType_UNPRIV] = data;
  when MemOp_LOAD
    data = Mem[address, 1, AccType_UNPRIV];
    if signed then
      X[t] = SignExtend(data, regsize);
    else
      X[t] = ZeroExtend(data, regsize);
  when MemOp_PREFETCH
    Prefetch(address, t<4:0>);
C6.2.101   LDTRSH

Load Register Signed Halfword (unprivileged) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant
Applies when \( \text{opc} = 11 \).
LDTRSH \(<Wt>, [<Xn|SP>\{, \#<simm>\}]\)

64-bit variant
Applies when \( \text{opc} = 10 \).
LDTRSH \(<Xt>, [<Xn|SP>\{, \#<simm>\}]\)

Decode for all variants of this encoding
bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

\(<Wt>\) Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

\(<Xt>\) Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

\(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<\text{simm}>\) Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
    // store or zero-extending load
    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
    regsize = 32;
    signed = FALSE;
else
    // sign-extending load
    memop = MemOp_LOAD;
    regsize = if opc<0> == '1' then 32 else 64;
    signed = TRUE;
Operation

bits(64) address;
bits(16) data;

if n == 31 then
    if memop != MemOp_PREFETCH then CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

case memop of
    when MemOp_STORE
        data = X[t];
        Mem[address, 2, AccType_UNPRIV] = data;

    when MemOp_LOAD
        data = Mem[address, 2, AccType_UNPRIV];
        if signed then
            X[t] = SignExtend(data, regsize);
        else
            X[t] = ZeroExtend(data, regsize);

    when MemOp_PREFETCH
        Prefetch(address, t<4:0>);
C6.2.102   LDTRSW

Load Register Signed Word (unprivileged) loads a word from memory, sign-extends it to 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant

LDTRSW <Xt>, [<Xn|SP>{, #<simm>}]

Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(32) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
address = address + offset;

data = Mem[address, 4, AccType_UNPRIV];
X[t] = SignExtend(data, 64);
C6.2.103   LDUR

Load Register (unscaled) calculates an address from a base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant
Applies when size == 10.
LDUR <Wt>, [<Xn|SP>{, #<simm>}]  

64-bit variant
Applies when size == 11.
LDUR <Xt>, [<Xn|SP>{, #<simm>}]  

Decode for all variants of this encoding

integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);  

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer regsize;
regsize = if size == '11' then 64 else 32;
integer datasize = 8 << scale;

Operation

bits(64) address;
bits(datasize) data;

if n == 31 then
   CheckSPAlignment();
   address = SP[];
else
   address = X[n];
address = address + offset;
data = Mem[address, datasize DIV 8, AccType_NORMAL];
X[t] = ZeroExtend(data, regsize);
C6.2.104  LDURB

Load Register Byte (unscaled) calculates an address from a base register and an immediate offset, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

### Unscaled offset variant

LDURB <Wt>, [<Xn|SP>{, #<simm>}]  

#### Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

#### Assembler symbols

- `<Wt>` Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<simm>` Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared decode for all encodings

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(8) data;
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
address = address + offset;
data = Mem[address, 1, AccType_NORMAL];
X[t] = ZeroExtend(data, 32);
```
C6.2.105  LDURH

Load Register Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant

LDURH <Wt>, [<Xn|SP>{, #<simm>}]

Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(16) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data = Mem[address, 2, AccType_NORMAL];
X[t] = ZeroExtend(data, 32);
C6.2.106 \textbf{LDURSB}

Load Register Signed Byte (unscaled) calculates an address from a base register and an immediate offset, loads a signed byte from memory, sign-extends it, and writes it to a register. For information about memory accesses, see \textit{Load/Store addressing modes on page C1-128.}

32-bit variant

 Applies when \(\text{opc} == 11\).

\texttt{LDURSB \langle Wt\rangle, [\langle Xn\rangle\{, \#\langle simm\rangle\}]}

64-bit variant

 Applies when \(\text{opc} == 10\).

\texttt{LDURSB \langle Xt\rangle, [\langle Xn\rangle\{, \#\langle simm\rangle\}]}

\textbf{Decode for all variants of this encoding}

\texttt{bits(64) offset = SignExtend(imm9, 64);}

\textbf{Assembler symbols}

\texttt{\langle Wt\rangle} Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

\texttt{\langle Xt\rangle} Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

\texttt{\langle Xn\rangle\{SP\}} Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\texttt{\langle simm\rangle} Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

\textbf{Shared decode for all encodings}

\begin{verbatim}
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
  // store or zero-extending load
  memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
  regsize = 32;
  signed = FALSE;
else
  // sign-extending load
  memop = MemOp_LOAD;
  regsize = if opc<0> == '1' then 32 else 64;
  signed = TRUE;
\end{verbatim}
Operation

bits(64) address;
bits(8) data;

if n == 31 then
    if memop != MemOp_PREFETCH then CheckSPAlignment();
    address = SP[ ];
else
    address = X[n];

address = address + offset;

case memop of
    when MemOp_STORE
        data = X[t];
        Mem[address, 1, AccType_NORMAL] = data;
    when MemOp_LOAD
        data = Mem[address, 1, AccType_NORMAL];
        if signed then
            X[t] = SignExtend(data, regsize);
        else
            X[t] = ZeroExtend(data, regsize);
    when MemOp_PREFETCH
        Prefetch(address, t<4:0>);
C6.2.107 LDURSH

Load Register Signed Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a signed halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when opc == 11.

LDURSH <Wt>, [<Xn|SP>{, #<simm>}]

**64-bit variant**

Applies when opc == 10.

LDURSH <Xt>, [<Xn|SP>{, #<simm>}]

**Decode for all variants of this encoding**

bits(64) offset = SignExtend(imm9, 64);

**Assembler symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

**Shared decode for all encodings**

integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;
if opc<3> == '0' then
  // store or zero-extending load
  memop = if opc<2> == '1' then MemOp_LOAD else MemOp_STORE;
  regsize = 32;
  signed = FALSE;
else
  // sign-extending load
  memop = MemOp_LOAD;
  regsize = if opc<2> == '1' then 32 else 64;
  signed = TRUE;
Operation

bits(64) address;
bits(16) data;

if n == 31 then
    if memop != MemOp_PREFETCH then CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

case memop of
    when MemOp_STORE
        data = X[t];
        Mem[address, 2, AccType_NORMAL] = data;
    when MemOp_LOAD
        data = Mem[address, 2, AccType_NORMAL];
        if signed then
            X[t] = SignExtend(data, regsize);
        else
            X[t] = ZeroExtend(data, regsize);
    when MemOp_PREFETCH
        Prefetch(address, t<4:0>);
C6.2.108   LDURSW

Load Register Signed Word (unscaled) calculates an address from a base register and an immediate offset, loads a signed word from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes* on page C1-128.

Unscaled offset variant

LDURSW <Xt>, [<Xn|SP>{, #<simm>}]

Decode for this encoding

\[
\begin{array}{cccccccccc}
\text{bits}(64) \text{ offset} &=& \text{SignExtend}(\text{imm9}, 64); \\
\end{array}
\]

Assembler symbols

<\text{Xt}> \quad \text{Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.}

<\text{Xn}\mid\text{SP}> \quad \text{Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.}

<\text{simm}> \quad \text{Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.}

Shared decode for all encodings

\[
\begin{align*}
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } t &= \text{UInt}(Rt); \\
\end{align*}
\]

Operation

\[
\begin{align*}
\text{bits}(64) \text{ address} &=; \\
\text{bits}(32) \text{ data} &=; \\
\text{if } n == 31 \text{ then} \\
& \quad \text{CheckSPAlignment}(); \\
& \quad \text{address} = \text{SP}[]; \\
\text{else} \\
& \quad \text{address} = \text{X}[n]; \\
\text{address} &= \text{address} + \text{offset}; \\
\text{data} &= \text{Mem}[\text{address}, 4, \text{AccType_NORMAL}]; \\
\text{X}[t] &= \text{SignExtend}(\text{data}, 64); \\
\end{align*}
\]
### LDXP

Load Exclusive Pair of Registers derives an address from a base register value, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and is single-copy atomic for each doubleword at doubleword granularity. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See [Synchronization and semaphores](#) on page B2-108. For information about memory accesses see [Load/Store addressing modes](#) on page C1-128.

#### 32-bit variant

Applies when \(sz = 0\).

LDXP \(<Wt1>, <Wt2>, [<Xn|SP>{,#0}]\)

#### 64-bit variant

Applies when \(sz = 1\).

LDXP \(<Xt1>, <Xt2>, [<Xn|SP>{,#0}]\)

**Decode for all variants of this encoding**

- integer \(n = \text{UInt}(Rn)\);
- integer \(t = \text{UInt}(Rt)\);
- integer \(t2 = \text{UInt}(Rt2)\);
- integer \(elsize = 32 \ll \text{UInt}(sz)\);
- integer \(datasize = elsize \times 2\);

#### Notes for all encodings

For information about the CONstrained UNPredictable behavior of this instruction, see Appendix K1 [Architectural Constraints on UNPREDICTABLE behaviors](#), and particularly \(LDXP\) on page K1-5487.

#### Assembler symbols

- \(<Wt1>\) Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Wt2>\) Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- \(<Xt1>\) Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Xt2>\) Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- \(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

#### Operation

- bits(64) address;
- bits(datasize) data;
- constant integer \(dbytes = \text{datasize} \div 8\);
boolean rt_unknown = FALSE;

if t == t2 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE;    // result is UNKNOWN
        when Constraint_UNDEF   UnallocatedEncoding();
        when Constraint_NOP     EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);

if rt_unknown then
    // ConstrainedUNPREDICTABLE case
    X[t] = bits(datasize) UNKNOWN;
elsif elsize == 32 then
    // 32-bit load exclusive pair (atomic)
    data = Mem[address, dbytes, AccType_ATOMIC];
    if BigEndian() then
        X[t] = data<datasize-1:elsize>;
        X[t2] = data<elsize-1:0>;
    else
        X[t] = data<elsize-1:0>;
        X[t2] = data<datasize-1:elsize>;
else // elsize == 64
    // 64-bit load exclusive pair (not atomic),
    // but must be 128-bit aligned
    if address != Align(address, dbytes) then
        AArch64.Abort(address, AArch64.AlignmentFault(AccType_ATOMIC, FALSE, FALSE));
    X[t] = Mem[address, 8, AccType_ATOMIC];
    X[t2] = Mem[address+8, 8, AccType_ATOMIC];
**C6.2.110 LDXR**

Load Exclusive Register derives an address from a base register value, loads a 32-bit word or a 64-bit doubleword from memory, and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores on page B2-108*. For information about memory accesses see *Load/Store addressing modes on page C1-128*.

**32-bit variant**

Applies when size == 10.

LDXR <Wt>, [<Xn|SP>{,#0}]

**64-bit variant**

Applies when size == 11.

LDXR <Xt>, [<Xn|SP>{,#0}]

**Decode for all variants of this encoding**

integer n = UInt(Rn);
integer t = UInt(Rt);

integer elsize = 8 << UInt(size);
integer regsize = if elsize == 64 then 64 else 32;

**Assembler symbols**

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

**Operation**

bits(64) address;
bits(elsize) data;
constant integer dbytes = elsize DIV 8;

if n == 31 then
    CheckSAlignment();
    address = SP[];
else
    address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, dbytes);

data = Mem[address, dbytes, AccType_ATOMIC];
X[t] = ZeroExtend(data, regsize);
C6.2.111   **LDXRB**

Load Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores* on page B2-108. For information about memory accesses see *Load/Store addressing modes* on page C1-128.

```
<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>16 15 14</th>
<th>10  9</th>
<th>5  4</th>
<th>0</th>
</tr>
</thead>
</table>
0 0 0 0 1 0 0 0 1 0 | 1 | (1)(1)(1)(1)(1) | 0 | (1)(1)(1)(1)(1) |
size L Rs o0 Rt2
```

**No offset variant**

LDXRB <wt>, [<Xn|SP>{,#0}]

**Decode for this encoding**

integer n = UInt(Rn);
integer t = UInt(Rt);

**Assembler symbols**

<wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

**Operation**

bits(64) address;
bits(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.
AArch64.SetExclusiveMonitors(address, 1);

data = Mem[address, 1, AccType_ATOMIC];
X[t] = ZeroExtend(data, 32);
C6.2.112   **LDXRH**

Load Exclusive Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores* on page B2-108. For information about memory accesses see *Load/Store addressing modes* on page C1-128.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 1 0 0</td>
<td>0 1 0 1 1 1 1 1 0</td>
<td>1 1 1 1 1 1 1</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**No offset variant**

**LDXRH** <\textit{\texttt{wt}}>, [<\textit{\texttt{Xn|SP}}>,{,#0}]

**Decode for this encoding**

\begin{align*}
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } t &= \text{UInt}(Rt);
\end{align*}

**Assembler symbols**

\begin{align*}
<\textit{\texttt{wt}}> & \quad \text{Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.} \\
<\textit{\texttt{Xn|SP}}> & \quad \text{Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.}
\end{align*}

**Operation**

\begin{align*}
\text{bits(64) address; } \\
\text{bits(16) data; } \\
\text{if } n == 31 \text{ then } \\
\text{\quad CheckSPA\text{ignment}();} \\
\text{\quad address = SP[];} \\
\text{else } \\
\text{\quad address = X[n]; } \\
\text{\quad // Tell the Exclusive Monitors to record a sequence of one or more atomic} \\
\text{\quad // memory reads from virtual address range [address, address+dbytes-1].} \\
\text{\quad // The Exclusive Monitor will only be set if all the reads are from the} \\
\text{\quad // same dbytes-aligned physical address, to allow for the possibility of} \\
\text{\quad // an atomicity break if the translation is changed between reads.} \\
\text{\quad AArch64.SetExclusiveMonitors(address, 2);} \\
\text{\quad data = Mem[address, 2, AccType\_ATOMIC];} \\
\text{\quad X[t] = ZeroExtend(data, 32);} \\
\end{align*}
C6.2.113 LSL (register)

Logical Shift Left (register) shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is left-shifted.

This instruction is an alias of the LSLV instruction. This means that:

- The encodings in this description are named to match the encodings of LSLV.
- The description of LSLV gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{LSL} \ <\text{Wd}>, \ <\text{Wn}>, \ <\text{Wm}>
\]

is equivalent to

\[
\text{LSLV} \ <\text{Wd}>, \ <\text{Wn}>, \ <\text{Wm}>
\]

and is always the preferred disassembly.

64-bit variant

Applies when \( sf = 1 \).

\[
\text{LSL} \ <\text{Xd}>, \ <\text{Xn}>, \ <\text{Xm}>
\]

is equivalent to

\[
\text{LSLV} \ <\text{Xd}>, \ <\text{Xn}>, \ <\text{Xm}>
\]

and is always the preferred disassembly.

Assembler symbols

- \(<\text{Wd}>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Wn}>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{Wm}>\) Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- \(<\text{Xd}>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Xn}>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{Xm}>\) Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

Operation

The description of LSLV gives the operational pseudocode for this instruction.
C6.2.114   LSL (immediate)

Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and
writes the result to the destination register.

This instruction is an alias of the UBFM instruction. This means that:

- The encodings in this description are named to match the encodings of UBFM.
- The description of UBFM gives the operational pseudocode for this instruction.

32-bit variant

Applies when \(sf == 0 \&\& N == 0 \&\& \text{imms} != 011111\).

\[\text{LSL} <Wd>, <Wn>, #<shift>\]

is equivalent to

\[\text{UBFM} <Wd>, <Wn>, #(-<shift> \text{ MOD } 32), #(31-<shift>)\]

and is the preferred disassembly when \(\text{imms} + 1 == \text{immr}\).

64-bit variant

Applies when \(sf == 1 \&\& N == 1 \&\& \text{imms} != 111111\).

\[\text{LSL} <Xd>, <Xn>, #<shift>\]

is equivalent to

\[\text{UBFM} <Xd>, <Xn>, #(-<shift> \text{ MOD } 64), #(63-<shift>)\]

and is the preferred disassembly when \(\text{imms} + 1 == \text{immr}\).

Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{shift}>\) For the 32-bit variant: is the shift amount, in the range 0 to 31.
  For the 64-bit variant: is the shift amount, in the range 0 to 63.

Operation

The description of UBFM gives the operational pseudocode for this instruction.
C6.2.115   LSLV

Logical Shift Left Variable shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is left-shifted.

This instruction is used by the alias LSL (register). The alias is always the preferred disassembly.

32-bit variant
Applies when \( sf == 0 \).

\[
\text{LSLV} <Wd>, <Wn>, <Wm>
\]

64-bit variant
Applies when \( sf == 1 \).

\[
\text{LSLV} <Xd>, <Xn>, <Xm>
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } d & = \text{UInt}(Rd); \\
\text{integer } n & = \text{UInt}(Rn); \\
\text{integer } m & = \text{UInt}(Rm); \\
\text{integer } \text{datasize} & = \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{ShiftType } \text{shift_type} & = \text{DecodeShift}(\text{op2});
\end{align*}
\]

**Assembler symbols**

\[
\begin{align*}
<\text{Wd}> & \quad \text{Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Wn}> & \quad \text{Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Wm}> & \quad \text{Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.} \\
<\text{Xd}> & \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<\text{Xn}> & \quad \text{Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.} \\
<\text{Xm}> & \quad \text{Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.}
\end{align*}
\]

**Operation**

\[
\begin{align*}
\text{bits}(& \text{datasize}) & \text{ result; } \\
\text{bits}(& \text{datasize}) & \text{ operand2 } = \text{X}[m]; \\
\text{result} & = \text{ShiftReg}(n, \text{shift_type}, \text{UInt(operand2) MOD datasize}); \\
\text{X}[d] & = \text{result};
\end{align*}
\]
C6.2.116   LSR (register)

Logical Shift Right (register) shifts a register value right by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is an alias of the LSRV instruction. This means that:

- The encodings in this description are named to match the encodings of LSRV.
- The description of LSRV gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{LSR} <Wd>, <Wn>, <Wm> \quad \text{is equivalent to} \quad \text{LSRV} <Wd>, <Wn>, <Wm>
\]

and is always the preferred disassembly.

### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{LSR} <Xd>, <Xn>, <Xm> \quad \text{is equivalent to} \quad \text{LSRV} <Xd>, <Xn>, <Xm>
\]

and is always the preferred disassembly.

### Assembler symbols

- \(<Wd>\) is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- \(<Xd>\) is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

### Operation

The description of LSRV gives the operational pseudocode for this instruction.
C6.2.117   LSR (immediate)

Logical Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This instruction is an alias of the UBFM instruction. This means that:

- The encodings in this description are named to match the encodings of UBFM.
- The description of UBFM gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when `sf == 0 && N == 0 && imms == 011111`.

```
LSR <Wd>, <Wn>, #<shift>
```

is equivalent to

```
UBFM <Wd>, <Wn>, #<shift>, #31
```

and is always the preferred disassembly.

### 64-bit variant

Applies when `sf == 1 && N == 1 && imms == 111111`.

```
LSR <Xd>, <Xn>, #<shift>
```

is equivalent to

```
UBFM <Xd>, <Xn>, #<shift>, #63
```

and is always the preferred disassembly.

### Assembler symbols

- `<Wd>`: Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>`: Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<Xd>`: Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>`: Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<shift>`: For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the "immr" field. For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the "immr" field.

### Operation

The description of UBFM gives the operational pseudocode for this instruction.
C6.2.118   LSRV

Logical Shift Right Variable shifts a register value right by a variable number of bits, shifting in zeros, and writes
the result to the destination register. The remainder obtained by dividing the second source register by the data size
defines the number of bits by which the first source register is right-shifted.

This instruction is used by the alias LSR (register). The alias is always the preferred disassembly.

\[
\begin{array}{cccc|c|c|c}
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 5 | 4 | 0 |
\hline
sf & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & Rm & 0 & 0 & 1 & 0 & 0 & 1 & Rn & Rd
\end{array}
\]

32-bit variant
Applies when \( sf = 0 \).

\[
\text{LSRV } <Wd>, <Wn>, <Wm>
\]

64-bit variant
Applies when \( sf = 1 \).

\[
\text{LSRV } <Xd>, <Xn>, <Xm>
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf = '1' \text{ then } 64 \text{ else } 32; \\
\text{ShiftType } shift\_type &= \text{DecodeShift}(op2);
\end{align*}
\]

**Assembler symbols**

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

**Operation**

\[
\begin{align*}
\text{bits(}\text{datasize}\text{)} \text{result;} \\
\text{bits(}\text{datasize}\text{)} \text{operand2 } &= \text{X}[m]; \\
\text{result } &= \text{ShiftReg}(n, shift\_type, \text{UInt(operand2)} \ MOD \ \text{datasize}); \\
\text{X}[d] &= \text{result};
\end{align*}
\]
C6.2.119   MADD

Multiply-Add multiplies two register values, adds a third register value, and writes the result to the destination register.

This instruction is used by the alias MUL. See Alias conditions for details of when each alias is preferred.

| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 | 10 9 | 5 4 | 0 |
|---|---|---|---|---|---|---|
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Rm | 0 |
| | | | | | | | | Ra |
| | | | | | | | | Rn |
| | | | | | | | | Rd |

32-bit variant
Applies when sf == 0.
MADD <Wd>, <Wn>, <Wm>, <Wa>

64-bit variant
Applies when sf == 1.
MADD <Xd>, <Xn>, <Xm>, <Xa>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer a = UInt(Ra);
integer destsize = if sf == '1' then 64 else 32;

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL</td>
<td>Ra == '11111'</td>
</tr>
</tbody>
</table>

Assemble symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
<Xa> Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

**Operation**

```plaintext
bits(destsize) operand1 = X[n];
bits(destsize) operand2 = X[m];
bits(destsize) operand3 = X[a];

integer result;

result = UInt(operand3) + (UInt(operand1) * UInt(operand2));

X[d] = result<destsize-1:0>;
```
C6.2.120   MNEG

Multiply-Negate multiplies two register values, negates the product, and writes the result to the destination register.

This instruction is an alias of the MSUB instruction. This means that:

- The encodings in this description are named to match the encodings of MSUB.
- The description of MSUB gives the operational pseudocode for this instruction.

32-bit variant

Applies when $sf = 0$.

MNEG $<Wd>, <Wn>, <Wm>$

is equivalent to

MSUB $<Wd>, <Wn>, <Wm>, WZR$

and is always the preferred disassembly.

64-bit variant

Applies when $sf = 1$.

MNEG $<Xd>, <Xn>, <Xm>$

is equivalent to

MSUB $<Xd>, <Xn>, <Xm>, XZR$

and is always the preferred disassembly.

Assembler symbols

$<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Wn>$ Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

$<Wm>$ Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

$<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Xn>$ Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

$<Xm>$ Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation

The description of MSUB gives the operational pseudocode for this instruction.
C6.2.121   MOV (to/from SP)

Move between register and stack pointer : \( Rd = Rn \)

This instruction is an alias of the ADD (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of ADD (immediate).
- The description of ADD (immediate) gives the operational pseudocode for this instruction.

---

### 32-bit variant

Applies when \( sf = 0 \).

\[ \text{MOV} \ <Wd|WSP>, <Wn|WSP> \]

is equivalent to

\[ \text{ADD} \ <Wd|WSP>, <Wn|WSP>, #0 \]

and is the preferred disassembly when \( (Rd == '11111' || Rn == '11111') \).

### 64-bit variant

Applies when \( sf = 1 \).

\[ \text{MOV} \ <Xd|SP>, <Xn|SP> \]

is equivalent to

\[ \text{ADD} \ <Xd|SP>, <Xn|SP>, #0 \]

and is the preferred disassembly when \( (Rd == '11111' || Rn == '11111') \).

#### Assembler symbols

- \(<Wd|WSP>\): Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- \(<Wn|WSP>\): Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- \(<Xd|SP>\): Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- \(<Xn|SP>\): Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

#### Operation

The description of ADD (immediate) gives the operational pseudocode for this instruction.
C6.2.122 MOV (inverted wide immediate)

Move (inverted wide immediate) moves an inverted 16-bit immediate value to a register. This instruction is an alias of the MOVN instruction. This means that:

- The encodings in this description are named to match the encodings of MOVN.
- The description of MOVN gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{MOV} <Wd>, #<imm>
\]

is equivalent to

\[
\text{MOVN} <Wd>, #<imm16>, \text{LSL} #<shift>
\]

and is the preferred disassembly when \( ! (\text{IsZero}(\text{imm16}) \& \& \text{hw} \neq '00') \& \& ! \text{IsOnes}(\text{imm16}) \).

64-bit variant

Applies when \( sf = 1 \).

\[
\text{MOV} <Xd>, #<imm>
\]

is equivalent to

\[
\text{MOVN} <Xd>, #<imm16>, \text{LSL} #<shift>
\]

and is the preferred disassembly when \( ! (\text{IsZero}(\text{imm16}) \& \& \text{hw} \neq '00') \).

Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{imm}>\) For the 32-bit variant: is a 32-bit immediate, the bitwise inverse of which can be encoded in "imm16:hw", but excluding 0xffff0000 and 0x0000ffff
  
  For the 64-bit variant: is a 64-bit immediate, the bitwise inverse of which can be encoded in "imm16:hw".
- \(<\text{shift}>\) For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as \(<\text{shift}>/16\).
  
  For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as \(<\text{shift}>/16\).

Operation

The description of MOVN gives the operational pseudocode for this instruction.
C6.2.123 MOV (wide immediate)

Move (wide immediate) moves a 16-bit immediate value to a register.

This instruction is an alias of the MOVZ instruction. This means that:

- The encodings in this description are named to match the encodings of MOVZ.
- The description of MOVZ gives the operational pseudocode for this instruction.

32-bit variant

Applies when \(sf == 0\).

\[\text{MOV } <Wd>, #<imm>\]

is equivalent to

\[\text{MOVZ } <Wd>, #<imm16>, \text{LSL } #<shift>\]

and is the preferred disassembly when \(! (\text{IsZero}(imm16) \&\& hw \neq '00')\).

64-bit variant

Applies when \(sf == 1\).

\[\text{MOV } <Xd>, #<imm>\]

is equivalent to

\[\text{MOVZ } <Xd>, #<imm16>, \text{LSL } #<shift>\]

and is the preferred disassembly when \(! (\text{IsZero}(imm16) \&\& hw \neq '00')\).

Assembler symbols

- \(<Wd>\): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xd>\): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<imm>\): For the 32-bit variant: is a 32-bit immediate which can be encoded in "imm16:hw".
  
  For the 64-bit variant: is a 64-bit immediate which can be encoded in "imm16:hw".
- \(<shift>\): For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as \(<shift>/16\).

  For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as \(<shift>/16\).

Operation

The description of MOVZ gives the operational pseudocode for this instruction.
C6.2.124   MOV (bitmask immediate)

Move (bitmask immediate) writes a bitmask immediate value to a register.

This instruction is an alias of the ORR (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of ORR (immediate).
- The description of ORR (immediate) gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf == 0 && N == 0 \).

\[
\text{MOV} \langle Wd|WSP \rangle, \#<imm>
\]

is equivalent to

\[
\text{ORR} \langle Wd|WSP \rangle, \text{WZR}, \#<imm>
\]

and is the preferred disassembly when \( ! \text{MoveWidePreferred}(sf, N, \text{imms}, \text{immr}) \).

### 64-bit variant

Applies when \( sf == 1 \).

\[
\text{MOV} \langle Xd|SP \rangle, \#<imm>
\]

is equivalent to

\[
\text{ORR} \langle Xd|SP \rangle, \text{XZR}, \#<imm>
\]

and is the preferred disassembly when \( ! \text{MoveWidePreferred}(sf, N, \text{imms}, \text{immr}) \).

### Assembler symbols

- \( \langle Wd|WSP \rangle \) Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- \( \langle Xd|SP \rangle \) Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- \( <\text{imm}> \) For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr", but excluding values which could be encoded by MOVZ or MOVN.
  
  For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr", but excluding values which could be encoded by MOVZ or MOVN.

### Operation

The description of ORR (immediate) gives the operational pseudocode for this instruction.
C6.2.125   MOV (register)

Move (register) copies the value in a source register to the destination register.

This instruction is an alias of the ORR (shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of ORR (shifted register).
- The description of ORR (shifted register) gives the operational pseudocode for this instruction.

### 32-bit variant
Applies when $sf == 0$.

MOV $<Wd>$, $<Wm>$
is equivalent to

ORR $<Wd>$, WZR, $<Wm>$

and is always the preferred disassembly.

### 64-bit variant
Applies when $sf == 1$.

MOV $<Xd>$, $<Xm>$
is equivalent to

ORR $<Xd>$, XZR, $<Xm>$

and is always the preferred disassembly.

### Assembler symbols
- $<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<Wm>$ Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- $<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<Xm>$ Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

### Operation
The description of ORR (shifted register) gives the operational pseudocode for this instruction.
C6.2.126 MOVK

Move wide with keep moves an optionally-shifted 16-bit immediate value into a register, keeping other bits unchanged.

```
|31 30 29 28|27 26 25 24|23 22 21 20|   |   | 5 4 | 0 |
sf 1 1 1 0 0 1 0 1 hw imm16 Rd
opc
```

**32-bit variant**

Applies when \( sf == 0 \).

\[ \text{MOVK} \ <Wd>, \ #<imm>{, \ LSL \ #<shift>} \]

**64-bit variant**

Applies when \( sf == 1 \).

\[ \text{MOVK} \ <Xd>, \ #<imm>{, \ LSL \ #<shift>} \]

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer datasize = if sf == '1' then 64 else 32;
integer pos;
if sf == '0' && hw<1> == '1' then UnallocatedEncoding();
pos = UInt(hw:'0000');
```

**Assembler symbols**

- \( <Wd> \) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( <Xd> \) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( <imm> \) Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.
- \( <shift> \) For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as \(<shift>/16 \). For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as \(<shift>/16 \).

**Operation**

```plaintext
bits(datasize) result;
result = X[d];
result<pos+15:pos> = imm16;
X[d] = result;
```
C6.2.127  MOVN

Move wide with NOT moves the inverse of an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias MOV (inverted wide immediate). See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when \( sf = 0 \).
MOV <Wd>, #<imm>{, LSL #<shift>}

64-bit variant
Applies when \( sf = 1 \).
MOV <Xd>, #<imm>{, LSL #<shift>}

Decode for all variants of this encoding
\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } \text{datasize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{pos} &= \text{if } sf == '0' \&\& \text{hw}<1> == '1' \text{ then UnallocatedEncoding();} \\
&\quad \text{pos} = \text{UInt(hw:'0000')};
\end{align*}
\]

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (inverted wide immediate)</td>
<td>64-bit</td>
<td>! (IsZero(imm16) &amp;&amp; hw != '00')</td>
</tr>
<tr>
<td>MOV (inverted wide immediate)</td>
<td>32-bit</td>
<td>! (IsZero(imm16) &amp;&amp; hw != '00') &amp;&amp; ! IsOnes(imm16)</td>
</tr>
</tbody>
</table>

Assembler symbols

- \(<Wd>\): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xd>\): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{imm}>\): Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.
- \(<\text{shift}>\): For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.
  
  For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

Operation
\[
\text{bits(datasize) result;} \\
\text{result} = \text{Zeros();}
\]
result<pos15:pos> = imm16;
result = NOT(result);
X[d] = result;
C6.2.128 MOVZ

Move wide with zero moves an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias MOV (wide immediate). See Alias conditions for details of when each alias is preferred.

32-bit variant

Applies when sf == 0.

MOVZ <Wd>, #<imm>{, LSL #<shift>}

64-bit variant

Applies when sf == 1.

MOVZ <Xd>, #<imm>{, LSL #<shift>}

Decode for all variants of this encoding

integer d = UInt(Rd);
integer datasize = if sf == '1' then 64 else 32;
integer pos;
if sf == '0' && hw<1> == '1' then UnallocatedEncoding();
pos = UInt(hw:'0000');

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (wide immediate)</td>
<td>! (IsZero(imm16) &amp;&amp; hw != '00')</td>
</tr>
</tbody>
</table>

Assembler symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<imm> Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

<shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.
For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

Operation

bits(datasize) result;
result = Zeros();
result<pos+15:pos> = imm16;
X[d] = result;
C6.2.129 MRS

Move System Register allows the PE to read an AArch64 System register into a general-purpose register.

System variant
MRS <Xt>, (<systemreg>|S<op0>_<op1>_<Cn>_<Cm>_<op2>)

Decode for this encoding
AArch64.CheckSystemAccess('1':o0, op1, CRn, CRm, op2, Rt, L);
integer t = UInt(Rt);
integer sys_op0 = 2 + UInt(o0);
integer sys_op1 = UInt(op1);
integer sys_op2 = UInt(op2);
integer sys_crn = UInt(CRn);
integer sys_crm = UInt(CRm);

Assembler symbols
<Xt> Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.
<systemreg> Is a System register name, encoded in the "o0:op1:CRn:CRm:op2". The System register names are defined in Chapter D7 AArch64 System Register Descriptions.
<op0> Is an unsigned immediate, encoded in the "o0" field. It can have the following values:
   2 when o0 = 0
   3 when o0 = 1
<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
<Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.
<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

Operation
X[t] = AArch64.SysRegRead(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
C6.2.130 MSR (immediate)

Move immediate value to Special Register moves an immediate value to selected bits of the PSTATE. For more information, see PSTATE.

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 |16|15 14 13 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1| 1| 0| 1| 0| 1| 0| 0| 0| 0| 0| 0| 1| 0| 0| CRm| op1| 0| 1| 0| 0| op2| 1| 1| 1| 1|

System variant

MSR <pstatefield>, #<imm>

Decode for this encoding

```c
AArch64.CheckSystemAccess('00', op1, '0100', CRm, op2, '11111', '0');

bits(4) operand = CRm;
PSTATEField field;
case op1:op2 of
    when '000 101' field = PSTATEField_SP;
    when '011 110' field = PSTATEField_DAIFSet;
    when '011 111' field = PSTATEField_DAIFClr;
    otherwise UnallocatedEncoding();

// Check that an AArch64 MSR/MRS access to the DAIF flags is permitted
if op1 == '011' && PSTATE.EL == EL0 && SCTLR_EL1.UMA == '0' then
    AArch64.SystemRegisterTrap(EL1, '00', op2, op1, '0100', '11111', CRm, '0');
```

Assembler symbols

<pstatefield> Is a PSTATE field name, encoded in the "op1:op2" field. It can have the following values:

- SPSel when op1 = 000, op2 = 101
- DAIFSet when op1 = 011, op2 = 110
- DAIFClr when op1 = 011, op2 = 111

The following encodings are reserved:

- op1 = 000, op2 = 0xx.
- op1 = 000, op2 = 100.
- op1 = 000, op2 = 11x.
- op1 = 001, op2 = xxx.
- op1 = 010, op2 = xxx.
- op1 = 011, op2 = 0xx.
- op1 = 011, op2 = 10x.
- op1 = 1xx, op2 = xxx.

<imm> Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

Operation

```c
case field of
    when PSTATEField_SP
        PSTATE.SP = operand<0>;
    when PSTATEField_DAIFSet
        PSTATE.D = PSTATE.D OR operand<3>;
```
PSTATE.A = PSTATE.A OR operand<2>;
PSTATE.I = PSTATE.I OR operand<1>;
PSTATE.F = PSTATE.F OR operand<0>;

when PSTATEField_DAIFClr
PSTATE.D = PSTATE.D AND NOT(operand<3>);
PSTATE.A = PSTATE.A AND NOT(operand<2>);
PSTATE.I = PSTATE.I AND NOT(operand<1>);
PSTATE.F = PSTATE.F AND NOT(operand<0>);
C6.2.131   MSR (register)

Move general-purpose register to System Register allows the PE to write an AArch64 System register from a
general-purpose register.

System variant

MSR (<systemreg>|<op0>|<op1>|<Cn>|<Cm>|<op2>|<Xt>), <Xt>

Decode for this encoding

AArch64.CheckSystemAccess('1':o0, op1, CRn, CRm, op2, Rt, L);

integer t = UInt(Rt);

integer sys_op0 = 2 + UInt(o0);
integer sys_op1 = UInt(op1);
integer sys_op2 = UInt(op2);
integer sys_crn = UInt(CRn);
integer sys.crm = UInt(CRm);

Assembler symbols

<systemreg> Is a System register name, encoded in the "o0:op1:CRn:CRm:op2". The System register names are
defined in Chapter D7 AArch64 System Register Descriptions.

<op0> Is an unsigned immediate, encoded in the "o0" field. It can have the following values:
2 when o0 = 0
3 when o0 = 1

<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

<Xt> Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

Operation

AArch64.SysRegWrite(sys_op0, sys_op1, sys_crn, sys.crm, sys_op2, X[t]);
C6.2.132   MSUB

Multiply-Subtract multiplies two register values, subtracts the product from a third register value, and writes the result to the destination register.

This instruction is used by the alias MNEG. See *Alias conditions* for details of when each alias is preferred.

![Instruction Format](image)

**32-bit variant**

Applies when \( sf = 0 \).

\[
\text{MSUB} \ <Wd>, \ <Wn>, \ <Wm>, \ <Wa> \\
\]

**64-bit variant**

Applies when \( sf = 1 \).

\[
\text{MSUB} \ <Xd>, \ <Xn>, \ <Xm>, \ <Xa> \\
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd) ; \\
\text{integer } n &= \text{UInt}(Rn) ; \\
\text{integer } m &= \text{UInt}(Rm) ; \\
\text{integer } a &= \text{UInt}(Ra) ; \\
\text{integer } \text{destsize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32 ;
\end{align*}
\]

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MNEG</td>
<td>Ra == '11111'</td>
</tr>
</tbody>
</table>

**Assembler symbols**

- <\(Wd\)> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <\(Wn\)> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <\(Wm\)> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <\(Wa\)> Is the 32-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.
- <\(Xd\)> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <\(Xn\)> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <\(Xm\)> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
<Xa> is the 64-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.

**Operation**

\[
\begin{align*}
\text{bits}(\text{destsize}) \text{ operand1} &= X[n]; \\
\text{bits}(\text{destsize}) \text{ operand2} &= X[m]; \\
\text{bits}(\text{destsize}) \text{ operand3} &= X[a]; \\
\text{integer result} &=; \\
\text{result} &= \text{ UInt}(\text{operand3}) - (\text{UInt}(\text{operand1}) * \text{UInt}(\text{operand2})); \\
X[d] &= \text{result<destsize-1:0>};
\end{align*}
\]
C6.2.133 MUL

Multiply: \( R_d = R_n \times R_m \)

This instruction is an alias of the MADD instruction. This means that:

- The encodings in this description are named to match the encodings of MADD.
- The description of MADD gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \).

\[ \text{MUL } <W_d>, <W_n>, <W_m> \]

is equivalent to

\[ \text{MADD } <W_d>, <W_m>, <W_n>, WZR \]

and is always the preferred disassembly.

64-bit variant

Applies when \( sf = 1 \).

\[ \text{MUL } <X_d>, <X_n>, <X_m> \]

is equivalent to

\[ \text{MADD } <X_d>, <X_m>, <X_n>, XZR \]

and is always the preferred disassembly.

Assembler symbols

- \(<W_d>\): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<W_m>\): Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- \(<W_m>\): Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- \(<X_d>\): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<X_n>\): Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- \(<X_m>\): Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation

The description of MADD gives the operational pseudocode for this instruction.
C6.2.134 MVN

Bitwise NOT writes the bitwise inverse of a register value to the destination register.

This instruction is an alias of the ORN (shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of ORN (shifted register).
- The description of ORN (shifted register) gives the operational pseudocode for this instruction.

32-bit variant

Applies when sf == 0.

```
MVN <Wd>, <Wm>{, <shift> #<amount>}
```

is equivalent to

```
ORN <Wd>, WZR, <Wm>{, <shift> #<amount>}
```

and is always the preferred disassembly.

64-bit variant

Applies when sf == 1.

```
MVN <Xd>, <Xm>{, <shift> #<amount>}
```

is equivalent to

```
ORN <Xd>, XZR, <Xm>{, <shift> #<amount>}
```

and is always the preferred disassembly.

Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wm>` Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xm>` Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.
- `<shift>` Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when shift = 00
  - LSR when shift = 01
  - ASR when shift = 10
  - ROR when shift = 11
- `<amount>` For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,
Operation

The description of ORN (shifted register) gives the operational pseudocode for this instruction.
C6.2.135   NEG (shifted register)

Negate (shifted register) negates an optionally-shifted register value, and writes the result to the destination register.

This instruction is an alias of the SUB (shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of SUB (shifted register).
- The description of SUB (shifted register) gives the operational pseudocode for this instruction.

32-bit variant

Applies when $sf == 0$.

$NEG <Wd>, <Wm>{, <shift> #<amount>}$

is equivalent to

$SUB <Wd>, WZR, <Wm> {, <shift> #<amount>}$

and is always the preferred disassembly.

64-bit variant

Applies when $sf == 1$.

$NEG <Xd>, <Xm>{, <shift> #<amount>}$

is equivalent to

$SUB <Xd>, XZR, <Xm> {, <shift> #<amount>}$

and is always the preferred disassembly.

Assembler symbols

$<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Wm>$ Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.

$<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Xm>$ Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

$<shift>$ Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:

- LSL when $shift = 00$
- LSR when $shift = 01$
- ASR when $shift = 10$

The encoding $shift = 11$ is reserved.

$<amount>$ For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.
Operation

The description of SUB (shifted register) gives the operational pseudocode for this instruction.
C6.2.136 NEGS

Negate, setting flags, negates an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is an alias of the SUBS (shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of SUBS (shifted register).
- The description of SUBS (shifted register) gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{NEGS } <Wd>, <Wm> \{, <shift> \#<amount>\}
\]

is equivalent to

\[
\text{SUBS } <Wd>, WZR, <Wm> \{, <shift> \#<amount>\}
\]

and is always the preferred disassembly.

64-bit variant

Applies when \( sf = 1 \).

\[
\text{NEGS } <Xd>, <Xm> \{, <shift> \#<amount>\}
\]

is equivalent to

\[
\text{SUBS } <Xd>, XZR, <Xm> \{, <shift> \#<amount>\}
\]

and is always the preferred disassembly.

Assembler symbols

- **<Wd>** Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- **<Wm>** Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- **<Xd>** Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- **<Xm>** Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.
- **<shift>** Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when \( shift = \text{00} \)
  - LSR when \( shift = \text{01} \)
  - ASR when \( shift = \text{10} \)
  - The encoding \( shift = \text{11} \) is reserved.
- **<amount>** For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  - For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.
Operation

The description of SUBS (shifted register) gives the operational pseudocode for this instruction.
C6.2.137   NGC

Negate with Carry negates the sum of a register value and the value of NOT (Carry flag), and writes the result to the destination register.

This instruction is an alias of the SBC instruction. This means that:

- The encodings in this description are named to match the encodings of SBC.
- The description of SBC gives the operational pseudocode for this instruction.

32-bit variant

Applies when $sf = 0$.

NGC <Wd>, <Wm>
is equivalent to

SBC <Wd>, WZR, <Wm>

and is always the preferred disassembly.

64-bit variant

Applies when $sf = 1$.

NGC <Xd>, <Xm>
is equivalent to

SBC <Xd>, XZR, <Xm>

and is always the preferred disassembly.

Assembler symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

Operation

The description of SBC gives the operational pseudocode for this instruction.
### C6.2.138 NGCS

Negate with Carry, setting flags, negates the sum of a register value and the value of NOT (Carry flag), and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is an alias of the SBCS instruction. This means that:

- The encodings in this description are named to match the encodings of SBCS.
- The description of SBCS gives the operational pseudocode for this instruction.

#### 32-bit variant

Applies when \( sf = 0 \).

\[
\text{NGCS} \ <Wd>, \ <Wm> \\
\text{is equivalent to} \\
\text{SBCS} \ <Wd>, \ WZR, \ <Wm> \\
\text{and is always the preferred disassembly.}
\]

#### 64-bit variant

Applies when \( sf = 1 \).

\[
\text{NGCS} \ <Xd>, \ <Xm> \\
\text{is equivalent to} \\
\text{SBCS} \ <Xd>, \ XZR, \ <Xm> \\
\text{and is always the preferred disassembly.}
\]

#### Assembler symbols

- \(<Wd>\) is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wm>\) is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- \(<Xd>\) is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xm>\) is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

#### Operation

The description of SBCS gives the operational pseudocode for this instruction.
C6.2.139   NOP

No Operation does nothing, other than advance the value of the program counter by 4. This instruction can be used for instruction alignment purposes.

--- Note ---

The timing effects of including a NOP instruction in a program are not guaranteed. It can increase execution time, leave it unchanged, or even reduce it. Therefore, NOP instructions are not suitable for timing loops.

---

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\end{array}
\]

CRm   op2

**System variant**

NOP

**Decode for this encoding**

// Empty.

**Operation**

// do nothing
C6.2.140   ORN (shifted register)

Bitwise OR NOT (shifted register) performs a bitwise (inclusive) OR of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register.

This instruction is used by the alias MVN. See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when sf == 0.
ORN <Wd>, <Wn>, <Wm>{, <shift> #<amount>}

64-bit variant
Applies when sf == 1.
ORN <Xd>, <Xn>, <Xm>{, <shift> #<amount>}

Decode for all variants of this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;
if sf == '0' && imm6<5> == '1' then ReservedValue();
ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVN</td>
<td>Rn == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<Wel>    Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Win>    Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
<Win>    Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
<Xel>    Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Xen>    Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
<Xen>    Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
<shift>  Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:
          LSL when shift = 00
          LSR when shift = 01
ASR 
when shift = 10
ROR 
when shift = 11

<amount> 
For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

operand2 = NOT(operand2);
result = operand1 OR operand2;
X[d] = result;
C6.2.141  ORR (immediate)

Bitwise OR (immediate) performs a bitwise (inclusive) OR of a register value and an immediate register value, and writes the result to the destination register.

This instruction is used by the alias MOV (bitmask immediate). See Alias conditions for details of when each alias is preferred.

### 32-bit variant

Applies when $sf == 0$ && $N == 0$.

$$ORR \langle Wd|WSP \rangle, \langle Wn \rangle, #\langle imm \rangle$$

### 64-bit variant

Applies when $sf == 1$.

$$ORR \langle Xd|SP \rangle, \langle Xn \rangle, #\langle imm \rangle$$

#### Decode for all variants of this encoding

integer $d = UInt(Rd)$;
integer $n = UInt(Rn)$;
integer $datasize = if sf == '1' then 64 else 32$;
bits($datasize$) $imm$;
if $sf == '0'$ && $N != '0'$ then $ReservedValue()$;
$\langle imm, - \rangle = DecodeBitMasks(N, imms, immr, TRUE)$;

### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (bitmask immediate)</td>
<td>$Rn == '11111' &amp;&amp; MoveWidePreferred(sf, N, imms, immr)</td>
</tr>
</tbody>
</table>

#### Assembler symbols

- $\langle Wd|WSP \rangle$  Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- $\langle Wn \rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle Xd|SP \rangle$  Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- $\langle Xn \rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle imm \rangle$  For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".
  For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".
Operation

bits(datasize) result;
bits(datasize) operand1 = X[n];

result = operand1 OR imm;
if d == 31 then
  SP[] = result;
else
  X[d] = result;
C6.2.142   ORR (shifted register)

Bitwise OR (shifted register) performs a bitwise (inclusive) OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

This instruction is used by the alias MOV (register). See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when \( sf == 0 \).

\[
\text{ORR} \ <Wd>, \ <Wn>, \ <Wm>\{, \ <\text{shift}> \ #\text{<amount>}}
\]

64-bit variant
Applies when \( sf == 1 \).

\[
\text{ORR} \ <Xd>, \ <Xn>, \ <Xm>\{, \ <\text{shift}> \ #\text{<amount>}}
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } \text{sf} == '1' \text{ then } 64 \text{ else } 32; \\
\text{if } \text{sf} == '0' \&\& \text{imm6<5>} == '1' \text{ then } \text{ReservedValue}(); \\
\text{ShiftType } \text{shift\_type} &= \text{DecodeShift}(\text{shift}); \\
\text{integer } \text{shift\_amount} &= \text{UInt}(\text{imm6});
\end{align*}
\]

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (register)</td>
<td>( \text{shift} == '00' &amp;&amp; \text{imm6} == '000000' &amp;&amp; Rn == '11111' )</td>
</tr>
</tbody>
</table>

Assembler symbols

\(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<\text{shift}>\) Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:

- LSL when \( \text{shift} == 00 \)
- LSR when \( \text{shift} == 01 \)
ASR when shift = 10
ROR when shift = 11

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

Operation

\[
\text{bits(datasize) operand1} = \text{X}[n]; \\
\text{bits(datasize) operand2} = \text{ShiftReg}(m, \text{shift_type, shift_amount}); \\
\text{result} = \text{operand1 OR operand2}; \\
\text{X}[d] = \text{result}; 
\]
C6.2.143  PRFM (immediate)

Prefetch Memory (immediate) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see Prefetch memory on page C3-156.

For information about memory accesses, see Load/Store addressing modes on page C1-128.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 0 1 0</td>
<td>imm12</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>size</td>
<td>opc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Unsigned offset variant**

PRFM (<prfop>|#<imm5>), [<Xn|SP>{, #<pimm>}]}

**Decode for this encoding**

bits(64) offset = LSL(ZeroExtend(imm12, 64), 3);

**Assembler symbols**

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

- PLD Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.
- PLI Preload instructions, encoded in the "Rt<4:3>" field as 0b01.
- PST Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

- L1 Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.
- L2 Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.
- L3 Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.

<policy> is one of:

- KEEP Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.
- STRM Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see Prefetch memory on page C3-156. For other encodings of the "Rt" field, use <imm5>.

<imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<pimm> Is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

**Shared decode for all encodings**

integer n = UInt(Rn);
integer t = UInt(Rt);
Operation

bits(64) address;

if n == 31 then
    address = SP[];
else
    address = X[n];

address = address + offset;

Prefetch(address, t<4:0>);
C6.2.144 PRFM (literal)

Prefetch Memory (literal) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see Prefetch memory on page C3-156.

For information about memory accesses, see Load/Store addressing modes on page C1-128.

Literal variant

PRFM (<prfop>|#<imm5>), <label>

Decode for this encoding

integer \( t = \text{ UInt}(Rt) \);  
bits(64) offset;  

offset = \text{SignExtend}(imm19:'00', 64);

Assembler symbols

<prfop> Is the prefetch operation, defined as \(<type><target><policy>\). \(<type>\) is one of:

| PLD | Prefetch for load, encoded in the "Rt<4:3>" field as 0b00. |
| PLI | Preload instructions, encoded in the "Rt<4:3>" field as 0b01. |
| PST | Prefetch for store, encoded in the "Rt<4:3>" field as 0b10. |

<target> is one of:

| L1 | Level 1 cache, encoded in the "Rt<2:1>" field as 0b00. |
| L2 | Level 2 cache, encoded in the "Rt<2:1>" field as 0b01. |
| L3 | Level 3 cache, encoded in the "Rt<2:1>" field as 0b10. |

<policy> is one of:

| KEEP | Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0. |
| STRM | Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1. |

For more information on these prefetch operations, see Prefetch memory on page C3-156. For other encodings of the "Rt" field, use <imm5>.

<imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.

<label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.
Operation

bits(64) address = PC[] + offset;

Prefetch(address, t<4:0>);
C6.2.145   PRFM (register)

Prefetch Memory (register) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see Prefetch memory on page C3-156.

For information about memory accesses, see Load/Store addressing modes on page C1-128.

Integer variant

PRFM (<prfop>|#<imm5>), [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]

Decode for this encoding

if option<0> == '0' then UnallocatedEncoding();    // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then 3 else 0;

Assembler symbols

<prfop>     Is the prefetch operation, defined as <type><target><policy>. <type> is one of:
PLD          Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.
PLI          Preload instructions, encoded in the "Rt<4:3>" field as 0b01.
PST          Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.
          <target> is one of:
L1           Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.
L2           Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.
L3           Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.
          <policy> is one of:
KEEP         Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.
STRM         Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see Prefetch memory on page C3-156. For other encodings of the "Rt" field, use <imm5>.

<imm5>       Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.

<Xn|SP>      Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Wm>         When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<Xm>         When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. Encoded in the "option" field. It can have the following values:

- **UXTW** when option = 010
- **LSL** when option = 011
- **SXTW** when option = 110
- **SXTX** when option = 111

<amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

- **#0** when S = 0
- **#3** when S = 1

**Shared decode for all encodings**

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
```

**Operation**

```plaintext
bits(64) offset = ExtendReg(m, extend_type, shift);
bits(64) address;
if n == 31 then
    address = SP[];
else
    address = X[n];
address = address + offset;
Prefetch(address, t<4:0>);
```
C6.2.146 PRFM (unscaled offset)

Prefetch Memory (unscaled offset) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an PRFM instruction is IMPLEMENTATION DEFINED. For more information, see Prefetch memory on page C3-156.

For information about memory accesses, see Load/Store addressing modes on page C1-128.

\[
\begin{array}{cccccc}
| 1 1 1 1 1 0 0 1 0 0 \rangle & | 12|11|10|9|5|4|0 \rangle & \text{imm9} & 0 & 0 & \text{Rn} & \text{Rt}
\end{array}
\]

**Unscaled offset variant**

PRFM (<prfop>|#<imm5>), [<Xn|SP>{, #<simm>}]

**Decode for this encoding**

\[
\text{bits(64) offset} = \text{SignExtend}(\text{imm9}, 64);
\]

**Assembler symbols**

- **<prfop>** Is the prefetch operation, defined as <type><target><policy>. <type> is one of:
  - PLD: Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.
  - PLI: Preload instructions, encoded in the "Rt<4:3>" field as 0b01.
  - PST: Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.
- **<target>** is one of:
  - L1: Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.
  - L2: Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.
  - L3: Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.
- **<policy>** is one of:
  - KEEP: Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.
  - STRM: Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see Prefetch memory on page C3-156. For other encodings of the "Rt" field, use <imm5>.

- **<imm5>** Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.

- **<Xn|SP>** Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

- **<simm>** Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

**Shared decode for all encodings**

\begin{verbatim}
integer n = UInt(Rn);
integer t = UInt(Rt);
\end{verbatim}
Operation

bits(64) address;

if n == 31 then
    address = SP[ ];
else
    address = X[n];

address = address + offset;

Prefetch(address, t<4:0>);
C6.2.147   RBIT

Reverse Bits reverses the bit order in a register.

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
f|---|---|---|---|---|---|---|---|
sf| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
Rn| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Rd| 0 | 0 |

32-bit variant

Applies when sf == 0.

RBIT <Wd>, <Wn>

64-bit variant

Applies when sf == 1.

RBIT <Xd>, <Xn>

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize = if sf == '1' then 64 else 32;
```

**Assembler symbols**

- `<Wd>` is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<Xd>` is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

**Operation**

```plaintext
bits(datasize) operand = X[n];
browse {operands} result;
for i = 0 to datasize-1
    result<datasize-1-i> = operand<i>;
X[d] = result;
```
C6.2.148   RET

Return from subroutine branches unconditionally to an address in a register, with a hint that this is a subroutine return.

\[
\begin{array}{cccccccccccccccccccc}
\end{array}
\]

| 1 & 1 & 0 & 1 & 0 & 1 & 1 | 0 | 0 | 1 & 0 | 1 & 1 & 1 & 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

\text{op} \quad \text{Rn} \quad 0 \quad 0 \quad 0 \quad 0

\text{Integer variant}

RET \{<Xn>\}

\text{Decode for this encoding}

\text{integer n = UInt(Rn);}

\text{Assembler symbols}

\text{<Xn> Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field. Defaults to X30 if absent.}

\text{Operation}

\text{bits(64) target = X[n];}

\text{BranchTo(target, BranchType\_RET);}
C6.2.149  REV

Reverse Bytes reverses the byte order in a register.

This instruction is used by the pseudo-instruction REV64. The pseudo-instruction is never the preferred disassembly.

32-bit variant

Applies when \( sf = 0 \) \&\& \( opc = 10 \).

REV <Wd>, <Wn>

64-bit variant

Applies when \( sf = 1 \) \&\& \( opc = 11 \).

REV <Xd>, <Xn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize = if sf == '1' then 64 else 32;

integer container_size;
case opc of
  when '00'
    Unreachable();
  when '01'
    container_size = 16;
  when '10'
    container_size = 32;
  when '11'
    if sf == '0' then UnallocatedEncoding();
    container_size = 64;

Assembler symbols

<Wd>  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<Xd>  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

bits(datasize) operand = X[n];
bits(datasize) result;

integer containers = datasize DIV container_size;
integer elements_per_container = container_size DIV 8;
integer index = 0;
integer rev_index;

for c = 0 to containers - 1
    rev_index = index + ((elements_per_container - 1) * 8);
    for e = 0 to elements_per_container - 1
        result<rev_index+7:rev_index> = operand<index+7:index>;
        index = index + 8;
        rev_index = rev_index - 8;
    X[d] = result;
C6.2.150   REV16

Reverse bytes in 16-bit halfwords reverses the byte order in each 16-bit halfword of a register.

32-bit variant
Applies when \( sf == 0 \).

\[
\text{REV16} \ <Wd>, \ <Wn>
\]

64-bit variant
Applies when \( sf == 1 \).

\[
\text{REV16} \ <Xd>, \ <Xn>
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } datasize &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } container\_size &= \text{case } opc \text{ of} \\
& \text{when } '00' \quad \text{Unreachable();} \\
& \text{when } '01' \quad \text{container\_size } = 16; \\
& \text{when } '10' \quad \text{container\_size } = 32; \\
& \text{when } '11' \quad \text{if } sf == '0' \text{ then UnallocatedEncoding();} \\
& \text{container\_size } = 64;
\end{align*}
\]

**Assembler symbols**

\(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

\(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

**Operation**

\[
\begin{align*}
\text{bits(datasize) operand } &= X[n]; \\
\text{bits(datasize) result;}
\end{align*}
\]

\[
\begin{align*}
\text{integer } containers &= \text{datasize} \text{ DIV container\_size;} \\
\text{integer } elements\_per\_container &= \text{container\_size} \text{ DIV } 8; \\
\text{integer } index &= 0; \\
\text{integer } rev\_index &= 0; \\
\text{for } c = 0 \text{ to } \text{containers-1} \quad \text{rev\_index } = \text{index } + \text{((elements\_per\_container } - 1) \times 8); \\
\text{for } e = 0 \text{ to } \text{elements\_per\_container-1}
\end{align*}
\]
result<rev_index+7:rev_index> = operand<index+7:index>;
index = index + 8;
rev_index = rev_index - 8;

X[d] = result;
C6.2.151  REV32

Reverse bytes in 32-bit words reverses the byte order in each 32-bit word of a register.

64-bit variant

REV32 <Xd>, <Xn>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize = if sf == '1' then 64 else 32;

integer container_size;
case opc of
  when '00'
    Unreachable();
  when '01'
    container_size = 16;
  when '10'
    container_size = 32;
  when '11'
    if sf == '0' then UnallocatedEncoding();
    container_size = 64;

Assembler symbols

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

bits(datasize) operand = X[n];
bits(datasize) result;

integer containers = datasize DIV container_size;
integer elements_per_container = container_size DIV 8;
integer index = 0;
integer rev_index;
for c = 0 to containers-1
  rev_index = index + ((elements_per_container - 1) * 8);
  for e = 0 to elements_per_container-1
    result<rev_index+7:rev_index> = operand<index+7:index>;
    index = index + 8;
    rev_index = rev_index - 8;
X[d] = result;
C6.2.152   REV64

Reverse Bytes reverses the byte order in a 64-bit general-purpose register.

It is OPTIONAL whether an assembler supports this pseudo-instruction.

This instruction is a pseudo-instruction of the REV instruction. This means that:

- The encodings in this description are named to match the encodings of REV.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of REV gives the operational pseudocode for this instruction.

### 64-bit variant

REV64 <Xd>, <Xn>

is equivalent to

REV <Xd>, <Xn>

and is never the preferred disassembly.

### Assembler symbols

- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

### Operation

The description of REV gives the operational pseudocode for this instruction.
C6.2.153 ROR (immediate)

Rotate right (immediate) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left.

This instruction is an alias of the EXTR instruction. This means that:

- The encodings in this description are named to match the encodings of EXTR.
- The description of EXTR gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf == 0 \&\& N == 0 \&\& imms == 0xxxxx \).

\[ \text{ROR} <Wd>, <Ws>, \#<\text{shift}> \]

is equivalent to

\[ \text{EXTR} <Wd>, <Ws>, <Ws>, \#<\text{shift}> \]

and is the preferred disassembly when \( Rn == Rm \).

64-bit variant

Applies when \( sf == 1 \&\& N == 1 \).

\[ \text{ROR} <Xd>, <Xs>, \#<\text{shift}> \]

is equivalent to

\[ \text{EXTR} <Xd>, <Xs>, <Xs>, \#<\text{shift}> \]

and is the preferred disassembly when \( Rn == Rm \).

Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Ws>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xs>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- \(<\text{shift}>\) For the 32-bit variant: is the amount by which to rotate, in the range 0 to 31, encoded in the "imms" field.
  For the 64-bit variant: is the amount by which to rotate, in the range 0 to 63, encoded in the "imms" field.

Operation

The description of EXTR gives the operational pseudocode for this instruction.
C6.2.154   **ROR (register)**

Rotate Right (register) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is an alias of the **RORV** instruction. This means that:

- The encodings in this description are named to match the encodings of **RORV**.
- The description of **RORV** gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when $sf = 0$.

ROR $<$Wd>, $<$Wn>, $<$Wm>

is equivalent to

RORV $<$Wd>, $<$Wn>, $<$Wm>

and is always the preferred disassembly.

### 64-bit variant

Applies when $sf = 1$.

ROR $<$Xd>, $<$Xn>, $<$ Xm>

is equivalent to

RORV $<$Xd>, $<$Xn>, $<$Xm>

and is always the preferred disassembly.

### Assembler symbols

- $<$Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<$Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<$Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- $<$Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<$Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- $<$Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

### Operation

The description of **RORV** gives the operational pseudocode for this instruction.
C6.2.155   RORV

Rotate Right Variable provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is used by the alias ROR (register). The alias is always the preferred disassembly.

### 32-bit variant

Applies when \( sf == 0 \).

\[
\text{RORV } \langle Wd \rangle, \langle Wn \rangle, \langle Wm \rangle
\]

### 64-bit variant

Applies when \( sf == 1 \).

\[
\text{RORV } \langle Xd \rangle, \langle Xn \rangle, \langle Xm \rangle
\]

#### Decode for all variants of this encoding

\[
\text{integer } d = \text{UInt}(Rd);
\]
\[
\text{integer } n = \text{UInt}(Rn);
\]
\[
\text{integer } m = \text{UInt}(Rm);
\]
\[
\text{integer } \text{datasize} = \text{if } sf == '1' \text{ then } 64 \text{ else } 32;
\]
\[
\text{ShiftType } \text{shift_type} = \text{DecodeShift}(\text{op2});
\]

#### Assembler symbols

- \( \langle Wd \rangle \) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( \langle Wn \rangle \) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \( \langle Wm \rangle \) Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- \( \langle Xd \rangle \) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( \langle Xn \rangle \) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \( \langle Xm \rangle \) Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

#### Operation

\[
\text{bits(data} \text{size}) \text{ result};
\]
\[
\text{bits(data} \text{size}) \text{ operand2} = X[m];
\]
\[
\text{result} = \text{ShiftReg}(n, \text{shift_type}, \text{UInt(operand2}) \text{ MOD dat} \text{asize});
\]
\[
X[d] = \text{result};
\]
C6.2.156   SBC

Subtract with Carry subtracts a register value and the value of NOT (Carry flag) from a register value, and writes
the result to the destination register.

This instruction is used by the alias NGC. See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when $sf == 0$.

$\text{SBC <Wd>, <Wn>, <Wm>}$

64-bit variant
Applies when $sf == 1$.

$\text{SBC <Xd>, <Xn>, <Xm>}$

Decode for all variants of this encoding

integer $d = \text{UInt}(Rd)$;
integer $n = \text{UInt}(Rn)$;
integer $m = \text{UInt}(Rm)$;
integer $\text{datasize} = \text{if } sf == \text{'1'} \text{ then 64 else 32}$;

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>NGC</td>
<td>$Rn == '11111'$</td>
</tr>
</tbody>
</table>

Assembler symbols

$<\text{Wd}>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<\text{Wn}>$ Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

$<\text{Wm}>$ Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

$<\text{Xd}>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<\text{Xn}>$ Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

$<\text{ Xm}>$ Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

Operation

bits($\text{datasize}$) result;
bits($\text{datasize}$) operand1 = $X[n]$;
bits($\text{datasize}$) operand2 = $X[m]$;
operand2 = NOT(operand2);
((result, -) = AddWithCarry(operand1, operand2, PSTATE.C));

X[d] = result;
C6.2.157  SBCS

Subtract with Carry, setting flags, subtracts a register value and the value of NOT (Carry flag) from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias NGCS. See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when \( sf = 0 \).

\[ \text{SBCS} \ <Wd>, \ <Wn>, \ <Wm> \]

64-bit variant
Applies when \( sf = 1 \).

\[ \text{SBCS} \ <Xd>, \ <Xn>, \ <Xm> \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize} &= \text{if } sf = '1' \text{ then } 64 \text{ else } 32;
\end{align*}
\]

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>NGCS</td>
<td>( Rn = '11111' )</td>
</tr>
</tbody>
</table>

Assembler symbols

\(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

\(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

\(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

Operation

\begin{align*}
\text{bits(datasize) result; } \\
\text{bits(datasize) operand1} &= X[n]; \\
\text{bits(datasize) operand2} &= X[m]; \\
\text{bits(4) nzcv; } \\
\text{operand2} &= \text{NOT}(\text{operand2});
\end{align*}
(result, nzcv) = AddWithCarry(operand1, operand2, PSTATE.C);

PSTATE.<N,Z,C,V> = nzcv;

X[d] = result;
C6.2.158 SBFIZ

Signed Bitfield Insert in Zero zeroes the destination register and copies any number of contiguous bits from a source register into any position in the destination register, sign-extending the most significant bit of the transferred value.

This instruction is an alias of the SBFM instruction. This means that:

- The encodings in this description are named to match the encodings of SBFM.
- The description of SBFM gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \) && \( N = 0 \).

\[
\text{SBFIZ} \ <Wd>, \ <Wn>, \ #<lsb>, \ #<width>
\]

is equivalent to

\[
\text{SBFM} \ <Wd>, \ <Wn>, \ #(-<lsb> \text{ MOD } 32), \ #(<width>-1)
\]

and is the preferred disassembly when \( \text{UInt}(\text{imms}) < \text{UInt}(\text{immr}) \).

64-bit variant

Applies when \( sf = 1 \) && \( N = 1 \).

\[
\text{SBFIZ} \ <Xd>, \ <Xn>, \ #<lsb>, \ #<width>
\]

is equivalent to

\[
\text{SBFM} \ <Xd>, \ <Xn>, \ #(-<lsb> \text{ MOD } 64), \ #(<width>-1)
\]

and is the preferred disassembly when \( \text{UInt}(\text{imms}) < \text{UInt}(\text{immr}) \).

Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{lsb}>\) For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31. For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- \(<\text{width}>\) For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-<\text{lsb}>. For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-<\text{lsb}>.

Operation

The description of SBFM gives the operational pseudocode for this instruction.
C6.2.159   SBFM

Signed Bitfield Move copies any number of low-order bits from a source register into the same number of adjacent bits at any position in the destination register, shifting in copies of the sign bit in the upper bits and zeros in the lower bits.

This instruction is used by the aliases ASR (immediate), SBFIZ, SBFX, SXTB, SXTH, and SXTW. See Alias conditions on page C6-669 for details of when each alias is preferred.

### 32-bit variant

Applies when \( sf = 0 \) \&\& \( N = 0 \).

\[
SBFM <Wd>, <Wn>, #<immr>, #<imms>
\]

### 64-bit variant

Applies when \( sf = 1 \) \&\& \( N = 1 \).

\[
SBFM <Xd>, <Xn>, #<immr>, #<imms>
\]

### Decode for all variants of this encoding

```python
integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize = if sf == '1' then 64 else 32;
integer R;
integer S;
bits(datasize) wmask;
bits(datasize) tmask;

if sf == '1' && N != '1' then ReservedValue();
if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0') then ReservedValue();
R = UInt(immr);
S = UInt(imms);
(wmask, tmask) = DecodeBitMasks(N, imms, immr, FALSE);
```
### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR (immediate)</td>
<td>32-bit</td>
<td>imms == '011111'</td>
</tr>
<tr>
<td>ASR (immediate)</td>
<td>64-bit</td>
<td>imms == '111111'</td>
</tr>
<tr>
<td>SBFIZ</td>
<td>-</td>
<td>UInt(imms) &lt; UInt(immr)</td>
</tr>
<tr>
<td>SBFX</td>
<td>-</td>
<td>BFXPreferred(sf, opc&lt;1&gt;, imms, immr)</td>
</tr>
<tr>
<td>SXTB</td>
<td>-</td>
<td>immr == '000000' &amp; imms == '000111'</td>
</tr>
<tr>
<td>SXTH</td>
<td>-</td>
<td>immr == '000000' &amp; imms == '001111'</td>
</tr>
<tr>
<td>SXTW</td>
<td>-</td>
<td>immr == '000000' &amp; imms == '011111'</td>
</tr>
</tbody>
</table>

### Assembler symbols
- \(<\text{Wd}>\): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Wn}>\): Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{Xd}>\): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Xn}>\): Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{imr}>\): For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field.
  For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.
- \(<\text{imms}>\): For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.
  For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 63, encoded in the "imms" field.

### Operation

```
bits(datasize) src = X[n];

// perform bitfield move on low bits
bits(datasize) bot = ROR(src, R) AND wmask;

// determine extension bits (sign, zero or dest register)
bits(datasize) top = Replicate(src<S>);

// combine extension bits and result bits
X[d] = (top AND NOT(tmask)) OR (bot AND tmask);
```
C6.2.160  SBFX

Signed Bitfield Extract extracts any number of adjacent bits at any position from a register, sign-extends them to the size of the register, and writes the result to the destination register.

This instruction is an alias of the SBFM instruction. This means that:

- The encodings in this description are named to match the encodings of SBFM.
- The description of SBFM gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf == 0 \&\& N == 0 \).

\[
\text{SBFX } \langle Wd \rangle, \langle Wn \rangle, \#<\text{lsb}>, \#<\text{width}>
\]

is equivalent to

\[
\text{SBFM } \langle Wd \rangle, \langle Wn \rangle, \#<\text{lsb}>, \#(<\text{lsb}>+<\text{width}>-1)
\]

and is the preferred disassembly when \( \text{BFXPreferred}(sf, opc<1>, \text{imms}, \text{immr}) \).

64-bit variant

Applies when \( sf == 1 \&\& N == 1 \).

\[
\text{SBFX } \langle Xd \rangle, \langle Xn \rangle, \#<\text{lsb}>, \#<\text{width}>
\]

is equivalent to

\[
\text{SBFM } \langle Xd \rangle, \langle Xn \rangle, \#<\text{lsb}>, \#(<\text{lsb}>+<\text{width}>-1)
\]

and is the preferred disassembly when \( \text{BFXPreferred}(sf, opc<1>, \text{imms}, \text{immr}) \).

Assembler symbols

- \( \langle Wd \rangle \): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( \langle Wn \rangle \): Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \( \langle Xd \rangle \): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \( \langle Xn \rangle \): Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \( \langle \text{lsb} \rangle \): For the 32-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 31. For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.
- \( \langle \text{width} \rangle \): For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-\(<\text{lsb}>\). For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-\(<\text{lsb}>\).

Operation

The description of SBFM gives the operational pseudocode for this instruction.
C6.2.161  SDIV

Signed Divide divides a signed integer register value by another signed integer register value, and writes the result to the destination register. The condition flags are not affected.

32-bit variant
Applies when $sf = 0$.
SDIV <Wd>, <Wn>, <Wm>

64-bit variant
Applies when $sf = 1$.
SDIV <Xd>, <Xn>, <Xm>

Operation

```plaintext
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];
integer result;
if IsZero(operand2) then
  result = 0;
else
  result = RoundTowardsZero(Real(Int(operand1, FALSE)) / Real(Int(operand2, FALSE)));
X[d] = result<datasize-1:0>;
```

Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Wm>` Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- `<Xm>` Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
C6.2.162   SEV

Send Event is a hint instruction. It causes an event to be signaled to all PEs in the multiprocessor system. For more information, see *Wait for Event mechanism and Send event* on page D1-1599.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 8 7 5 4 3 2 1 0 |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 1 1 0 1 0 1 0 0 0 0 0 1 1 0 1 0 0 0 1 0 0 0 1 0 0 1 1 1 1 |

System variant
SEV

Decode for this encoding
// Empty.

Operation
SendEvent();
C6.2.163   SEVL

Send Event Local is a hint instruction. It causes an event to be signaled locally without the requirement to affect other PEs in the multiprocessor system. It can prime a wait-loop which starts with a WFE instruction.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11  8 | 7 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-----------|-----------|-----------|-----------|-----|---|---|---|---|---|---|---|---|---|---|---|
|1           |1          |0          |1          |0          |0    |0  |0  |0  |1  |0  |0  |0  |1  |0  |1  |1  |1  |1  |
|            |           |            |            |            |     |CRm|   |   |   |   |   |   |   |   |   |   |   |   |
|            |           |            |            |            |     |   |   |   |   |   |   |   |   |   |   |   |   |   |
```

**System variant**

SEVL

**Decode for this encoding**

// Empty.

**Operation**

```
EventRegisterSet();
```
C6.2.164   SMADDL

Signed Multiply-Add Long multiplies two 32-bit register values, adds a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias **SMULL**. See **Alias conditions** for details of when each alias is preferred.

### 64-bit variant

SMADDL <Xd>, <Wn>, <Wm>, <Xa>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer a = UInt(Ra);

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMULL</td>
<td>Ra == '11111'</td>
</tr>
</tbody>
</table>

**Assembler symbols**

Xd > Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

Wn > Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

Wm > Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Xa > Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

**Operation**

bits(32) operand1 = X[n];
bits(32) operand2 = X[m];
bits(64) operand3 = X[a];

integer result;

result = Int(operand3, FALSE) + (Int(operand1, FALSE) * Int(operand2, FALSE));

X[d] = result<63:0>;
C6.2.165   SMC

Secure Monitor Call causes an exception to EL3.

SMC is available only for software executing at EL1 or higher. It is UNDEFINED in EL0.

If the values of HCR_EL2.TSC and SCR_EL3.SMD are both 0, execution of an SMC instruction at EL1 or higher generates a Secure Monitor Call exception, recording it in ESR_ELx, using the EC value 0x17, that is taken to EL3.

If the value of HCR_EL2.TSC is 1, execution of an SMC instruction in a Non-secure EL1 state generates an exception that is taken to EL2, regardless of the value of SCR_EL3.SMD. For more information, see Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578.

If the value of HCR_EL2.TSC is 0 and the value of SCR_EL3.SMD is 1, the SMC instruction is UNDEFINED.

| 31 30 29 28 27 26 25 24 23 22 21 20 | 1 1 0 1 0 1 0 0 0 0 0 | 5 4 3 2 1 0 | imm16 | 0 0 0 1 1 |

System variant

SMC #<imm>

Decode for this encoding

\[
\text{bits}(16) \text{ imm} = \text{imm16};
\]

Assembler symbols

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

Operation

\[
\begin{align*}
\text{if} & \ !\text{HaveEL(EL3)} \ || \ \text{PSTATE.EL} = \text{EL0} \text{ then} \\
& \text{UnallocatedEncoding();} \\
\text{AArch64.CheckForSMCTrap(imm);} \\
\text{if} & \ \text{SCR_EL3.SMD} = \text{'}1\text{'} \text{ then} \\
& \text{// SMC disabled} \\
& \text{AArch64.UndefinedFault();} \\
\text{else} \\
& \text{AArch64.CallSecureMonitor(imm);} \\
\end{align*}
\]
C6.2.166  SMNEGL

Signed Multiply-Negate Long multiplies two 32-bit register values, negates the product, and writes the result to the 64-bit destination register.

This instruction is an alias of the SMSUBL instruction. This means that:

• The encodings in this description are named to match the encodings of SMSUBL.
• The description of SMSUBL gives the operational pseudocode for this instruction.

64-bit variant

SMNEGL <Xd>, <Wn>, <Wm>

is equivalent to

SMSUBL <Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

Assembler symbols

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
<Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation

The description of SMSUBL gives the operational pseudocode for this instruction.
C6.2.167  SMSUBL

Signed Multiply-Subtract Long multiplies two 32-bit register values, subtracts the product from a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias SMNEGL. See Alias conditions for details of when each alias is preferred.

64-bit variant

SMSUBL <Xd>, <Wn>, <Wm>, <Xa>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer a = UInt(Ra);

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMNEGL</td>
<td>Ra == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

Xd Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
Wn Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
Wm Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
Xa Is the 64-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.

Operation

bits(32) operand1 = X[n];
bits(32) operand2 = X[m];
bits(64) operand3 = X[a];

integer result;

result = Int(operand3, FALSE) - (Int(operand1, FALSE) \* Int(operand2, FALSE));
X[d] = result<63:0>;
C6.2.168 SMULH

Signed Multiply High multiplies two 64-bit register values, and writes bits[127:64] of the 128-bit result to the 64-bit destination register.

\[
\begin{array}{ccccccccccccccc}
\text{bits}(64) \text{ operand1} &=& X[n]; \\
\text{bits}(64) \text{ operand2} &=& X[m]; \\
\text{integer result} &=& \\
\text{result} &=& \text{Int(operand1, FALSE)} \ast \text{Int(operand2, FALSE)}; \\
X[d] &=& \text{result}<127:64>;
\end{array}
\]

64-bit variant

\text{SMULH} <Xd>, <Xn>, <Xm>

**Decode for this encoding**

\[
\begin{array}{c}
\text{integer } d = \text{UInt(Rd)}; \\
\text{integer } n = \text{UInt(Rn)}; \\
\text{integer } m = \text{UInt(Rm)};
\end{array}
\]

**Assembler symbols**

\begin{itemize}
\item \text{Xd} \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.}
\item \text{Xn} \quad \text{Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.}
\item \text{ Xm} \quad \text{Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.}
\end{itemize}
C6.2.169  SMULL

Signed Multiply Long multiplies two 32-bit register values, and writes the result to the 64-bit destination register.

This instruction is an alias of the SMADDL instruction. This means that:

- The encodings in this description are named to match the encodings of SMADDL.
- The description of SMADDL gives the operational pseudocode for this instruction.

### 64-bit variant

SMULL <Xd>, <Wn>, <Wm>

is equivalent to

SMADDL <Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

### Assembler symbols

- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- `<Wm>` Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

### Operation

The description of SMADDL gives the operational pseudocode for this instruction.
C6.2.170   STLR

Store-Release Register stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The
instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For
information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant
Applies when size == 10.
STLR <Wt>, [<Xn|SP>{,#0}]

64-bit variant
Applies when size == 11.
STLR <Xt>, [<Xn|SP>{,#0}]

Decode for all variants of this encoding
integer n = UInt(Rn);
integer t = UInt(Rt);

integer elsize = 8 << UInt(size);
if n == 31 then
   CheckSPAlignment();
   address = SP[];
else
   address = X[n];
data = X[t];
Mem[address, elsize, AccType_ORDERED] = data;

Assembler symbols

<Wt>         Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt>         Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP>      Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
C6.2.171   STLRB

Store-Release Register Byte stores a byte from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses, see Load/Store addressing modes on page C1-128.

No offset variant

STLRB <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

bits(64) address;
bits(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
data = X[t];
Mem[address, 1, AccType_ORDERED] = data;
C6.2.172  STLRH

Store-Release Register Halfword stores a halfword from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses, see Load/Store addressing modes on page C1-128.

No offset variant

STLRH <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

bits(64) address;
bits(16) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[);
else
    address = X[n];

data = X[t];
Mem[address, 2, AccType_ORDERED] = data;
C6.2.173   STLXP

Store-Release Exclusive Pair of registers stores two 32-bit words or two 64-bit doublewords to a memory location if the PE has exclusive access to the memory address, from two registers, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See Synchronization and semaphores on page B2-108. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and, if the Store-Exclusive succeeds, it causes a single-copy atomic update of the 128-bit memory location being updated. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses see Load/Store addressing modes on page C1-128.

32-bit variant

Applies when \( sz = 0 \).

\[
\text{STLXP} \ <Wt>, <Wt1>, <Wt2>, \ [<Xn|SP>{,#0}]
\]

64-bit variant

Applies when \( sz = 1 \).

\[
\text{STLXP} \ <Wt>, <Xt1>, <Xt2>, \ [<Xn|SP>{,#0}]
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } t &= \text{UInt}(Rt); \\
\text{integer } t2 &= \text{UInt}(Rt2); & \text{// ignored by load/store single register} \\
\text{integer } s &= \text{UInt}(Rs); & \text{// ignored by all loads and store-release} \\
\text{integer } elsize &= 32 \ll \text{UInt}(sz); \\
\text{integer } datasize &= elsize \times 2;
\end{align*}
\]

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STLXP on page K1-5488.

Assembler symbols

\[
\begin{align*}
\text{<Ws>} & \quad \text{Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:} \\
& \quad 0 \quad \text{If the operation updates memory.} \\
& \quad 1 \quad \text{If the operation fails to update memory.} \\
\text{<Xt1>} & \quad \text{Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.} \\
\text{<Xt2>} & \quad \text{Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.} \\
\text{<Wt1>} & \quad \text{Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.}
\end{align*}
\]
<Rt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

Operation

```plaintext
bits(64) address;
bits( datasize ) data;

constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;

if s == t || (s == t2) then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rt_unknown = TRUE;    // store UNKNOWN value
    when Constraint_NONE rt_unknown = FALSE;      // store original value
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if s == n && n != 31 then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rn_unknown = TRUE;    // address is UNKNOWN
    when Constraint_NONE rn_unknown = FALSE;      // address is original base
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if n == 31 then
  CheckSPAlignment();
  address = SP[];
elsif rn_unknown then
  address = bits(64) UNKNOWN;
else
  address = X[n];
if rt_unknown then
  data = bits( datasize ) UNKNOWN;
else
  bits( datasize DIV 2 ) el1 = X[t];
  bits( datasize DIV 2 ) el2 = X[t2];
  data = if BigEndian() then el1:el2 else el2:el1;
bit status = '1';
// Check whether the Exclusive Monitors are set to include the
// physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
```

_iss10775_
if AArch64.ExclusiveMonitorsPass(address, dbytes) then
  // This atomic write will be rejected if it does not refer
  // to the same physical locations after address translation.
  Mem[address, dbytes, AccType_ORDERED] = data;
  status = ExclusiveMonitorsStatus();
  X[s] = ZeroExtend(status, 32);
C6.2.174   STLXR

Store-Release Exclusive Register stores a 32-bit word or a 64-bit doubleword to memory if the PE has exclusive access to the memory address, from two registers, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See Synchronization and semaphores on page B2-108. The memory access is atomic.

The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For information about memory accesses see Load/Store addressing modes on page C1-128.

32-bit variant

Applies when size == 10.

STLXR <Ws>, <Wt>, [<Xn|SP>{,#0}]

64-bit variant

Applies when size == 11.

STLXR <Ws>, <Xt>, [<Xn|SP>{,#0}]

Decode for all variants of this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);    // ignored by all loads and store-release
integer elsize = 8 << UInt(size);

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STLXR on page K1-5488.

Assembler symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

 0 If the operation updates memory.
 1 If the operation fails to update memory.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Ws> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.
Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation**

```plaintext
bits(64) address;
bits(elsize) data;
constant integer dbytes = elsize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;

if s == t then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE;    // store UNKNOWN value
        when Constraint_NONE rt_unknown = FALSE;    // store original value
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if s == n && n != 31 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rn_unknown = TRUE;    // address is UNKNOWN
        when Constraint_NONE rn_unknown = FALSE;    // address is original base
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
elsif rn_unknown then
    address = bits(64) UNKNOWN;
else
    address = X[n];

if rt_unknown then
    data = bits(elsize) UNKNOWN;
else
    data = X[t];

bit status = '1';
// Check whether the Exclusive Monitors are set to include the
// physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, dbytes) then
    // This atomic write will be rejected if it does not refer
    // to the same physical locations after address translation.
    Mem[address, dbytes, AccType_ORDERED] = data;
    status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
```

**C6.2.175   STLXRB**

Store-Release Exclusive Register Byte stores a byte from a 32-bit register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores* on page B2-108. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release* on page B2-90. For information about memory accesses see *Load/Store addressing modes* on page C1-128.

---

**No offset variant**

STLXRB `<Ws>, <Wt>, [<Xn|SP>{,#0}]`

**Decode for this encoding**

integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs); // ignored by all loads and store-release

**Notes for all encodings**

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXRB* on page K1-5489.

**Assembler symbols**

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

- 0 If the operation updates memory.
- 1 If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

**Aborts**

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- `<Ws>` is not updated.

If `AArch64.ExclusiveMonitorsPass()` returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation**

```
bits(64) address;
bias(8) data;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
```
if s == t then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rt_unknown = TRUE; // store UNKNOWN value
    when Constraint_NONE rt_unknown = FALSE; // store original value
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if s == n && n != 31 then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rn_unknown = TRUE; // address is UNKNOWN
    when Constraint_NONE rn_unknown = FALSE; // address is original base
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if n == 31 then
  CheckSPA[ignment();
  address = SP[];
elsif rn_unknown then
  address = bits(64) UNKNOWN;
else
  address = X[n];
if rt_unknown then
  data = bits(8) UNKNOWN;
else
  data = X[t];
bit status = '1';
// Check whether the Exclusive Monitors are set to include the
// physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, 1) then
  // This atomic write will be rejected if it does not refer
  // to the same physical locations after address translation.
  Mem[address, 1, AccType.ORDERED] = data;
  status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
C6.2.176   STLXRH

Store-Release Exclusive Register Halfword stores a halfword from a 32-bit register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See Synchronization and semaphores on page B2-108. The memory access is atomic. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For information about memory accesses see Load/Store addressing modes on page C1-128.

No offset variant
STLXRH <Ws>, <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding
integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);    // ignored by all loads and store-release

Notes for all encodings
For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STLXRH on page K1-5489.

Assembler symbols
<Ws>     Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:
0       If the operation updates memory.
1       If the operation fails to update memory.

<Wt>     Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP>   Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Aborts and alignment
If a synchronous Data Abort exception is generated by the execution of this instruction:
• Memory is not updated.
• <Ws> is not updated.
A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:
• If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
• Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.
If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.
Operation

bits(64) address;
bits(16) data;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;

if s == t then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rt_unknown = TRUE;    // store UNKNOWN value
    when Constraint_NONE rt_unknown = FALSE;    // store original value
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if s == n && n != 31 then
  Constraint c = ConstrainUnpredictable();
  assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_UNKNOWN rn_unknown = TRUE;    // address is UNKNOWN
    when Constraint_NONE rn_unknown = FALSE;    // address is original base
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if n == 31 then
  CheckSPAlignment();
  address = SP[];
elif rn_unknown then
  address = bits(64) UNKNOWN;
else
  address = X[n];
if rt_unknown then
  data = bits(16) UNKNOWN;
else
  data = X[t];
bit status = '1';
// Check whether the Exclusive Monitors are set to include the
// physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, 2) then
  // This atomic write will be rejected if it does not refer
  // to the same physical locations after address translation.
  Mem[address, 2, AccType_ORDERED] = data;
  status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
C6.2.177    STNP

Store Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see Load/Store addressing modes on page C1-128. For information about Non-temporal pair instructions, see Load/Store Non-temporal Pair on page C3-149.

32-bit variant
Applies when opc == 00.

STNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]

64-bit variant
Applies when opc == 10.

STNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]

**Decode for all variants of this encoding**

// Empty.

**Assembler symbols**

- `<Wt1>` is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- `<Wt2>` is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- `<Xt1>` is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xt2>` is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- `<Xn|SP>` is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<imm>` For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as `<imm>/4`.
- `<imm>` For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as `<imm>/8`.

**Shared decode for all encodings**

```c
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc<0> == '1' then UnallocatedEncoding();
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bias(64) offset = LSL(SignExtend(imm7, 64), scale);
```
Operation

bits(64) address;
bias(datasize) data1;
bias(datasize) data2;
constant integer dbytes = datasize DIV 8;

if n == 31 then
  CheckSPAinement();
  address = SP[];
else
  address = X[n];

address = address + offset;

data1 = X[t];
data2 = X[t2];
Mem[address, dbytes, AccType_STREAM] = data1;
Mem[address+dbytes, dbytes, AccType_STREAM] = data2;
C6.2.178 STP

Store Pair of Registers calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes on page C1-128.*

**Post-index**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x 0 1 0 1</td>
<td>0 0 1 0</td>
<td>imm7</td>
<td>Rt2</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>opc</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when opc == 00.

STP <Wt1>, <Wt2>, [<Xn|SP>], #<imm>

**64-bit variant**

Applies when opc == 10.

STP <Xt1>, <Xt2>, [<Xn|SP>], #<imm>

**Decode for all variants of this encoding**

boolean wback = TRUE;
boolean postindex = TRUE;

**Pre-index**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x 0 1 0 1</td>
<td>0 0 1 1</td>
<td>0 imm7</td>
<td>Rt2</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>opc</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**32-bit variant**

Applies when opc == 00.

STP <Wt1>, <Wt2>, [<Xn|SP>], #<imm>!

**64-bit variant**

Applies when opc == 10.

STP <Xt1>, <Xt2>, [<Xn|SP>], #<imm>!

**Decode for all variants of this encoding**

boolean wback = TRUE;
boolean postindex = FALSE;

**Signed offset**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x 0 1 0 1</td>
<td>0 1 0 0</td>
<td>imm7</td>
<td>Rt2</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>opc</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
32-bit variant

Applies when opc == 00.

STP <Wt1>, <Wt2>, [{<Xn|SP>{, #<imm>}}]

64-bit variant

Applies when opc == 10.

STP <Xt1>, <Xt2>, [{<Xn|SP>{, #<imm>}}]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STP on page K1-5488.

Assembler symbols

<Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();
integer scale = 2 + UInt(opc<1>);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);

Operation for all encodings

bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
if wback && (t == n || t2 == n) && n != 31 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_NONE    rt_unknown = FALSE;    // value stored is pre-writeback
        when Constraint_UNKNOWN rt_unknown = TRUE;    // value stored is UNKNOWN
        when Constraint_UNDEF   UnallocatedEncoding();
        when Constraint_NOP     EndOfInstruction();
    if n == 31 then
        CheckSPAlignment();
    else
        address = X[n];
    if !postindex then
        address = address + offset;
    if rt_unknown && t == n then
        data1 = bits(datasize) UNKNOWN;
    else
        data1 = X[t];
    if rt_unknown && t2 == n then
        data2 = bits(datasize) UNKNOWN;
    else
        data2 = X[t2];
    Mem[address, dbytes, AccType_NORMAL] = data1;
    Mem[address+dbytes, dbytes, AccType_NORMAL] = data2;
    if wback then
        if postindex then
            address = address + offset;
        if n == 31 then
            SP[] = address;
        else
            X[n] = address;
C6.2.179   STR (immediate)

Store Register (immediate) stores a word or a doubleword from a register to memory. The address that is used for
the store is calculated from a base register and an immediate offset. For information about memory accesses, see
Load/Store addressing modes on page C1-128.

Post-index

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th></th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>x</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>size</td>
<td>opc</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

32-bit variant

Applies when size == 10.

STR <Wt>, [<Xn|SP>], #<simm>

64-bit variant

Applies when size == 11.

STR <Xt>, [<Xn|SP>], #<simm>

Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);

Pre-index

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th></th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>x</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>size</td>
<td>opc</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

32-bit variant

Applies when size == 10.

STR <Wt>, [<Xn|SP>], #<simm>!

64-bit variant

Applies when size == 11.

STR <Xt>, [<Xn|SP>], #<simm>!

Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
unsigned offset

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

size | opc
---|---

32-bit variant

Applies when size == 10.

STR <Wt>, [<Xn|SP>{, #<pimm>}]

64-bit variant

Applies when size == 11.

STR <Xt>, [<Xn|SP>{, #<pimm>}]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
<pimm> For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.
For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer datasize = 8 << scale;

Operation for all encodings

bits(64) address;
bits(datasize) data;
boolean rt_unknown = FALSE;

if wback && n == t && n != 31 then
  c = ConstrainUnpredictable();
  assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
  case c of
    when Constraint_NONE rt_unknown = FALSE; // value stored is original value
    when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
    when Constraint_UNDEF UnallocatedEncoding();
    when Constraint_NOP EndOfInstruction();
if n == 31 then


CheckSPAignment();
    address = SP[];
else
    address = X[n];
if !postindex then
    address = address + offset;
if rt_unknown then
    data = bits(datasize) UNKNOWN;
else
    data = X[t];
Mem[address, datasize DIV 8, AccType_NORMAL] = data;
if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
C6.2.180   STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.

\[
\begin{array}{ccccccccccccc}
\end{array}
\]

\[
\begin{array}{cccccccc}
1 & x & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & \text{Rm} & \text{option} & S & 1 & 0 & \text{Rn} & \text{Rt}
\end{array}
\]

**32-bit variant**

Applies when \( \text{size} = 10 \).

\[
\text{STR} \ <Wt>, \ [<Xn|SP>, \ (<Wm>|<Xm>)\{, \ <\text{extend}\ \{<\text{amount}\}\}
\]

**64-bit variant**

Applies when \( \text{size} = 11 \).

\[
\text{STR} \ <Xt>, \ [<Xn|SP>, \ (<Wm>|<Xm>)\{, \ <\text{extend}\ \{<\text{amount}\}\}
\]

**Decode for all variants of this encoding**

\[
\text{integer scale} = \text{UInt}(\text{size});
\]

\[
\text{if option}<0> = '0' \text{ then UnallocatedEncoding();} \quad // \text{sub-word index}
\]

\[
\text{ExtendType extend_type} = \text{DecodeRegExtend(option)};
\]

\[
\text{integer shift} = \text{if S} == '1' \text{ then scale else 0;}
\]

**Assembler symbols**

- \( <Wt> \) Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- \( <Xt> \) Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- \( <Xn|SP> \) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- \( <Wm> \) When \( \text{option}<0> \) is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- \( <Xm> \) When \( \text{option}<0> \) is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- \( <\text{extend}\) Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when \( <\text{amount}\) is omitted. encoded in the "option" field. It can have the following values:
  - \( \text{UXTW} \) when \( \text{option} = 010 \)
  - \( \text{LSL} \) when \( \text{option} = 011 \)
  - \( \text{SXTW} \) when \( \text{option} = 110 \)
  - \( \text{SXTX} \) when \( \text{option} = 111 \)
- \( <\text{amount}> \) For the 32-bit variant: is the index shift amount, optional only when \( <\text{extend}> \) is not LSL. Where it is permitted to be optional, it defaults to \#0. It is encoded in the "S" field. It can have the following values:
  - \#0 when \( S = 0 \)
  - \#2 when \( S = 1 \)
For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

- #0 when S = 0
- #3 when S = 1

**Shared decode for all encodings**

```plaintext
classic
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);

integer datasize = 8 << scale;
```

**Operation**

```plaintext
classic
bits(64) offset = ExtendReg(m, extend_type, shift);
bits(64) address;
bits(datasize) data;

if n == 31 then
    CheckSPAignment();
else
    address = X[n];

address = address + offset;

data = X[t];
Mem[address, datasize DIV 8, AccType_NORMAL] = data;
```
C6.2.181 STRB (immediate)

Store Register Byte (immediate) stores the least significant byte of a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see Load/Store addressing modes on page C1-128.

### Post-index

```
| 31 30 29 28|27 26 25 24|23 22 21 20|  |
| 0 0 1 1 1 | 0 0 0 0 0 0 | imm9 | 0 1 |
| size | opc |
```

#### Post-index variant

STRB <Rt>, [<Xn|SP>], #<imm>

#### Decode for this encoding

```java
boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);
```

### Pre-index

```
| 31 30 29 28|27 26 25 24|23 22 21 20|  |
| 0 0 1 1 1 | 0 0 0 0 0 0 | imm9 | 1 1 |
| size | opc |
```

#### Pre-index variant

STRB <Rt>, [<Xn|SP>, #<imm>]

#### Decode for this encoding

```java
boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);
```

### Unsigned offset

```
| 31 30 29 28|27 26 25 24|23 22 21|  |
| 0 0 1 1 1 | 0 0 1 0 0 | imm12 | Rn |
| size | opc |
```

#### Unsigned offset variant

STRB <Rt>, [<Xn|SP>{, #<pimm>}

#### Decode for this encoding

```java
boolean wback = FALSE;
boolean postindex = FALSE;
bits(64) offset = LSL(ZeroExtend(imm12, 64), 0);
```
Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K.1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STRB (immediate) on page K1-5490.

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

<pimm> Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

Shared decode for all encodings

\[
\text{integer } n = \text{UInt}(Rn);
\text{integer } t = \text{UInt}(Rt);
\]

Operation for all encodings

\[
\begin{align*}
\text{bits(64) address;}
\text{bits(8) data;}
\text{boolean } rt\_unknown = \text{FALSE};
\end{align*}
\]

if wback && n == t && n != 31 then
\[
\begin{align*}
c &= \text{ConstrainUnpredictable();}
\text{assert } c \in \{\text{Constraint\_NONE}, \text{Constraint\_UNKNOWN}, \text{Constraint\_UNDEF}, \text{Constraint\_NOP}\};
\text{case } c \text{ of}
\end{align*}
\]

 when Constraint\_NONE rt\_unknown = FALSE; // value stored is original value
 when Constraint\_UNKNOWN rt\_unknown = TRUE; // value stored is UNKNOWN
 when Constraint\_UNDEF UnallocatedEncoding();
 when Constraint\_NOP EndOfInstruction();

if n == 31 then
\[
\begin{align*}
\text{CheckSPA}lignment();
\text{address} = \text{SP}[];
\end{align*}
\]
else
\[
\begin{align*}
\text{address} = \text{X}[n];
\end{align*}
\]

if !postindex then
\[
\begin{align*}
\text{address} = \text{address} + \text{offset};
\end{align*}
\]

if rt\_unknown then
\[
\begin{align*}
\text{data} = \text{bits(8)} \text{ UNKNOWN};
\end{align*}
\]
else
\[
\begin{align*}
\text{data} = \text{X}[t];
\text{Mem}[\text{address}, 1, \text{AccType\_NORMAL}] = \text{data};
\end{align*}
\]

if wback then
\[
\begin{align*}
\text{if } \text{postindex then}
\text{address} = \text{address} + \text{offset};
\text{if } n == 31 \text{ then}
\text{SP}[] = \text{address};
\text{else}
\text{X}[n] = \text{address};
\end{align*}
\]
C6.2.182   STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a 32-bit register to the calculated address. For information about memory accesses, see Load/Store addressing modes on page C1-128.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.

Extended register variant

Applies when option != 011.

STRB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]

Shifted register variant

Applies when option == 011.

STRB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}]
Operation

bits(64) offset = ExtendReg(m, extend_type, 0);
bits(64) address;
bits(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data = X[t];
Mem[address, 1, AccType_NORMAL] = data;
C6.2.183 STRH (immediate)

Store Register Halfword (immediate) stores the least significant halfword of a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Post-index

```
| 31 30 29 28|27 26 25 24|23 22 21 20|   | 12|11 10 9 | 5 4 | 0 |
+------------+------------+------------+---+---+-------+-----+---+
| 0 1 1 1 1 | 0 0 0 0 0 0 | imm9      | 0 1| Rn|       | Rt |
+------------+------------+------------+---+---+-------+-----+---+
```

Post-index variant

STRH <Wt>, [<Xn|SP>], #<simm>

Decode for this encoding

```java
boolean wback = TRUE;
boolean postindex = TRUE;
bias(64) offset = SignExtend(imm9, 64);
```

Pre-index

```
| 31 30 29 28|27 26 25 24|23 22 21 20|   | 12|11 10 9 | 5 4 | 0 |
+------------+------------+------------+---+---+-------+-----+---+
| 0 1 1 1 1 | 0 0 0 0 0 0 | imm9      | 1 1| Rn|       | Rt |
+------------+------------+------------+---+---+-------+-----+---+
```

Pre-index variant

STRH <Wt>, [<Xn|SP>, #<simm>]

Decode for this encoding

```java
boolean wback = TRUE;
boolean postindex = FALSE;
bias(64) offset = SignExtend(imm9, 64);
```

Unsigned offset

```
| 31 30 29 28|27 26 25 24|23 22 21 20|   |   | 10 9 | 5 4 | 0 |
+------------+------------+------------+---+---+-----+-----+---+
| 0 1 1 1 1 | 0 0 1 0 0 0 | imm12     | Rn | Rt |
+------------+------------+------------+---+---+-----+-----+---+
```

Unsigned offset variant

STRH <Wt>, [<Xn|SP>{, #<pimm}>]

Decode for this encoding

```java
boolean wback = FALSE;
boolean postindex = FALSE;
bias(64) offset = LSL(ZeroExtend(imm12, 64), 1);
```
Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STRH (immediate) on page K1-5490.

Assembler symbols

\(<Wt>\) Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
\(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
\(<\text{sim}m>\) Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
\(<\text{pimm}>\) Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as \(<\text{pimm}>/2\).

Shared decode for all encodings

```
integer n = UInt(Rn);
integer t = UInt(Rt);
```

Operation for all encodings

```
binary(64) address;
binary(16) data;
boolean rt_unknown = FALSE;  
if wback && n == t && n != 31 then  
c = ConstrainUnpredictable();  
assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};  
case c of  
  when Constraint_NONE rt_unknown = FALSE; // value stored is original value  
  when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN  
  when Constraint_UNDEF UnallocatedEncoding();  
  when Constraint_NOP EndOfInstruction();  
if n == 31 then  
  CheckSPAlignment();  
  address = SP[];
else  
  address = X[n];
if !postindex then  
  address = address + offset;
if rt_unknown then  
  data = binary(16) UNKNOWN;
else  
  data = X[t];  
Mem[address, 2, AccType_NORMAL] = data;
if wback then  
  if postindex then  
    address = address + offset;
  if n == 31 then  
    SP[] = address;
  else  
    X[n] = address;
```
## C6.2.184 STRH (register)

Store Register Halfword (register) calculates an address from a base register value and an offset register value, and stores a halfword from a 32-bit register to the calculated address. For information about memory accesses, see *Load/Store addressing modes on page C1-128.*

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.

### 32-bit variant

```
STRH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
```

### Decode for this encoding

```c
if option<1> == '0' then UnallocatedEncoding(); // sub-word index
ExtendTime extend_type = DecodeRegExtender(option);
integer shift = if S == '1' then 1 else 0;
```

### Assembler symbols

- `<Wt>`: Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xn|SP>`: Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<Wm>`: When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- `<Xm>`: When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- `<extend>`: Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when `<amount>` is omitted, encoded in the "option" field. It can have the following values:
  - UXTW when option = 010
  - LSL when option = 011
  - SXTW when option = 110
  - SXTX when option = 111
- `<amount>`: Is the index shift amount, optional only when `<extend>` is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
  - #0 when S = 0
  - #1 when S = 1

### Shared decode for all encodings

```c
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
```
Operation

bits(64) offset = ExtendReg(m, extend_type, shift);
bits(64) address;
bits(16) data;

if n == 31 then
    CheckSPAignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data = X[t];
Mem[address, 2, AccType_NORMAL] = data;
C6.2.185   STTR  

Store Register (unprivileged) stores a word or doubleword from a register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant
Applies when size == 10.

STTR <Wt>, [<Xn|SP>{, #<simm>}]  

64-bit variant
Applies when size == 11.

STTR <Xt>, [<Xn|SP>{, #<simm>}]  

Decode for all variants of this encoding

integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer datasize = 8 << scale;

Operation

bits(64) address;
bits(datasize) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
address = address + offset;
data = X[t];
Mem[address, datasize DIV 8, AccType_UNPRIV] = data;
C6.2.186   STTRB

Store Register Byte (unprivileged) stores a byte from a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission is for the Exception level at which the instruction is executed. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant
STTRB <Wt>, [<Xn|SP>{, #<simm>}]

Decode for this encoding
bits(64) offset = SignExtend(imm9, 64);

Assembler symbols
<Wt>   Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings
integer n = UInt(Rn);
integer t = UInt(Rt);

Operation
bits(64) address;
bv8 data;

if n == 31 then
   CheckSPAlignment();
   address = SP[];
else
   address = X[n];

address = address + offset;
data = X[t];
Mem[address, 1, AccType_UNPRIV] = data;
C6.2.187   STTRH

Store Register Halfword (unprivileged) stores a halfword from a 32-bit register to memory. The address that is used
for the store is calculated from a base register and an immediate offset.

When executed at EL1, the memory access is restricted as if execution was at EL0. Otherwise, the access permission
is for the Exception level at which the instruction is executed. For information about memory accesses, see
Load/Store addressing modes on page C1-128.

Unscaled offset variant

STTRH <Wt>, [<Xn|SP>{, #<simm>}]  

Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded
in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(16) data;

if n == 31 then
    CheckSPAAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;
data = X[t];
Mem[address, 2, AccType_UNPRIV] = data;
C6.2.188   STUR

Store Register (unscaled) calculates an address from a base register value and an immediate offset, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

32-bit variant
Applies when size == 10.
STUR <Wt>, [<Xn|SP>{, #<simm>}]  

64-bit variant
Applies when size == 11.
STUR <Xt>, [<Xn|SP>{, #<simm>}]ug

Decode for all variants of this encoding
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings
integer n = UInt(Rn);
integer t = UInt(Rt);
integer datasize = 8 << scale;

Operation
bits(64) address;
bits(datasize) data;
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
address = address + offset;
data = X[t];
Mem[address, datasize DIV 8, AccType_NORMAL] = data;
C6.2.189   STURB

Store Register Byte (unscaled) calculates an address from a base register value and an immediate offset, and stores a byte to the calculated address, from a 32-bit register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant
STURB <Wt>, [<Xn|SP>{, #<simm>}]

Decode for this encoding
bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt>     Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP>   Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm>   Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bites(8) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;
data = X[t];
Mem[address, 1, AccType_NORMAL] = data;
C6.2.190  STURH

Store Register Halfword (unscaled) calculates an address from a base register value and an immediate offset, and stores a halfword to the calculated address, from a 32-bit register. For information about memory accesses, see Load/Store addressing modes on page C1-128.

Unscaled offset variant

STURH <Wt>, [<Xn|SP>{, #<simm>}]  

Decode for this encoding

bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);

Operation

bits(64) address;
bits(16) data;
if n == 31 then
   CheckSPAignment();
   address = SP[];
else
   address = X[n];
address = address + offset;
data = X[t];
Mem[address, 2, AccType_NORMAL] = data;
C6.2.191 STXP

Store Exclusive Pair of registers stores two 32-bit words or two 64-bit doublewords from two registers to a memory location if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See Synchronization and semaphores on page B2-108. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and, if the Store-Exclusive succeeds, it causes a single-copy atomic update of the 128-bit memory location being updated. For information about memory accesses see Load/Store addressing modes on page C1-128.

32-bit variant

 Applies when sz == 0.

STXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}]

64-bit variant

 Applies when sz == 1.

STXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}]

Decode for all variants of this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);        // ignored by load/store single register
integer s = UInt(Rs);        // ignored by all loads and store-release

integer elsize = 32 << UInt(sz);
integer datasize = elsize * 2;

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STXP on page K1-5490.

Assembler symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0 If the operation updates memory.
1 If the operation fails to update memory.

<Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

**Aborts and alignment**

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- \(<Ws>\) is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If `AArch64.ExclusiveMonitorsPass()` returns `TRUE`, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If `AArch64.ExclusiveMonitorsPass()` returns `FALSE` and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation**

```plaintext
bits(64) address;
bits(datasize) data;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
if s == t || (s == t2) then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE;    // store UNKNOWN value
        when Constraint_NONE rt_unknown = FALSE;    // store original value
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();
    if s == n && n != 31 then
        Constraint c = ConstrainUnpredictable();
        assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
        case c of
            when Constraint_UNKNOWN rn_unknown = TRUE;    // address is UNKNOWN
            when Constraint_NONE rn_unknown = FALSE;    // address is original base
            when Constraint_UNDEF UnallocatedEncoding();
            when Constraint_NOP EndOfInstruction();
    if n == 31 then
        CheckSPAlignment();
        address = SP[];
    elseif rn_unknown then
        address = bits(64) UNKNOWN;
    else
        address = X[n];
    if rt_unknown then
        data = bits(datasize) UNKNOWN;
    else
        bits(datasize DIV 2) el1 = X[t];
        bits(datasize DIV 2) el2 = X[t2];
        data = if BigEndian() then el1:el2 else el2:el1;
    bit status = '1';
    // Check whether the Exclusive Monitors are set to include the
    // physical memory locations corresponding to virtual address
    // range [address, address+dbytes-1].
    if AArch64.ExclusiveMonitorsPass(address, dbytes) then
        // This atomic write will be rejected if it does not refer
        // to the same physical locations after address translation.
```

// Check whether the Exclusive Monitors are set to include the
// physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, dbytes) then
    // This atomic write will be rejected if it does not refer
    // to the same physical locations after address translation.
Mem[address, dbytes, AccType_ATOMIC] = data;
status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
C6.2.192 STXR

Store Exclusive Register stores a 32-bit word or a 64-bit doubleword from a register to memory if the PE has
exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store
was performed. See Synchronization and semaphores on page B2-108. For information about memory accesses see
Load/Store addressing modes on page C1-128.

32-bit variant

Applies when size == 10.

STXR <Ws>, <Wt>, [<Xn|SP>{,#0}]

64-bit variant

Applies when size == 11.

STXR <Ws>, <Xt>, [<Xn|SP>{,#0}]

Decode for all variants of this encoding

```c
integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);    // ignored by all loads and store-release
integer elsize = 8 << UInt(size);
```

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1
Architectural Constraints on UNPREDICTABLE behaviors, and particularly STXR on page K1-5491.

Assembler symbols

- `<Ws>` Is the 32-bit name of the general-purpose register into which the status result of the store exclusive
  is written, encoded in the "Rs" field. The value returned is:
  - 0 If the operation updates memory.
  - 1 If the operation fails to update memory.
- `<Xt>` Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Wt>` Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- `<Ws>` is not updated.
Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If `AArch64.ExclusiveMonitorsPass()` returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If `AArch64.ExclusiveMonitorsPass()` returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation**

```plaintext
bits(64) address;
bits(elsize) data;
constant integer dbytes = elsize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;

if s == t then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE; // store UNKNOWN value
        when Constraint_NONE rt_unknown = FALSE; // store original value
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if s == n && n != 31 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rn_unknown = TRUE; // address is UNKNOWN
        when Constraint_NONE rn_unknown = FALSE; // address is original base
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
elsif rn_unknown then
    address = bits(64) UNKNOWN;
else
    address = X[n];

if rt_unknown then
    data = bits(elsize) UNKNOWN;
else
    data = X[t];

bit status = '1';
// Check whether the Exclusive Monitors are set to include the
// physical memory locations corresponding to virtual address
// range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, dbytes) then
    // This atomic write will be rejected if it does not refer
    // to the same physical locations after address translation.
    Mem[address, dbytes, AccType_ATOMIC] = data;
    status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
```
C6.2.193    STXRB

Store Exclusive Register Byte stores a byte from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See Synchronization and semaphores on page B2-108. The memory access is atomic.

For information about memory accesses see Load/Store addressing modes on page C1-128.

No offset variant

STXRB <Ws>, <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);    // ignored by all loads and store-release

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly STXRB on page K1-5491.

Assembler symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

0    If the operation updates memory.
1    If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Aborts

If a synchronous Data Abort exception is generated by the execution of this instruction:

• Memory is not updated.
• <Ws> is not updated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

Operation

bits(64) address;
bits(8) data;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;

if s == t then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN
            rt_unknown = TRUE;  // store UNKNOWN value
        when Constraint_NONE
            rt_unknown = FALSE;  // store original value
        when Constraint_UNDEF
            UnallocatedEncoding();
        when Constraint_NOP
            EndOfInstruction();
    endcase;

if s == n && n ̸= 31 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN
            rn_unknown = TRUE;  // address is UNKNOWN
        when Constraint_NONE
            rn_unknown = FALSE;  // address is original base
        when Constraint_UNDEF
            UnallocatedEncoding();
        when Constraint_NOP
            EndOfInstruction();
    endcase;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
elsif rn_unknown then
    address = bits(64) UNKNOWN;
else
    address = X[n];

if rt_unknown then
    data = bits(8) UNKNOWN;
else
    data = X[t];

bit status = '1';
// Check whether the Exclusive Monitors are set to include the physical memory locations corresponding to virtual address range [address, address+dbytes-1].
if AArch64.ExclusiveMonitorsPass(address, 1) then
    // This atomic write will be rejected if it does not refer to the same physical locations after address translation.
    Mem[address, 1, AccType_ATOMIC] = data;
    status = ExclusiveMonitorsStatus();
X[s] = ZeroExtend(status, 32);
C6.2.194 STXRH

Store Exclusive Register Halfword stores a halfword from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See Synchronization and semaphores on page B2-108. The memory access is atomic.

For information about memory accesses see Load/Store addressing modes on page C1-128.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 1 0 0 0 0 0 0 0</td>
<td>Rs 0 1 0 1 1 0 1 0 0 0</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

No offset variant

STXRH <Ws>, <Wt>, [<Xn|SP>{,#0}]

Decode for this encoding

integer n = UInt(Rn);
integer t = UInt(Rt);
integer s = UInt(Rs);   // ignored by all loads and store-release

Assembler symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:
0 If the operation updates memory.
1 If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

• Memory is not updated.
• <Ws> is not updated.

A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

• If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
• Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

Operation

bits(64) address;
bits(16) data;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
if s == t then
    \begin{enumerate}
    \item \textbf{Constraint} c = \text{ConstrainUnpredictable}();
      
    \item assert c \text{ IN \{Constraint\_UNKNOWN, Constraint\_NONE, Constraint\_UNDEF, Constraint\_NOP\}};
    \item case c of
      \begin{enumerate}
      \item when Constraint\_UNKNOWN rt\_unknown = TRUE; // store UNKNOWN value
      \item when Constraint\_NONE rt\_unknown = FALSE; // store original value
      \item when Constraint\_UNDEF \text{ UnallocatedEncoding}();
      \item when Constraint\_NOP \text{ EndOfInstruction}();
      \end{enumerate}
    \end{enumerate}

if s == n && n != 31 then
    \begin{enumerate}
    \item \textbf{Constraint} c = \text{ConstrainUnpredictable}();
      
    \item assert c \text{ IN \{Constraint\_UNKNOWN, Constraint\_NONE, Constraint\_UNDEF, Constraint\_NOP\}};
    \item case c of
      \begin{enumerate}
      \item when Constraint\_UNKNOWN rn\_unknown = TRUE; // address is UNKNOWN
      \item when Constraint\_NONE rn\_unknown = FALSE; // address is original base
      \item when Constraint\_UNDEF \text{ UnallocatedEncoding}();
      \item when Constraint\_NOP \text{ EndOfInstruction}();
      \end{enumerate}
    \end{enumerate}

if n == 31 then
    \begin{enumerate}
    \item \text{CheckSPAAlignment}();
      \item address = SP[];
    \item elsif rn\_unknown then
      \item address = \text{bits(64) UNKNOWN};
    \item else
      \item address = X[n];
    \end{enumerate}

if rt\_unknown then
    \begin{enumerate}
    \item data = \text{bits(16) UNKNOWN};
    \item else
      \item data = X[t];
    \end{enumerate}

\begin{enumerate}
\item bit status = '1';
\item // Check whether the Exclusive Monitors are set to include the
\item // physical memory locations corresponding to virtual address
\item // range [address, address+dbytes-1].
\item if AArch64.ExclusiveMonitorsPass(address, 2) then
      \item // This atomic write will be rejected if it does not refer
      \item // to the same physical locations after address translation.
      \item Mem[\text{address, 2, AccType\_ATOMIC}] = data;
      \item status = ExclusiveMonitorsStatus();
      \item X[s] = \text{ZeroExtend}(status, 32);
\end{enumerate}
C6.2.195  SUB (extended register)

Subtract (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value, and writes the result to the destination register. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{SUB} \ <Wd|WSP>, \ <Wn|WSP>, \ <Wm>{, \ <extend> \ {#<amount>}}
\]

64-bit variant

Applies when \( sf = 1 \).

\[
\text{SUB} \ <Xd|SP>, \ <Xn|SP>, \ <R><m>{, \ <extend> \ {#<amount>}}
\]

Decode for all variants of this encoding

\[
\begin{align*}
&\text{integer } d = \text{UInt}(Rd); \\
&\text{integer } n = \text{UInt}(Rn); \\
&\text{integer } m = \text{UInt}(Rm); \\
&\text{integer datasize} = \text{if } sf == '1' \text{ then 64 else 32}; \\
&\text{ExtendType extend_type} = \text{DecodeRegExtend}(option); \\
&\text{integer shift} = \text{UInt}(imm3); \\
&\text{if shift} > 4 \text{ then ReservedValue();}
\end{align*}
\]

Assembler symbols

\[
\begin{align*}
&Wd\,|\,WSP & \text{Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.} \\
&Wn\,|\,WSP & \text{Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.} \\
&Wm & \text{Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.} \\
Xd\,|\,SP & \text{Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.} \\
Xn\,|\,SP & \text{Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.} \\
&R & \text{Is a width specifier, encoded in the "option" field. It can have the following values:} \\
&W & \text{when option} = 00x \\
&W & \text{when option} = 010 \\
X & \text{when option} = x11 \\
&W & \text{when option} = 10x \\
&W & \text{when option} = 110 \\
&m & \text{Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.}
\end{align*}
\]
For the 32-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:

- UXTB when option = 000
- UXTH when option = 001
- LSL|UXTW when option = 010
- UTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rd" or "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:

- UXTB when option = 000
- UXTH when option = 001
- UXTW when option = 010
- LSL|UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rd" or "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UTX when "option" is '011'.

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

**Operation**

```plaintext
bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] else X[n];
bits(datasize) operand2 = ExtendReg(m, extend_type, shift);

operand2 = NOT(operand2);
(result, -) = AddWithCarry(operand1, operand2, '1');

if d == 31 then
    SP[] = result;
else
    X[d] = result;
```
C6.2.196   SUB (immediate)

Subtract (immediate) subtracts an optionally-shifted immediate value from a register value, and writes the result to
the destination register.

\[
\begin{array}{cccccc}
\text{op} & \text{S} & \text{sf} & 1 & 0 & 0 & 0 & 1 & \text{shift} & \text{imm12} & \text{Rn} & \text{Rd} \\
\hline
0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

32-bit variant

Applies when \( sf = 0 \).

\[
\text{SUB} \ <Wd|WSP>, \ <Wn|WSP>, \ #<imm>{, <shift>} 
\]

64-bit variant

Applies when \( sf = 1 \).

\[
\text{SUB} \ <Xd|SP>, \ <Xn|SP>, \ #<imm>{, <shift>} 
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{datasize} &= \text{if } sf = '1' \text{ then 64 else 32; } \\
\text{bits(} \text{datasize} \text{) } \text{imm}; \\
\text{case } \text{shift} \text{ of} \\
& \quad \text{when '00' } \text{imm} = \text{ZeroExtend}(\text{imm12}, \text{datasize}); \\
& \quad \text{when '01' } \text{imm} = \text{ZeroExtend}(\text{imm12:Zeros(12)}, \text{datasize}); \\
& \quad \text{when '1x' } \text{ReservedValue();} \\
\end{align*}
\]

Assembler symbols

\[
\begin{align*}
<Wd|WSP> & \quad \text{Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.} \\
<Wn|WSP> & \quad \text{Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.} \\
<Xd|SP> & \quad \text{Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.} \\
<Xn|SP> & \quad \text{Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.} \\
<imm> & \quad \text{Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.} \\
<shift> & \quad \text{Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift" field. It can have the following values:} \\
\quad & \text{LSL #0 when shift = 00} \\
\quad & \text{LSL #12 when shift = 01} \\
\quad & \text{The encoding shift = 1x is reserved.} 
\end{align*}
\]

Operation

\[
\begin{align*}
\text{bits(} \text{datasize} \text{) } \text{result}; \\
\text{bits(} \text{datasize} \text{) } \text{operand1} &= \text{if } n = 31 \text{ then } \text{SP[]} \text{ else } \text{X}[n]; \\
\text{bits(} \text{datasize} \text{) } \text{operand2}; \\
\end{align*}
\]
operand2 = \texttt{NOT}(\texttt{imm});
(result, -) = \texttt{AddWithCarry}(\texttt{operand1}, \texttt{operand2}, '1');

if d == 31 then
  \texttt{SP}[d] = result;
else
  \texttt{X[d]} = result;
C6.2.197   SUB (shifted register)

Subtract (shifted register) subtracts an optionally-shifted register value from a register value, and writes the result to the destination register.

This instruction is used by the alias NEG (shifted register). See Alias conditions for details of when each alias is preferred.

32-bit variant
Applies when \( sf == 0 \).

\[
\text{SUB } <Wd>, <Wn>, <Wm>{, <shift> \#<amount>}
\]

64-bit variant
Applies when \( sf == 1 \).

\[
\text{SUB } <Xd>, <Xn>, <Xm>{, <shift> \#<amount>}
\]

Decode for all variants of this encoding

integer \( d = \text{UInt}(Rd) \);
integer \( n = \text{UInt}(Rn) \);
integer \( m = \text{UInt}(Rm) \);
integer datasize = if \( sf == '1' \) then 64 else 32;
if \( shift == '11' \) then ReservedValue();
if \( sf == '0' \) \&\& \( \text{imm6<5>} == '1' \) then ReservedValue();

ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>NEG (shifted register)</td>
<td>Rn == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

- \(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
<shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:

- **LSL** when shift = 00
- **LSR** when shift = 01
- **ASR** when shift = 10

The encoding shift = 11 is reserved.

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

**Operation**

```plaintext
bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);

operand2 = NOT(operand2);
(result, -) = AddWithCarry(operand1, operand2, '1');

X[d] = result;
```
C6.2.198 SUBS (extended register)

Subtract (extended register), setting flags, subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value, and writes the result to the destination register. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result.

This instruction is used by the alias CMP (extended register). See for details of when each alias is preferred.

32-bit variant
Applies when sf == 0.

```
SUBS <Wd>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
```

64-bit variant
Applies when sf == 1.

```
SUBS <Xd>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
```

To decode for all variants of this encoding:

1. integer d = UInt(Rd);
2. integer n = UInt(Rn);
3. integer m = UInt(Rm);
4. integer datasize = if sf == '1' then 64 else 32;
5. ExtendType extend_type = DecodeRegExtend(option);
6. integer shift = UInt(imm3);
7. if shift > 4 then ReservedValue();

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMP (extended register)</td>
<td>Rd == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn|WSP>` Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- `<Wm>` Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn|SP>` Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- `<R>` Is a width specifier, encoded in the "option" field. It can have the following values:
  - W when option = 00x
  - W when option = 010
X when option = x11
W when option = 10x
W when option = 110

<extend> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.

For the 32-bit variant: the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:
- UXTB when option = 000
- UXTH when option = 001
- LSL|UXTW when option = 010
- UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:
- UXTB when option = 000
- UXTH when option = 001
- UXTW when option = 010
- LSL|UXTX when option = 011
- SXTB when option = 100
- SXTH when option = 101
- SXTW when option = 110
- SXTX when option = 111

If "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTX when "option" is '011'.

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

Operation

bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] else X[n];
bits(datasize) operand2 = ExtendReg(m, extend_type, shift);
bits(4) nzcv;

operand2 = NOT(operand2);
(result, nzcv) = AddWithCarry(operand1, operand2, '1');

PSTATE.<N,Z,C,V> = nzcv;
X[d] = result;
C6.2.199   SUBS (immediate)

Subtract (immediate), setting flags, subtracts an optionally-shifted immediate value from a register value, and writes
the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias CMP (immediate). See Alias conditions for details of when each alias is
preferred.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>imm12</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

32-bit variant

Applies when sf == 0.

SUBS <Wd>, <Wn|WSP>, #<imm>{, <shift>}

64-bit variant

Applies when sf == 1.

SUBS <Xd>, <Xn|SP>, #<imm>{, <shift>}

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize = if sf == '1' then 64 else 32;
bits(datasize) imm;

case shift of
  when '00' imm = ZeroExtend(imm12, datasize);
  when '01' imm = ZeroExtend(imm12:Zeros(12), datasize);
  when '1x' ReservedValue();

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMP (immediate)</td>
<td>Rd == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<Wd>       Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Wn|WSP>     Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<Xd>       Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Xn|SP>     Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<imm>      Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
<shift>    Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift" field. It can have the following values:
           LSL #0      when shift = 00
           LSL #12     when shift = 01
The encoding shift = 1x is reserved.

**Operation**

```
bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] else X[n];
bits(datasize) operand2;
bits(4) nzcv;

operand2 = NOT(imm);
(result, nzcv) = AddWithCarry(operand1, operand2, '1');

PSTATE.<N,Z,C,V> = nzcv;

X[d] = result;
```
C6.2.200   **SUBS (shifted register)**

Subtract (shifted register), setting flags, subtracts an optionally-shifted register value from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the aliases **CMP (shifted register)** and **NEGS**. See *Alias conditions* for details of when each alias is preferred.

### 32-bit variant
Applies when \(sf == 0\).

\[
\text{SUBS } \langle \text{Wd} \rangle, \langle \text{Wn} \rangle, \langle \text{Wm} \rangle \{, \langle \text{shift} \rangle \#\langle \text{amount} \rangle \}
\]

### 64-bit variant
Applies when \(sf == 1\).

\[
\text{SUBS } \langle \text{Xd} \rangle, \langle \text{Xn} \rangle, \langle \text{ Xm} \rangle \{, \langle \text{shift} \rangle \#\langle \text{amount} \rangle \}
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{int } &d = \text{UInt}(\text{Rd}); \\
\text{int } &n = \text{UInt}(\text{Rn}); \\
\text{int } &m = \text{UInt}(\text{Rm}); \\
\text{int } &\text{datasize} = \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{if } &\text{shift} == '1' \text{ then } \text{ReservedValue}(); \\
\text{if } &sf == '0' \text{ and } \text{imm6}<5> == '1' \text{ then } \text{ReservedValue}(); \\
\text{ShiftType } &\text{shift\_type} = \text{DecodeShift}(\text{shift}); \\
\text{int } &\text{shift\_amount} = \text{UInt}(\text{imm6});
\end{align*}
\]

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CMP (shifted register)</strong></td>
<td>Rd == '11111'</td>
</tr>
<tr>
<td><strong>NEGS</strong></td>
<td>Rn == '11111'</td>
</tr>
</tbody>
</table>

**Assembler symbols**

- \(<\text{Wd}>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Wn}>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{Wm}>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{Xd}>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Xn}>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{ Xm}>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
<shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in the "shift" field. It can have the following values:
- LSL when shift = 00
- LSR when shift = 01
- ASR when shift = 10

The encoding shift = 11 is reserved.

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

**Operation**

```assembly
bits(datasize) result;
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
b_bits(4) nzcv;

operand2 = NOT(operand2);
(result, nzcv) = AddWithCarry(operand1, operand2, '1');

PSTATE.<N,Z,C,V> = nzcv;

X[d] = result;
```
C6.2.201 SVC

Supervisor Call causes an exception to be taken to EL1.

On executing an SVC instruction, the PE records the exception as a Supervisor Call exception in ESR_ELx, using the EC value 0x15, and the value of the immediate argument.

\[
\begin{array}{cccccccccc}
1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
\end{array}
\]

**System variant**

SVC #<imm>

**Decode for this encoding**

bits(16) imm = imm16;

**Assembler symbols**

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

**Operation**

AArch64.CallSupervisor(imm);
C6.2.202  SXTB

Signed Extend Byte extracts an 8-bit value from a register, sign-extends it to the size of the register, and writes the result to the destination register.

This instruction is an alias of the SBFM instruction. This means that:

- The encodings in this description are named to match the encodings of SBFM.
- The description of SBFM gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf == 0 \) \&\& \( N == 0 \).

\[ \text{SXTB} \ <Wd>, <Wn> \]

is equivalent to

\[ \text{SBFM} \ <Wd>, <Wn>, #0, #7 \]

and is always the preferred disassembly.

64-bit variant

Applies when \( sf == 1 \) \&\& \( N == 1 \).

\[ \text{SXTB} \ <Xd>, <Wn> \]

is equivalent to

\[ \text{SBFM} \ <Xd>, <Xn>, #0, #7 \]

and is always the preferred disassembly.

Assembler symbols

- \(<Wd>\)
- \(<Xd>\)
- \(<Wn>\)
- \(<Xn>\)
- \(<\text{immr}>\)
- \(<\text{imms}>\)

Operation

The description of SBFM gives the operational pseudocode for this instruction.
C6.2.203 SXTH

Sign Extend Halfword extracts a 16-bit value, sign-extends it to the size of the register, and writes the result to the destination register.

This instruction is an alias of the SBFM instruction. This means that:

- The encodings in this description are named to match the encodings of SBFM.
- The description of SBFM gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( \text{sf} == 0 \) \&\& \( \text{N} == 0 \).

\[
\text{SXTH} \; \langle \text{Wd} \rangle, \; \langle \text{Wn} \rangle
\]

is equivalent to

\[
\text{SBFM} \; \langle \text{Wd} \rangle, \; \langle \text{Wn} \rangle, \; \#0, \; \#15
\]

and is always the preferred disassembly.

### 64-bit variant

Applies when \( \text{sf} == 1 \) \&\& \( \text{N} == 1 \).

\[
\text{SXTH} \; \langle \text{Xd} \rangle, \; \langle \text{Wn} \rangle
\]

is equivalent to

\[
\text{SBFM} \; \langle \text{Xd} \rangle, \; \langle \text{Xn} \rangle, \; \#0, \; \#15
\]

and is always the preferred disassembly.

### Assembler symbols

\begin{itemize}
  \item \( \langle \text{Wd} \rangle \) is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
  \item \( \langle \text{Xd} \rangle \) is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
  \item \( \langle \text{Xn} \rangle \) is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
  \item \( \langle \text{Wn} \rangle \) is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
\end{itemize}

### Operation

The description of SBFM gives the operational pseudocode for this instruction.
C6.2.204  SXTW

Sign Extend Word sign-extends a word to the size of the register, and writes the result to the destination register.

This instruction is an alias of the SBFM instruction. This means that:

- The encodings in this description are named to match the encodings of SBFM.
- The description of SBFM gives the operational pseudocode for this instruction.

64-bit variant

SXTW <Xd>, <Wn>
is equivalent to
SBFM <Xd>, <Xn>, #0, #31
and is always the preferred disassembly.

Assembler symbols

- <Xd>  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn>  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn>  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

The description of SBFM gives the operational pseudocode for this instruction.
C6.2.205   SYS

System instruction. For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions on page C5-275 for the encodings of System instructions.

This instruction is used by the aliases AT, DC, IC, and TLBI. See Alias conditions for details of when each alias is preferred.

System variant
 SYS #<op1>, <Cn>, <Cm>, #<op2>{, <Xt>}  

Decode for this encoding
 AArch64.CheckSystemAccess('01', op1, CRn, CRm, op2, Rt, L);
  
   integer t = UInt(Rt);
   integer sys_op1 = UInt(op1);
   integer sys_op2 = UInt(op2); 
   integer sys_crn = UInt(CRn); 
   integer sys.crm = UInt(CRm); 

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT</td>
<td>CRn == '0111' &amp;&amp; CRm == '100x' &amp;&amp; SysOp(op1,'0111',CRm,op2) == Sys_AT</td>
</tr>
<tr>
<td>DC</td>
<td>CRn == '0111' &amp;&amp; SysOp(op1,'0111',CRm,op2) == Sys_DC</td>
</tr>
<tr>
<td>IC</td>
<td>CRn == '0111' &amp;&amp; SysOp(op1,'0111',CRm,op2) == Sys_IC</td>
</tr>
<tr>
<td>TLBI</td>
<td>CRn == '1000' &amp;&amp; SysOp(op1,'1000',CRm,op2) == Sys_TLBI</td>
</tr>
</tbody>
</table>

Assembler symbols

<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

<Xt> Is the 64-bit name of the optional general-purpose source register, defaulting to '111111', encoded in the "Rt" field.

Operation

AArch64.SysInstr(1, sys_op1, sys_crn, sys.crm, sys_op2, X[t]);
C6.2.206  SYSL

System instruction with result. For more information, see \textit{op0==0b01, cache maintenance, TLB maintenance, and address translation instructions on page C5-275} for the encodings of System instructions.

\[ \begin{array}{ccccccc}
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 16 | 15 | 12 | 11 | 8 | 7 | 5 | 4 | 0 |
\hline
1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & op1 & CRn & CRm & op2 & Rt & L
\end{array} \]

\textbf{System variant}

\texttt{SYSL <Xt>, <op1>, <Cn>, <Cm>, <op2>}

\textbf{Decode for this encoding}

\texttt{AArch64.CheckSystemAccess('01', op1, CRn, CRm, op2, Rt, L)};

\begin{verbatim}
integer t = UInt(Rt);
integer sys_op1 = UInt(op1);
integer sys_op2 = UInt(op2);
integer sys_crn = UInt(CRn);
integer sys_crm = UInt(CRm);
\end{verbatim}

\textbf{Assembler symbols}

- \texttt{<Xt>} Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.
- \texttt{<op1>} Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- \texttt{<Cn>} Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.
- \texttt{<Cm>} Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- \texttt{<op2>} Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

\textbf{Operation}

\begin{verbatim}
X[t] = AArch64.SysInstrWithResult(1, sys_op1, sys_crn, sys_crm, sys_op2);
\end{verbatim}
C6.2.207 TBNZ

Test bit and Branch if Nonzero compares the value of a bit in a general-purpose register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.

14-bit signed PC-relative branch offset variant

TBNZ <R><t>, #<imm>, <label>

Decode for this encoding

integer t = UInt(Rt);
integer datasize = if b5 == '1' then 64 else 32;
integer bit.pos = UInt(b5:b40);
bits(64) offset = SignExtend(imm14:'00', 64);

Assembler symbols

<R> Is a width specifier, encoded in the "b5" field. It can have the following values:
W when b5 = 0
X when b5 = 1
In assembler source code an 'X' specifier is always permitted, but a 'W' specifier is only permitted when the bit number is less than 32.

<t> Is the number [0-30] of the general-purpose register to be tested or the name ZR (31), encoded in the "Rt" field.

<imm> Is the bit number to be tested, in the range 0 to 63, encoded in "b5:b40".

<label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-32KB, is encoded as "imm14" times 4.

Operation

bits(datasize) operand = X[t];
if operand<bit.pos> == op then
   BranchTo(PC[] + offset, BranchType_JMP);
C6.2.208 TBZ

Test bit and Branch if Zero compares the value of a test bit with zero, and conditionally branches to a label at a PC-relative offset if the comparison is equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.

14-bit signed PC-relative branch offset variant

TBZ <R><t>, #<imm>, <label>

Decode for this encoding

integer t = UInt(Rt);
integer datasize = if b5 == '1' then 64 else 32;
integer bit_pos = UInt(b5:b40);
bits(64) offset = SignExtend(imm14:'00', 64);

Assembler symbols

<R> Is a width specifier, encoded in the "b5" field. It can have the following values:
W when b5 = 0
X when b5 = 1

In assembler source code an 'X' specifier is always permitted, but a 'W' specifier is only permitted when the bit number is less than 32.

<t> Is the number [0-30] of the general-purpose register to be tested or the name ZR (31), encoded in the "Rt" field.

<imm> Is the bit number to be tested, in the range 0 to 63, encoded in "b5:b40".

<label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-32KB, is encoded as "imm14" times 4.

Operation

bits(datasize) operand = X[t];
if operand<bit_pos> == op then
  BranchTo(PC[] + offset, BranchType_JMP);
C6.2.209  TLBI

TLB Invalidate operation. For more information, see A64 system instructions for TLB maintenance.

This instruction is an alias of the SYS instruction. This means that:

- The encodings in this description are named to match the encodings of SYS.
- The description of SYS gives the operational pseudocode for this instruction.

**System variant**

TLBI <tlbi_op>{, <Xt>}

is equivalent to

SYS #<op1>, C8, <Cm>, #<op2>{, <Xt>}

and is the preferred disassembly when SysOp(op1,'1000',CRm,op2) == Sys_TLBI.

**Assembler symbols**

- `<op1>` Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- `<Cm>` Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- `<op2>` Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
- `<tlbi_op>` Is a TLBI instruction name, as listed for the TLBI system instruction group, encoded in the "op1:CRm:op2" field. It can have the following values:
  - VMALLE1IS when op1 = 000, CRm = 0011, op2 = 000
  - VAE1IS when op1 = 000, CRm = 0011, op2 = 001
  - ASIDE1IS when op1 = 000, CRm = 0011, op2 = 010
  - VAAE1IS when op1 = 000, CRm = 0011, op2 = 011
  - VALE1IS when op1 = 000, CRm = 0011, op2 = 101
  - VAALE1IS when op1 = 000, CRm = 0011, op2 = 111
  - VMALLE1 when op1 = 000, CRm = 0111, op2 = 000
  - VAE1 when op1 = 000, CRm = 0111, op2 = 001
  - ASIDE1 when op1 = 000, CRm = 0111, op2 = 010
  - VAAE1 when op1 = 000, CRm = 0111, op2 = 011
  - VALE1 when op1 = 000, CRm = 0111, op2 = 101
  - VAALE1 when op1 = 000, CRm = 0111, op2 = 111
  - IPAS2LE1IS when op1 = 100, CRm = 0000, op2 = 001
  - IPAS2E1IS when op1 = 100, CRm = 0011, op2 = 001
  - ALLE2IS when op1 = 100, CRm = 0011, op2 = 000
  - VAE2IS when op1 = 100, CRm = 0011, op2 = 001
  - ALLE1IS when op1 = 100, CRm = 0011, op2 = 100
  - VALE2IS when op1 = 100, CRm = 0011, op2 = 101
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Condition</th>
<th>CRm</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMALLS12E1IS</td>
<td>op1 = 100, CRm = 0011, op2 = 110</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IPAS2E1</td>
<td>op1 = 100, CRm = 0100, op2 = 001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IPAS2LE1</td>
<td>op1 = 100, CRm = 0100, op2 = 101</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALLE2</td>
<td>op1 = 100, CRm = 0111, op2 = 000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VAE2</td>
<td>op1 = 100, CRm = 0111, op2 = 001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALLE1</td>
<td>op1 = 100, CRm = 0111, op2 = 100</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VALE2</td>
<td>op1 = 100, CRm = 0111, op2 = 101</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMALLS12E1</td>
<td>op1 = 100, CRm = 0111, op2 = 110</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALLE3IS</td>
<td>op1 = 110, CRm = 0011, op2 = 000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VAE3IS</td>
<td>op1 = 110, CRm = 0011, op2 = 001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VALE3IS</td>
<td>op1 = 110, CRm = 0011, op2 = 101</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALLE3</td>
<td>op1 = 110, CRm = 0111, op2 = 000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VAE3</td>
<td>op1 = 110, CRm = 0111, op2 = 001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VALE3</td>
<td>op1 = 110, CRm = 0111, op2 = 101</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<Xt> Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.

**Operation**

The description of SYS gives the operational pseudocode for this instruction.
C6.2.210  TST (immediate)

Test bits (immediate), setting the condition flags and discarding the result: \( Rn \text{ AND } \text{imm} \)

This instruction is an alias of the ANDS (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of ANDS (immediate).
- The description of ANDS (immediate) gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \text{ and } N = 0 \).

TST \(<Wn>, \#<imm>\)

is equivalent to

ANDS WZR, \(<Wn>, \#<imm>\)

and is always the preferred disassembly.

### 64-bit variant

Applies when \( sf = 1 \).

TST \(<Xn>, \#<imm>\)

is equivalent to

ANDS XZR, \(<Xn>, \#<imm>\)

and is always the preferred disassembly.

### Assembler symbols

- \(<Wn>\) Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<Xn>\) Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<\text{imm}>\) For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".
  
- For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

### Operation

The description of ANDS (immediate) gives the operational pseudocode for this instruction.
C6.2.211  **TST (shifted register)**

Test (shifted register) performs a bitwise AND operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the **ANDS (shifted register)** instruction. This means that:

- The encodings in this description are named to match the encodings of **ANDS (shifted register)**.
- The description of **ANDS (shifted register)** gives the operational pseudocode for this instruction.

32-bit variant

Applies when \( sf = 0 \).

\[
\text{TST} \ <Wn>, \ <Wm>\{, \ <shift> \ #<amount>\}
\]

is equivalent to

\[
\text{ANDS} \ WZR, \ <Wn>, \ <Wm>\{, \ <shift> \ #<amount>\}
\]

and is always the preferred disassembly.

64-bit variant

Applies when \( sf = 1 \).

\[
\text{TST} \ <Xn>, \ <Xm>\{, \ <shift> \ #<amount>\}
\]

is equivalent to

\[
\text{ANDS} \ XZR, \ <Xn>, \ <Xm>\{, \ <shift> \ #<amount>\}
\]

and is always the preferred disassembly.

**Assembler symbols**

- \(<Wn>\) Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Wm>\) Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<Xn>\) Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- \(<Xm>\) Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{shift}>\) Is the optional shift to be applied to the final source, defaulting to LSL and encoded in the "shift" field. It can have the following values:
  - LSL when \( \text{shift} = 00 \)
  - LSR when \( \text{shift} = 01 \)
  - ASR when \( \text{shift} = 10 \)
  - ROR when \( \text{shift} = 11 \)
- \(<\text{amount}>\) For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.
  For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.
Operation

The description of ANDS (shifted register) gives the operational pseudocode for this instruction.
C6.2.212   UBFIZ

Unsigned Bitfield Insert in Zero zeroes the destination register and copies any number of contiguous bits from a source register into any position in the destination register.

This instruction is an alias of the UBFM instruction. This means that:

- The encodings in this description are named to match the encodings of UBFM.
- The description of UBFM gives the operational pseudocode for this instruction.

### 32-bit variant

Applies when \( sf = 0 \) && \( N = 0 \).

\[
\text{UBFIZ } <Wd>, <Wn>, #<lsb>, #<width>
\]

is equivalent to

\[
\text{UBFM } <Wd>, <Wn>, #(-<lsb> \mod 32), #(<width>-1)
\]

and is the preferred disassembly when \( \text{UInt}(imms) < \text{UInt}(immr) \).

### 64-bit variant

Applies when \( sf = 1 \) && \( N = 1 \).

\[
\text{UBFIZ } <Xd>, <Xn>, #<lsb>, #<width>
\]

is equivalent to

\[
\text{UBFM } <Xd>, <Xn>, #(-<lsb> \mod 64), #(<width>-1)
\]

and is the preferred disassembly when \( \text{UInt}(imms) < \text{UInt}(immr) \).

### Assembler symbols

- \(<Wd>\): Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Wn>\): Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<Xd>\): Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- \(<Xn>\): Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- \(<lsb>\): For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.
  For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- \(<width>\): For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-\(<lsb>\).
  For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-\(<lsb>\).

### Operation

The description of UBFM gives the operational pseudocode for this instruction.
C6.2.213  UBFM

Unsigned Bitfield Move copies any number of low-order bits from a source register into the same number of adjacent bits at any position in the destination register, with zeros in the upper and lower bits.

This instruction is used by the aliases LSL (immediate), LSR (immediate), UBFIZ, UBFX, UXTB, and UXTH. See Alias conditions on page C6-753 for details of when each alias is preferred.

32-bit variant
Applies when \( sf == 0 \&\& N == 0 \).

\[ \text{UBFM} <Wd>, <Wn>, #<immr>, #<imms> \]

64-bit variant
Applies when \( sf == 1 \&\& N == 1 \).

\[ \text{UBFM} <Xd>, <Xn>, #<immr>, #<imms> \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer~} d &= \text{UInt}(Rd); \\
\text{integer~} n &= \text{UInt}(Rn); \\
\text{integer~} \text{datasize} &= \text{if}\ sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer~} R &= \text{UInt}(immr); \\
\text{bits}(\text{datasize}) \text{ wmask} &= \text{}; \\
\text{bits}(\text{datasize}) \text{ tmask} &= \text{}; \\
\text{if}\ sf == '1' \&\& \text{N} != '1' \text{ then ReservedValue();} \\
\text{if}\ sf == '0' \&\& (\text{N} != '0' \&\& \text{immr<5>} != '0' \&\& \text{imms<5>} != '0') \text{ then ReservedValue();} \\
R &= \text{UInt}(immr); \\
(wmask, tmask) &= \text{DecodeBitMasks}(N, \text{imms}, \text{immr}, \text{FALSE});
\end{align*}
\]
### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSL (immediate)</td>
<td>32-bit</td>
<td>imms != '011111' &amp; imms + 1 == immr</td>
</tr>
<tr>
<td>LSL (immediate)</td>
<td>64-bit</td>
<td>imms != '1111111' &amp; imms + 1 == immr</td>
</tr>
<tr>
<td>LSR (immediate)</td>
<td>32-bit</td>
<td>imms == '011111'</td>
</tr>
<tr>
<td>LSR (immediate)</td>
<td>64-bit</td>
<td>imms == '1111111'</td>
</tr>
<tr>
<td>UBFIZ</td>
<td>-</td>
<td>UInt(imms) &lt; UInt(immr)</td>
</tr>
<tr>
<td>UBFX</td>
<td>-</td>
<td>BFXPreferred(sf, opc&lt;1&gt;, imms, immr)</td>
</tr>
<tr>
<td>UXTB</td>
<td>-</td>
<td>immr == '000000' &amp; imms == '000111'</td>
</tr>
<tr>
<td>UXTH</td>
<td>-</td>
<td>immr == '000000' &amp; imms == '001111'</td>
</tr>
</tbody>
</table>

### Assembler symbols

- `<Wd>` Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Wn>` Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<Xd>` Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xn>` Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- `<immr>` For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field. For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.
- `<imms>` For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field. For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 63, encoded in the "imms" field.

### Operation

```plaintext
bits(datasize) src = X[n];
// perform bitfield move on low bits
bits(datasize) bot = ROR(src, R) AND wmask;
// combine extension bits and result bits
X[d] = bot AND tmask;
```
C6.2.214   UBFX

Unsigned Bitfield Extract extracts any number of adjacent bits at any position from a register, zero-extends them to
the size of the register, and writes the result to the destination register.

This instruction is an alias of the UBFX instruction. This means that:

• The encodings in this description are named to match the encodings of UBFX.
• The description of UBFX gives the operational pseudocode for this instruction.

32-bit variant

Applies when $sf == 0 \&\& N == 0$.

$UBFX <Wd>, <Wn>, #<lsb>, #<width>$

is equivalent to

$UBFM <Wd>, <Wn>, #<lsb>, #(<lsb>+<width>-1)$

and is the preferred disassembly when $BFXPreferred(sf, opc<1>, imms, immr)$.

64-bit variant

Applies when $sf == 1 \&\& N == 1$.

$UBFX <Xd>, <Xn>, #<lsb>, #<width>$

is equivalent to

$UBFM <Xd>, <Xn>, #<lsb>, #(<lsb>+<width>-1)$

and is the preferred disassembly when $BFXPreferred(sf, opc<1>, imms, immr)$.

Assembler symbols

$<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Wn>$ Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

$<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

$<Xn>$ Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

$<lsb>$ For the 32-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 31.

For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.

$<width>$ For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-$<lsb>$.

For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-$<lsb>$.

Operation

The description of UBFX gives the operational pseudocode for this instruction.
C6.2.215  UDIV

Unsigned Divide divides an unsigned integer register value by another unsigned integer register value, and writes the result to the destination register. The condition flags are not affected.

32-bit variant
Applies when $sf = 0$.
UDIV $<Wd>$, $<Wn>$, $<Wm>$

64-bit variant
Applies when $sf = 1$.
UDIV $<Xd>$, $<Xn>$, $< Xm>$

Decode for all variants of this encoding

integer $d = \text{UInt}(Rd)$;
integer $n = \text{UInt}(Rn)$;
integer $m = \text{UInt}(Rm)$;
integer datasize = if $sf == '1'$ then 64 else 32;

Assembler symbols

$<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
$<Wn>$ Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
$<Wm>$ Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
$<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
$<Xn>$ Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
$<Xm>$ Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

Operation

bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];
integer result;
if IsZero(operand2) then
  result = 0;
else
  result = RoundTowardsZero(Real(Int(operand1, TRUE)) / Real(Int(operand2, TRUE)));
X[d] = result<datasize-1:0>;}
C6.2.216 UMADDL

Unsigned Multiply-Add Long multiplies two 32-bit register values, adds a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias UMULL. See Alias conditions for details of when each alias is preferred.

64-bit variant
UMADDL <Xd>, <Wn>, <Wm>, <Xa>

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer a = UInt(Ra);

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>UMULL</td>
<td>Ra == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
<Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
<Xa> Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

Operation

bits(32) operand1 = X[n];
bits(32) operand2 = X[m];
bits(64) operand3 = X[a];
integer result;
result = Int(operand3, TRUE) + (Int(operand1, TRUE) * Int(operand2, TRUE));
X[d] = result<63:0>;
C6.2.217  UMNEGL

Unsigned Multiply-Negate Long multiplies two 32-bit register values, negates the product, and writes the result to the 64-bit destination register.

This instruction is an alias of the UMSUBL instruction. This means that:

• The encodings in this description are named to match the encodings of UMSUBL.
• The description of UMSUBL gives the operational pseudocode for this instruction.

64-bit variant

UMNEGL <Xd>, <Wn>, <Wm>

is equivalent to

UMSUBL <Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

Assembler symbols

<Xd>     Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>     Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Wm>     Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation

The description of UMSUBL gives the operational pseudocode for this instruction.
C6.2.218   UMSUBL

Unsigned Multiply-Subtract Long multiplies two 32-bit register values, subtracts the product from a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias UMNEGL. See Alias conditions for details of when each alias is preferred.

64-bit variant

UMSUBL <Xd>, <Wn>, <Wm>, <Xa>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer a = UInt(Ra);

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>UMNEGL</td>
<td>Ra == '11111'</td>
</tr>
</tbody>
</table>

Assembler symbols

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

<Xa> Is the 64-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.

Operation

bits(32) operand1 = X[n];
bits(32) operand2 = X[m];
bits(64) operand3 = X[a];

integer result;

result = Int(operand3, TRUE) - (Int(operand1, TRUE) * Int(operand2, TRUE));
X[d] = result<63:0>;
C6.2.219  UMULH

Unsigned Multiply High multiplies two 64-bit register values, and writes bits[127:64] of the 128-bit result to the 64-bit destination register.

\[
\begin{array}{c|cccccccc|cccc}
\hline
1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & & & Rn & & & & & & & & & \\
0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & & & Ra & & & & & & & & & \\
\end{array}
\]

64-bit variant

\[
\text{UMULH } <Xd>, <Xn>, <Xm>
\]

Decode for this encoding

\[
\begin{align*}
\text{integer } d &= \text{ UInt}(Rd); \\
\text{integer } n &= \text{ UInt}(Rn); \\
\text{integer } m &= \text{ UInt}(Rm);
\end{align*}
\]

Assembler symbols

\[
\begin{align*}
<Xd> & \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
<Xn> & \quad \text{Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.} \\
<Xm> & \quad \text{Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.}
\end{align*}
\]

Operation

\[
\begin{align*}
\text{bits(64) operand1} &= X[n]; \\
\text{bits(64) operand2} &= X[m]; \\
\text{integer result} &= \text{Int(operand1, TRUE)} \times \text{Int(operand2, TRUE)}; \\
X[d] &= \text{result}<127:64>;
\end{align*}
\]
C6.2.220  UMULL

Unsigned Multiply Long multiplies two 32-bit register values, and writes the result to the 64-bit destination register.

This instruction is an alias of the UMADDL instruction. This means that:

- The encodings in this description are named to match the encodings of UMADDL.
- The description of UMADDL gives the operational pseudocode for this instruction.

64-bit variant

UMULL <Xd>, <Wn>, <Wm>

is equivalent to

UMADDL <Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

Assembler symbols

<Xd>  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>  Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Wm>  Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation

The description of UMADDL gives the operational pseudocode for this instruction.
C6.2.221 UXTB

Unsigned Extend Byte extracts an 8-bit value from a register, zero-extends it to the size of the register, and writes the result to the destination register.

This instruction is an alias of the UBFM instruction. This means that:

• The encodings in this description are named to match the encodings of UBFM.
• The description of UBFM gives the operational pseudocode for this instruction.

32-bit variant

UXTB <Wd>, <Wn>
is equivalent to
UBFM <Wd>, <Wn>, #0, #7
and is always the preferred disassembly.

Assembler symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

The description of UBFM gives the operational pseudocode for this instruction.
**C6.2.222   UXTH**

Unsigned Extend Halfword extracts a 16-bit value from a register, zero-extends it to the size of the register, and writes the result to the destination register.

This instruction is an alias of the UBFM instruction. This means that:

- The encodings in this description are named to match the encodings of UBFM.
- The description of UBFM gives the operational pseudocode for this instruction.

### 32-bit variant

UXTH <\textit{Wd}>, <\textit{Wn}>

is equivalent to

UBFM <\textit{Wd}>, <\textit{Wn}>, #0, #15

and is always the preferred disassembly.

**Assembler symbols**

<\textit{Wd}>  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<\textit{Wn}>  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

**Operation**

The description of UBFM gives the operational pseudocode for this instruction.
C6.2.223   WFE

Wait For Event is a hint instruction that permits the PE to enter a low-power state until one of a number of events occurs, including events signaled by executing the SEV instruction on any PE in the multiprocessor system. For more information, see Wait for Event mechanism and Send event on page D1-1599.

As described in Wait for Event mechanism and Send event on page D1-1599, the execution of a WFE instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level. See:

- Traps to EL1 of EL0 execution of WFE and WFI instructions on page D1-1565.
- Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page D1-1581.
- Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions on page D1-1591.

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 8 7 5 4 3 2 1 0|
 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
# C6.2.224 WFI

Wait For Interrupt is a hint instruction that permits the PE to enter a low-power state until one of a number of asynchronous event occurs. For more information, see *Wait For Interrupt* on page D1-1602.

As described in *Wait For Interrupt* on page D1-1602, the execution of a WFI instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level. See:

- *Traps to EL1 of EL0 execution of WFE and WFI instructions* on page D1-1565.
- *Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions* on page D1-1581.
- *Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions* on page D1-1591.

```
\[
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 8 | 7 | 5 | 4 | 3 | 2 | 1 | 0 |
\[
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
\]

**System variant**

WFI

**Decode for this encoding**

// Empty.

**Operation**

if !InterruptPending() then
  if PSTATE.EL == EL0 then
    // Check for traps described by the OS.
    AArch64.CheckForWxFxTrap(EL1, FALSE);
  if HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0, EL1} then
    // Check for traps described by the Hypervisor.
    AArch64.CheckForWxFxTrap(EL2, FALSE);
  if HaveEL(EL3) && PSTATE.EL != EL3 then
    // Check for traps described by the Secure Monitor.
    AArch64.CheckForWxFxTrap(EL3, FALSE);
  WaitForInterrupt();
```
YIELD is a hint instruction. Software with a multithreading capability can use a YIELD instruction to indicate to the PE that it is performing a task, for example a spin-lock, that could be swapped out to improve overall system performance. The PE can use this hint to suspend and resume multiple software threads if it supports the capability.

For more information about the recommended use of this instruction, see *The YIELD instruction on page B1-64.*

### System variant

**YIELD**

### Decode for this encoding

```
// Empty.
```

### Operation

```c
Hint_Yield();
```
Chapter C7
A64 Advanced SIMD and Floating-point Instruction Descriptions

This chapter describes the A64 SIMD and floating-point instructions.

It contains the following sections:

• About the A64 SIMD and floating-point instructions on page C7-768.
• Alphabetical list of A64 floating-point and Advanced SIMD instructions on page C7-770.
C7.1 About the A64 SIMD and floating-point instructions

Alphabetical list of A64 floating-point and Advanced SIMD instructions on page C7-770 gives full descriptions of the A64 instructions that are in the following instruction groups:

- Loads and store instructions associated with the SIMD and floating-point registers.
- Data processing instructions with SIMD and floating-point registers.

A64 instruction index by encoding on page C4-192 in the A64 Instruction Encodings chapter provides an overview of the instruction encodings as part of an instruction class within a functional group.

The rest of this section is a general description of the SIMD and floating-point instructions. It contains the following subsections:

- Register size.
- Data types.
- Condition flags and related instructions on page C7-769.
- General capabilities on page C7-769.

C7.1.1 Register size

A64 provides a comprehensive set of packed Single Instruction Multiple Data (SIMD) and scalar operations using data held in the 32 entry 128-bit wide SIMD and floating-point register file.

Each SIMD and floating-point register can be used to hold:

- A single scalar value of the floating-point or integer type.
- A 64-bit wide vector containing one or more elements.
- A 128-bit wide vector containing two or more elements.

Where the entire 128-bit wide register is not fully utilized, the vector or scalar quantity is held in the least significant bits of the register, with the most significant bits being cleared to zero on a write, see Vector formats on page A1-37.

The following instructions can insert data into individual elements within a SIMD and floating-pointer register without clearing the remaining bits to zero:

- Insert vector element from another vector element or general-purpose register, INS.
- Load structure into a single lane, for example LD3.
- All second-part narrowing operations, for example SHRN2.

C7.1.2 Data types

The A64 instruction set provides support for arithmetic, conversion, and bitwise operations on:

- Half-precision, single-precision, and double-precision floating points.
- Signed and unsigned integers.
- Polynomials over \{0, 1\}.

For all AArch64 floating-point operations, including SIMD operations, the rounding mode and exception trap handling are controlled by the FPCR.

--- Note

AArch32 Advanced SIMD operations always use ARM standard floating-point arithmetic independent of the AArch64 FPCR or AArch32 FPSCR rounding mode. In AArch64 state floating-point multiply-addition operations are always performed as fused operations, but AArch32 state provides both fused and chained variants.

In addition to operations that consume and produce values of the same width and type, the A64 instruction set supports SIMD and scalar operations that produce a wider or narrower vector result:

- Where a SIMD operation narrows a 128-bit vector to a 64-bit vector, the A64 instruction set provides a second-part operation, for example SHRN2, that can pack the result of a second operation into the upper part of the same destination register.
• Where a SIMD operation widens a 64-bit vector to a 128-bit vector, the A64 instruction set provides a second-part operation, for example SMLAL2, that can extract the source from the upper 64 bits of the source registers.

All SIMD operations that could produce side-effects that are not limited to the destination SIMD and floating-point register, for example a potential update of FPSR.Q or FPSR.IDC, have a dedicated scalar variant to support the use of SIMD with loops requiring specialised head or tail handling, or both.

C7.1.3 Condition flags and related instructions

The A64 instruction set provides support for flag setting and conditional operations on the SIMD and floating-point register file:
• Floating-point FCSEL and FCCMP instructions are equivalent to the integer CSEL and CCMP instructions.
• Floating-point FOIP, FOIP, FCMPE, and FCMP set the PSTATE.{N, Z, C, V} flags based on the result of the floating-point comparison.
• Floating-point and integer instructions provide a means of producing either a scalar or a vector mask based on a comparison in a SIMD and floating-point register, for example FOIP.

--- Note ---

FCMP and FCMPE differ from the A32/T32 VCMP and VCMPE instructions, which use the dedicated FPSCR.NZCV field for the result. A64 instructions store the result of an FCMP or FCMPE operation in the PSTATE.{N, Z, C, V} field.

C7.1.4 General capabilities

A64 SIMD and floating-point instructions provide the following capabilities:
• General arithmetic on vector and scalar floating-point and integer values.
• Dedicated polynomial multiply over \{0, 1\}.
• Vector and scalar fused multiply-addition of single-precision and double-precision floating-points.
• Load and store of single and pairs of SIMD and floating-point registers.
• Load and store of structures and individual lanes of between one and four SIMD and floating-point registers.
• Direct conversion between 64-bit integers and floating-point values, with explicit rounding.
• Double-rounding free conversion between double-precision and half-precision floating-point values.
• Comprehensive SIMD with widening and narrowing support.
• Vector to scalar reduction returning the minimum or maximum value, or the sum.
• Floating-point to nearest integer in floating-point format.
C7.2 Alphabetical list of A64 floating-point and Advanced SIMD instructions

This section lists every section in the floating-point and Advanced SIMD categories of the A64 instruction set. For details of the format used, see Structure of the A64 assembler language on page C1-123.
C7.2.1 ABS

Absolute value (vector). This instruction calculates the absolute value of each vector element in the source SIMD&FP register, puts the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>size</td>
<td>1 0 0 0 0</td>
<td>0 1 0 1 1 1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

#### Scalar variant

ABS <V><d>, <V><n>

**Decode for this encoding**

- integer d = UInt(Rd);
- integer n = UInt(Rn);

```
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean neg = (U == '1');
```

### Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 0</td>
<td>size</td>
<td>1 0 0 0 0</td>
<td>0 1 0 1 1 1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

#### Vector variant

ABS <Vd>.<T>, <Vn>.<T>

**Decode for this encoding**

- integer d = UInt(Rd);
- integer n = UInt(Rn);

```
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean neg = (U == '1');
```

### Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

- D when size = 11

The following encodings are reserved:

- size = 0x.
- size = 10.
<d>
Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
</d>

<n>
Is the number of the SIMD&FP source register, encoded in the "Rn" field.
</n>

</d>

<Vd>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
</Vd>

<T>
Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- **8B** when size = 00, Q = 0
- **16B** when size = 00, Q = 1
- **4H** when size = 01, Q = 0
- **8H** when size = 01, Q = 1
- **2S** when size = 10, Q = 0
- **4S** when size = 10, Q = 1
- **2D** when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

</n>

<Vn>
Is the name of the SIMD&FP source register, encoded in the "Rn" field.
</Vn>

### Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bounds(datasize) operand = V[n];
bounds(datasize) result;
integer element;

for e = 0 to elements-1
    element = SInt(Elem[operand, e, esize]);
    if neg then
        element = -element;
    else
        element = Abs(element);
    Elem[result, e, esize] = element<esize-1:0>;
V[d] = result;
```

C7.2.2 ADD (vector)

Add (vector). This instruction adds corresponding elements in the two source SIMD&FP registers, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
0 1 0 1 1 1 1 0 | size 1 | Rm 1 0 0 0 0 1 | Rn 1 0 0 0 0 0 |
```

Scalar variant

ADD <V><d>, <V><n>, <V><m>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean sub_op = (U == '1');
```

Vector

```
0 0 0 1 1 1 1 0 | size 1 | Rm 1 0 0 0 0 1 | Rn 1 0 0 0 0 0 |
```

Vector variant

ADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean sub_op = (U == '1');
```

Assembler symbols

```<V>``` 

Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11

The following encodings are reserved:

- size = 0x.
- size = 10.
<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<d> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

 vn Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

 vm Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  if sub_op then
    Elem[result, e, esize] = element1 - element2;
  else
    Elem[result, e, esize] = element1 + element2;
V[d] = result;
```


C7.2.3 ADDHN, ADDHN2

Add returning High Narrow. This instruction adds each vector element in the first source SIMD&FP register to the corresponding vector element in the second source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.

The results are truncated. For rounded results, see RADDHN, RADDHN2.

The ADDHN instruction writes the vector to the lower half of the destination register and clears the upper half, while the ADDHN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

ADDHN[N] <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean round = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10
- The encoding size = 11 is reserved.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand1 = V[n];
bits(2*datasize) operand2 = V[m];
bits(datasize) result;
integer round_const = if round then 1 << (esize - 1) else 0;
bits(2*esize) element1;
bits(2*esize) element2;
bits(2*esize) sum;
for e = 0 to elements-1
    element1 = Elem[operand1, e, 2*esize];
    element2 = Elem[operand2, e, 2*esize];
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    sum = sum + round_const;
    Elem[result, e, esize] = sum<2*esize-1:esize>;

Vpart[d, part] = result;
```
C7.2.4  ADDP (scalar)

Add Pair of elements (scalar). This instruction adds two vector elements in the source SIMD&FP register and writes the scalar result into the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant
ADDP <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize * 2;
integer elements = 2;
ReduceOp op = ReduceOp_ADD;

Assembler symbols

<V> Is the destination width specifier, encoded in the "size" field. It can have the following values:
   D when size = 11
   The following encodings are reserved:
   • size = 0x.
   • size = 10.

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is the source arrangement specifier, encoded in the "size" field. It can have the following values:
   2D when size = 11
   The following encodings are reserved:
   • size = 0x.
   • size = 10.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(op, operand, esize);
ADD P (vector)

Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source
SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent
vector elements from the concatenated vector, adds each pair of values together, places the result into a vector, and
writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

```
[31 30 29 28][27 26 25 24][23 22 21 20]  [16|15 14 13 12|11 10 9 | 5 4 | 0 |
  0 0 0 1 1 1 0 | size 1 | Rm 1 0 1 1 1 | Rn | Rd
```

Three registers of the same type variant

ADD P <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
```

**Assembler symbols**

`<Vd>` is the name of the SIMD&FP destination register, encoded in the "Rd" field.

`<T>` is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

`<Vn>` is the name of the first SIMD&FP source register, encoded in the "Rn" field.

`<Vm>` is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*size) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
```
for e = 0 to elements-1
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
    Elem[result, e, esize] = element1 + element2;

    V[d] = result;
C7.2.6  ADDV

Add across Vector. This instruction adds every vector element in the source SIMD&FP register together, and writes the scalar result to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10  9 |   5 |   4 |  0 |
|0   Q  0|1   1   1|0  size 1 1 0 0 1 1 0 1 1 1 0| Rd |
```

**Advanced SIMD variant**

ADDV <V><d>, <Vn>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
ReduceOp op = ReduceOp_ADD;

**Assembler symbols**

- `<V>` Is the destination width specifier, encoded in the "size" field. It can have the following values:
  - B when size = 00
  - H when size = 01
  - S when size = 10
  - The encoding size = 11 is reserved.

- `<d>` Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.

- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 4S when size = 10, Q = 1
  - The following encodings are reserved:
    - size = 10, Q = 0.
    - size = 11, Q = x.
**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
b bits(datasize) operand = V[n];
V[d] = Reduce(op, operand, esize);
```
C7.2.7 AESD

AES single round decryption

```
\begin{verbatim}
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10  9 |  5  4 |  0 |
| 0 1 0 0 1 1 1 0|0 0 1 0 1 0 0 0|0 0 1 0 1 0|1 0 |Rn|Rd|

Advanced SIMD variant
AESD <Vd>.16B, <Vn>.16B

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();

Assembler symbols
<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

Operation
CheckCryptoEnabled64();

bits(128) operand1 = V[d];
bits(128) operand2 = V[n];
bits(128) result;
result = operand1 EOR operand2;
result = AESInvSubBytes(AESInvShiftRows(result));
V[d] = result;
\end{verbatim}
```
C7.2.8 AESE

AES single round encryption

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 1 1 1 0</td>
<td>0 0 1 0 1 0 0 0</td>
<td>0 1 0</td>
<td>1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Advanced SIMD variant**

AESE <Vd>.16B, <Vn>.16B

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- `<Vn>` Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```
CheckCryptoEnabled64();

bits(128) operand1 = V[d];
bits(128) operand2 = V[n];
bits(128) result;
result = operand1 EOR operand2;
result = AESSubBytes(AESShiftRows(result));
V[d] = result;
```
C7.2.9   AESIMC

AES inverse mix columns

Advanced SIMD variant

AESIMC <Vd>.16B, <Vn>.16B

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckCryptoEnabled64();

bits(128) operand = V[n];
bits(128) result;
result = AESInvMixColumns(operand);
V[d] = result;
C7.2.10 AESMC

AES mix columns

Advanced SIMD variant

AESMC <Vd>.16B, <Vn>.16B

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckCryptoEnabled64();

bits(128) operand = V[n];
bits(128) result;
result = AESMixColumns(operand);
V[d] = result;
C7.2.11   AND (vector)

Bitwise AND (vector). This instruction performs a bitwise AND between the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

| 31 30 29 28| 27 26 25 24| 23 22 21 20| 16| 15 14 13 12| 11 10 9 | 5 4 | 0 |
| 0 | Q | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

Assuming size

**Three registers of the same type variant**

AND <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```plaintext
ingen integer d = UInt(Rd);
gen integer n = UInt(Rn);
gen integer m = UInt(Rm);
gen integer datasize = if Q == '1' then 128 else 64;
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
  - 8 when Q = 0
  - 16 when Q = 1
- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
result = operand1 AND operand2;
V[d] = result;
```
C7.2.12   BIC (vector, immediate)

Bitwise bit Clear (vector, immediate). This instruction reads each vector element from the destination SIMD&FP register, performs a bitwise AND between each result and the complement of an immediate constant, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

16-bit variant
Applies when \( \text{cmode} == 10x1 \).

\[
\text{BIC} \ <Vd>.<T>, \ #\langle \text{imm8}\rangle\{, \ \text{LSL} \ #\langle \text{amount}\rangle\}
\]

32-bit variant
Applies when \( \text{cmode} == 0xx1 \).

\[
\text{BIC} \ <Vd>.<T>, \ #\langle \text{imm8}\rangle\{, \ \text{LSL} \ #\langle \text{amount}\rangle\}
\]

Decode for all variants of this encoding

\[
\text{integer } rd = \text{UInt}(\text{Rd});
\]

\[
\text{integer } \text{datasize} = \text{if } Q == '1' \text{ then } 128 \text{ else } 64;
\]

\[
\text{bits(}\text{datasize}) \text{imm};
\]

\[
\text{bits(}64) \text{imm64};
\]

\[
\text{ImmediateOp operation;}
\]

\[
\text{case } \text{cmode: op of}
\]

\[
\text{when '00x01' } \text{operation} = \text{ImmediateOp\_MVNI};
\]

\[
\text{when '00x11' } \text{operation} = \text{ImmediateOp\_BIC};
\]

\[
\text{when '10x01' } \text{operation} = \text{ImmediateOp\_MVNI};
\]

\[
\text{when '10x11' } \text{operation} = \text{ImmediateOp\_BIC};
\]

\[
\text{when '11001' } \text{operation} = \text{ImmediateOp\_MOVNI};
\]

\[
\text{when '11111' } \text{operation} = \text{ImmediateOp\_MOVI};
\]

\[
// \text{FMOV Dn, #imm is in main FP instruction set}
\]

\[
\text{if } Q == '0' \text{ then } \text{UnallocatedEncoding}();
\]

\[
\text{operation} = \text{ImmediateOp\_MOVI};
\]

\[
\text{imm64} = \text{AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);}
\]

\[
\text{imm} = \text{Replicate(imm64, datasize DIV 64)};
\]

Assembler symbols

\[
<Vd> \text{ is the name of the SIMD&FP register, encoded in the "Rd" field.}
\]

\[
<T> \text{ For the 16-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:}
\]

\[
\begin{align*}
4H & \text{ when } Q = 0 \\
8H & \text{ when } Q = 1
\end{align*}
\]
For the 32-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:

- \(2S\) when \(Q = 0\)
- \(4S\) when \(Q = 1\)

\(<\text{imm8}>\) is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

\(<\text{amount}>\) For the 16-bit variant: is the shift amount encoded in the "cmode<1>" field. It can have the following values:

- \(0\) when \(\text{cmode}<1> = 0\)
- \(8\) when \(\text{cmode}<1> = 1\)

defaulting to 0 if LSL is omitted.

For the 32-bit variant: is the shift amount encoded in the "cmode<2:1>" field. It can have the following values:

- \(0\) when \(\text{cmode}<2:1> = 00\)
- \(8\) when \(\text{cmode}<2:1> = 01\)
- \(16\) when \(\text{cmode}<2:1> = 10\)
- \(24\) when \(\text{cmode}<2:1> = 11\)

defaulting to 0 if LSL is omitted.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand;
bits(datasize) result;

case operation of
  when ImmediateOp_MOVI
    result = imm;
  when ImmediateOp_MVNI
    result = NOT(imm);
  when ImmediateOp_ORR
    operand = V[rd];
    result = operand OR imm;
  when ImmediateOp_BIC
    operand = V[rd];
    result = operand AND NOT(imm);

V[rd] = result;
```

### C7.2.13 BIC (vector, register)

Bitwise bit Clear (vector, register). This instruction performs a bitwise AND between the first source SIMD&FP register and the complement of the second source SIMD&FP register, and writes the result to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Three registers of the same type variant

BIC \( <V_d>.<T>, <V_n>.<T>, <V_m>.<T> \)

#### Decode for this encoding

- integer \( d = \text{UInt}(\text{Rd}) \);
- integer \( n = \text{UInt}(\text{Rn}) \);
- integer \( m = \text{UInt}(\text{Rm}) \);
- integer \( \text{datasize} = \text{if } Q = '1' \text{ then } 128 \text{ else } 64 \);

#### Assembler symbols

- \( <V_d> \) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- \( <T> \) Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
  - 8B when \( Q = 0 \)
  - 16B when \( Q = 1 \)
- \( <V_n> \) Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- \( <V_m> \) Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
operand2 = NOT(operand2);
result = operand1 AND operand2;
V[d] = result;
```
C7.2.14   BIF

Bitwise Insert if False. This instruction inserts each bit from the first source SIMD&FP register into the destination SIMD&FP register if the corresponding bit of the second source SIMD&FP register is 0, otherwise leaves the bit in the destination register unchanged.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

\[
\begin{array}{cccccccccccccccc}
\end{array}
\]

Three registers of the same type variant
BIF <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if Q == '1' then 128 else 64;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
88 when Q = 0
168 when Q = 1
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1;
bits(datasize) operand3;
bits(datasize) operand4 = V[n];

operand1 = V[d];
operand3 = NOT(V[m]);

V[d] = operand1 EOR ((operand1 EOR operand4) AND operand3);
C7.2.15 BIT

Bitwise Insert if True. This instruction inserts each bit from the first source SIMD&FP register into the SIMD&FP destination register if the corresponding bit of the second source SIMD&FP register is 1, otherwise leaves the bit in the destination register unchanged.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

BIT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if Q == '1' then 128 else 64;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1;
bits(datasize) operand3;
bits(datasize) operand4 = V[n];
operand1 = V[d];
operand3 = V[m];
V[d] = operand1 EOR ((operand1 EOR operand4) AND operand3);
C7.2.16   **BSL**

Bitwise Select. This instruction sets each bit in the destination SIMD&FP register to the corresponding bit from the first source SIMD&FP register when the original destination bit was 1, otherwise from the second source SIMD&FP register.

Depending on the settings in the **CPACR_EL1**, **CPTR_EL2**, and **CPTR_EL3** registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Rm 0 0 0 1 1 1
Rn |
Rd |
```

**Three registers of the same type variant**

BSL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if Q == '1' then 128 else 64;
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
  - 8B when Q = 0
  - 16B when Q = 1
- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1;
bits(datasize) operand3;
bits(datasize) operand4 = V[n];

operand1 = V[m];
operand3 = V[d];
V[d] = operand1 EOR ((operand1 EOR operand4) AND operand3);
```
C7.2.17 CLS (vector)

Count Leading Sign bits (vector). This instruction counts the number of consecutive bits following the most significant bit that are the same as the most significant bit in each vector element in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The count does not include the most significant bit itself.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

![Instruction Format]

**Vector variant**

CLS <Vd>.<T>, <Vn>.<T>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CountOp countop = if U == '1' then CountOp_CLZ else CountOp_CLS;
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1

  The encoding size = 11, Q = x is reserved.
- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

integer count;
for e = 0 to elements-1
  if countop == CountOp_CLS then
    count = CountLeadingSignBits(Elem[operand, e, esize]);
  else
```
count = CountLeadingZeroBits(Elem[operand, e, esize]);
Elem[result, e, esize] = count<esize-1:0>;
V[d] = result;
C7.2.18 CLZ (vector)

Count Leading Zero bits (vector). This instruction counts the number of consecutive zeros, starting from the most significant bit, in each vector element in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rn</td>
</tr>
</tbody>
</table>

Vector variant

CLZ <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
CountOp countop = if U == '1' then CountOp_CLZ else CountOp_CLS;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
    8B when size = 00, Q = 0
    16B when size = 00, Q = 1
    4H when size = 01, Q = 0
    8H when size = 01, Q = 1
    2S when size = 10, Q = 0
    4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer count;
for e = 0 to elements-1
  if countop == CountOp_CLS then
    count = CountLeadingSignBits(Elem[operand, e, esize]);
  else
count = CountLeadingZeroBits(Elem[operand, e, esize]);
Elem[result, e, esize] = count<esize-1:0>;
V[d] = result;
C7.19 CMEQ (register)

Compare bitwise Equal (vector). This instruction compares each vector element from the first source SIMD&FP register with the corresponding vector element from the second source SIMD&FP register, and if the comparison is equal sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] | 16 15 14 13 12 | 11 10 9 8 7 6 5 4 | 3 2 1 0 |
0 1 1 1 1 1 0 | size 1 | Rm 1 0 0 1 1 | Rn | Rd |
```

*Scalar variant*

CMEQ <V><d>, <V><n>, <V><m>

*Decode for this encoding*

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean and_test = (U == '0');
```

**Vector**

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] | 16 15 14 13 12 | 11 10 9 8 7 6 5 4 | 3 2 1 0 |
0 0 1 1 1 0 | size 1 | Rm 1 0 0 1 1 | Rn | Rd |
```

*Vector variant*

CMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

*Decode for this encoding*

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean and_test = (U == '0');
```

**Assembler symbols**

<

Is a width specifier, encoded in the "size" field. It can have the following values:

* D when size = 11

The following encodings are reserved:

- size = 0x.
• size = 10.

<\circ>
Is the number of the SIMD&FP destination register, in the "Rd" field.

<\bullet>
Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\triangledown>
Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\vdash>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\triangleright>
Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\triangledown n>
Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\triangledown m>
Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

CheckFPAdvSIMDEnabled64();
bias(datasize) operand1 = V[n];
bias(datasize) operand2 = V[m];
bias(datasize) result;
bias(esize) element1;
bias(esize) element2;
boolean test_passed;

for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    if and_test then
        test_passed = !IsZero(element1 AND element2);
    else
        test_passed = (element1 == element2);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();

V[d] = result;
C7.2.20 CMEQ (zero)

Compare bitwise Equal to zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the value is equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>op</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

CMEQ <V><d>, <V><n>, #0

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;

Vector

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>op</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

CMEQ <Vd>.<T>, <Vn>.<T>, #0

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
when '01' comparison = CompareOp_GE;
when '10' comparison = CompareOp_EQ;
when '11' comparison = CompareOp_LE;

Assembler symbols

<V>  Is a width specifier, encoded in the "size" field. It can have the following values:
    D  when size = 11
The following encodings are reserved:
    •  size = 0x.
    •  size = 10.

<d>  Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n>  Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
    8B  when size = 00, Q = 0
    16B when size = 00, Q = 1
    4H  when size = 01, Q = 0
    8H  when size = 01, Q = 1
    2S  when size = 10, Q = 0
    4S  when size = 10, Q = 1
    2D  when size = 11, Q = 1
The encoding size = 11, Q = 0 is reserved.

<Vn>  Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

    CheckFPAdvSIMDEnabled64();
    bits(datasize) operand = V[n];
    bits(datasize) result;
    integer element;
    boolean test_passed;
    for e = 0 to elements-1
        element = SInt(Elem[operand, e, esize]);
        case comparison of
            when CompareOp_GT test_passed = element > 0;
            when CompareOp_GE test_passed = element >= 0;
            when CompareOp_EQ test_passed = element == 0;
            when CompareOp_LE test_passed = element <= 0;
            when CompareOp_LT test_passed = element < 0;
            when CompareOp_LT test_passed = element < 0;
        Elem[result, e, esize] = if test_passed then Ones() else Zeros();
    V[d] = result;
C7.2.21 CMGE (register)

Compare signed Greater than or Equal (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first signed integer value is greater than or equal to the second signed integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

Scalar variant

CMGE <V><d>, <V><n>, <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean cmp_eq = (eq == '1');

Vector

Vector variant

CMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean cmp_eq = (eq == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11
The following encodings are reserved:

- `size = 0x`.
- `size = 10`.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when `size = 00, Q = 0`
16B when `size = 00, Q = 1`
4H when `size = 01, Q = 0`
8H when `size = 01, Q = 1`
2S when `size = 10, Q = 0`
4S when `size = 10, Q = 1`
2D when `size = 11, Q = 0`

The encoding `size = 11, Q = 0` is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bias(datasize) operand1 = V[n];
bias(datasize) operand2 = V[m];
bias(datasize) result;
integer element1;
integer element2;
boolean test_passed;
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```

Operation for all encodings
C7.2.22 CMGE (zero)

Compare signed Greater than or Equal to zero (vector). This instruction reads each vector element in the source
SIMD&FP register and if the signed integer value is greater than or equal to zero sets every bit of the corresponding
vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector
element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Scalar

![Instruction Format]

Scalar variant

CMGE <V><d>, <V><n>, #0

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;

Vector

![Instruction Format]

Vector variant

CMGE <Vd>.<T>, <Vn>.<T>, #0

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;

case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;
when '01' comparison = CompareOp_GE;
when '10' comparison = CompareOp_EQ;
when '11' comparison = CompareOp_LE;

Assembler symbols

\(<V>\) Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11

The following encodings are reserved:

• size = 0x.
• size = 10.

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean test_passed;
for e = 0 to elements-1
    element = SInt(Elem[operand, e, esize]);
    case comparison of
        when CompareOp_GT test_passed = element > 0;
        when CompareOp_GE test_passed = element >= 0;
        when CompareOp_EQ test_passed = element == 0;
        when CompareOp_LE test_passed = element <= 0;
        when CompareOp_LT test_passed = element < 0;
        when CompareOp_LT test_passed = element < 0;
        Elem[result, e, esize] = if test_passed then Ones() else Zeros();

V[d] = result;
C7.2.23  CMGT (register)

Compare signed Greater than (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first signed integer value is greater than the second signed integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
|31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|0 1 0 1 1 1 0| size | Rm | 0 0 1 1 0 | 1 | Rn | Rd |
```

Scalar variant

CMGT <V><d>, <V><m>, <V><m>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size != '11' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = esize;
- integer elements = 1;
- boolean unsigned = (U == '1');
- boolean cmp_eq = (eq == '1');

Vector

```
|31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|0 1 0 1 1 1 0| size | Rm | 0 0 1 1 0 | 1 | Rn | Rd |
```

Vector variant

CMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size:Q == '110' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;
- boolean unsigned = (U == '1');
- boolean cmp_eq = (eq == '1');

Assembler symbols

- <V> Is a width specifier, encoded in the "size" field. It can have the following values:
  - D when size = 11
The following encodings are reserved:

- \( \text{size} = 0x \)
- \( \text{size} = 10 \)

\(<d>\) Is the number of the SIMD\&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD\&FP source register, encoded in the "Rn" field.

\(<m>\) Is the number of the second SIMD\&FP source register, encoded in the "Rm" field.

\(<Vd>\) Is the name of the SIMD\&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- \(8B\) when \(\text{size} = 00, Q = 0\)
- \(16B\) when \(\text{size} = 00, Q = 1\)
- \(4H\) when \(\text{size} = 01, Q = 0\)
- \(8H\) when \(\text{size} = 01, Q = 1\)
- \(2S\) when \(\text{size} = 10, Q = 0\)
- \(4S\) when \(\text{size} = 10, Q = 1\)
- \(2D\) when \(\text{size} = 11, Q = 1\)

The encoding \(\text{size} = 11, Q = 0\) is reserved.

\(<Vn>\) Is the name of the first SIMD\&FP source register, encoded in the "Rn" field.

\(<Vm>\) Is the name of the second SIMD\&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bbs(datasize) operand2 = V[m];
bbs(datasize) result;
integer element1;
integer element2;
boolean test_passed;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```

_iss10775_
C7.2.24 CMGT (zero)

Compare signed Greater than zero (vector). This instruction reads each vector element in the source SIMD&FP
register and if the signed integer value is greater than zero sets every bit of the corresponding vector element in the
destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the
destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>size 1 0 0 0 0 0 1 0</td>
<td>0 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Scalar variant

CMGT <V><d>, <V><n>, #0

Decoding for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 0 1 1 1 0</td>
<td>size 1 0 0 0 0 0 1 0</td>
<td>0 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Vector variant

CMGT <Vd>.<T>, <Vn>.<T>, #0

Decoding for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size):
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
```
when '01' comparison = CompareOp_GE;
when '10' comparison = CompareOp_EQ;
when '11' comparison = CompareOp_LE;

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:
D when size = 11
The following encodings are reserved:
• size = 0x.
• size = 10.
<\d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1
The encoding size = 11, Q = 0 is reserved.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean test_passed;
for e = 0 to elements-1
  element = SInt(Elem[operand, e, esize]);
  case comparison of
    when CompareOp_GT test_passed = element > 0;
    when CompareOp_GE test_passed = element >= 0;
    when CompareOp_EQ test_passed = element == 0;
    when CompareOp_LE test_passed = element <= 0;
    when CompareOp_LT test_passed = element < 0;
    when CompareOp_OP test_passed = element < 0;
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
C7.2.25 CMHI (register)

Compare unsigned Higher (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first unsigned integer value is greater than the second unsigned integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
[31 30 29 28][27 26 25 24][23 22 21 20]  16|15 14 13 12|11 10 9 |  5 4 |  0 |
  0 1 1 1 1 1 0 | size 1 | Rm  0 0 1 1 0 | 1 | Rn | Rd
```

Scalar variant

CMHI <V><d>, <V><n>, <V><m>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean cmp_eq = (eq == '1');
```

Vector

```
[31 30 29 28][27 26 25 24][23 22 21 20]  16|15 14 13 12|11 10 9 |  5 4 |  0 |
  0  Q 1 0 1 1 0 | size 1 | Rm  0 0 1 1 0 | 1 | Rn | Rd
```

Vector variant

CMHI <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean cmp_eq = (eq == '1');
```

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11
The following encodings are reserved:
- \( \text{size} = 0x \).
- \( \text{size} = 10 \).

\(<d>\)
Is the number of the SIMD&FP destination register, in the "Rd" field.

\(<n>\)
Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<m>\)
Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

\(<Vd>\)
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\)
Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
- \(8B\) when \(\text{size} = 00, Q = 0\)
- \(16B\) when \(\text{size} = 00, Q = 1\)
- \(4H\) when \(\text{size} = 01, Q = 0\)
- \(8H\) when \(\text{size} = 01, Q = 1\)
- \(2S\) when \(\text{size} = 10, Q = 0\)
- \(4S\) when \(\text{size} = 10, Q = 1\)
- \(2D\) when \(\text{size} = 11, Q = 1\)

The encoding \(\text{size} = 11, Q = 0\) is reserved.

\(<Vn>\)
Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Vm>\)
Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
boolean test_passed;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```
C7.2.26 CMHS (register)

Compare unsigned Higher or Same (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first unsigned integer value is greater than or equal to the second unsigned integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] [16 15 14 13 12] [11 10 9 ] 5 4 0
0 1 1 1 1 0 size 1  0 0 1 1 1 Rm 0 0 1 1 1 Rn Rd
```

Scalar variant

CMHS <V><d>, <V><n>, <V><m>

### Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size != '11' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = esize;
- integer elements = 1;
- boolean unsigned = (U == '1');
- boolean cmp_eq = (eq == '1');

Vector

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] [16 15 14 13 12] [11 10 9 ] 5 4 0
0 1 1 1 0 size 1 0 0 1 1 1 Rm 0 0 1 1 1 Rn Rd
```

Vector variant

CMHS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

### Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size:Q == '110' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;
- boolean unsigned = (U == '1');
- boolean cmp_eq = (eq == '1');

Assembler symbols

- <V> Is a width specifier, encoded in the "size" field. It can have the following values:
  - D when size = 11
The following encodings are reserved:
- size = 0x.
- size = 10.

<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\t> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
basedatasize) operand1 = V[n];
basedatasize) operand2 = V[m];
basedatasize) result;
integer element1;
integer element2;
boolean test_passed;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```

C7.2.27 CMLE (zero)

Compare signed Less than or Equal to zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is less than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td>1 1 1 1 0</td>
<td>size</td>
<td>1 0 0 0 0</td>
<td>0 1 0 1</td>
<td>1 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Scalar variant

CMLE <V><d>, <V><n>, #0

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1</td>
<td>Q</td>
<td>1 1 1 1 0</td>
<td>size</td>
<td>1 0 0 0 0</td>
<td>0 1 0 1</td>
<td>1 0</td>
<td></td>
</tr>
</tbody>
</table>
```

Vector variant

CMLE <Vd>.<T>, <Vn>.<T>, #0

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
```
Assembler symbols

<\V> Is a width specifier, encoded in the "size" field. It can have the following values:

D  when size = 11

The following encodings are reserved:

• size = 0x.
• size = 10.

<\d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B  when size = 00, Q = 0
16B  when size = 00, Q = 1
4H  when size = 01, Q = 0
8H  when size = 01, Q = 1
2S  when size = 10, Q = 0
4S  when size = 10, Q = 1
2D  when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean test_passed;
for e = 0 to elements-1
  element = SInt(Elem[operand, e, esize]);
  case comparison of
    when CompareOp_GT test_passed = element > 0;
    when CompareOp_GE test_passed = element >= 0;
    when CompareOp_EQ test_passed = element == 0;
    when CompareOp_LE test_passed = element <= 0;
    when CompareOp_LT test_passed = element < 0;
    when CompareOp_LE test_passed = element <= 0;
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
C7.2.28 CMLT (zero)

Compare signed Less than zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is less than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | | 5 4 | 0 |
| 0 1 0 1 1 1 0 | size | 1 0 0 0 | 0 1 0 1 0 | Rd |
```

Scalar variant

CMLT <V><d>, <V><n>, #0

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

CompareOp comparison = CompareOp_LT;

Vector

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | | 5 4 | 0 |
| 0 1 0 1 1 1 0 | size | 1 0 0 0 | 0 1 0 1 0 | Rd |
```

Vector variant

CMLT <Vd>.<T>, <Vn>.<T>, #0

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison = CompareOp_LT;

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11
The following encodings are reserved:
- size = 0x.
- size = 10.

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
  2S when size = 10, Q = 0
  4S when size = 10, Q = 1
  2D when size = 11, Q = 1
  The encoding size = 11, Q = 0 is reserved.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean test_passed;
for e = 0 to elements-1
  element = SInt(Elem[operand, e, esize]);
  case comparison of
    when CompareOp_GT test_passed = element > 0;
    when CompareOp_GE test_passed = element >= 0;
    when CompareOp_EQ test_passed = element == 0;
    when CompareOp_LE test_passed = element <= 0;
    when CompareOp_LT test_passed = element < 0;
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```


C7.2.29 CMTST

Compare bitwise Test bits nonzero (vector). This instruction reads each vector element in the first source SIMD&FP register, performs an AND with the corresponding vector element in the second source SIMD&FP register, and if the result is not zero, sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
[31 30 29 28|27 26 25 24|23 22 21 20]| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
  0 1 0 1 1 1 0 | size 1 | Rm 1 0 0 1 1 | Rn | Rd |
```

Scalar variant

CMTST <V><d>, <V><n>, <V><m>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean and_test = (U == '0');
```

Vector

```
[31 30 29 28|27 26 25 24|23 22 21 20]| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
  0 0 0 1 1 1 0 | size 1 | Rm 1 0 0 1 1 | Rn | Rd |
```

Vector variant

CMTST <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean and_test = (U == '0');
```

Assembler symbols

<\n>

Is a width specifier, encoded in the "size" field. It can have the following values:

- \n when size = 11

The following encodings are reserved:

- size = 0x.
• size = 10.

<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<\n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
boolean test_passed;

for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    if and_test then
        test_passed = !IsZero(element1 AND element2);
    else
        test_passed = (element1 == element2);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```
CNT

Population Count per byte. This instruction counts the number of bits that have a value of one in each vector element in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

CNT <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '00' then ReservedValue();
integer esize = 8;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV 8;

Assembler symbols

<\(V_d\)> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\(T\)> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = '00', Q = 0
- 16B when size = '00', Q = 1

The following encodings are reserved:

- size = '01', Q = x.
- size = '1x', Q = x.

<\(V_n\)> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

checkFPAdvSIMDenabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer count;
for e = 0 to elements-1
    count = BitCount(Elem[operand, e, esize]);
    Elem[result, e, esize] = count<esize-1:0>;
V[d] = result;
C7.2.31   DUP (element)

Duplicate vector element to vector or scalar. This instruction duplicates the vector element at the specified element index in the source SIMD&FP register into a scalar or each element in a vector, and writes the result to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias MOV (scalar). The alias is always the preferred disassembly.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1 0 0 0 0</td>
<td>imm5</td>
<td>0 0 0 0 0</td>
<td>1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Scalar variant

DUP <V><d>, <Vn>.<T>[<index>]

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer size = LowestSetBit(imm5);
if size > 3 then UnallocatedEncoding();

integer index = UInt(imm5<4:size+1>);
integer idxdsz = if imm5<4> == '1' then 128 else 64;

integer esize = 8 << size;
integer datasize = esize;
integer elements = 1;
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 1 1 1 0 0 0 0</td>
<td>imm5</td>
<td>0 0 0 0 0</td>
<td>1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>
```

Vector variant

DUP <Vd>.<T>, <Vn>.<Ts>[<index>]

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer size = LowestSetBit(imm5);
if size > 3 then UnallocatedEncoding();

integer index = UInt(imm5<4:size+1>);
integer idxdsz = if imm5<4> == '1' then 128 else 64;

if size == 3 && Q == '0' then ReservedValue();
integer esize = 8 << size;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
```
Assembler symbols

<T>
For the scalar variant: is the element width specifier, encoded in the "imm5" field. It can have the following values:
B when imm5 = xxxx1
H when imm5 = xx10
S when imm5 = xx100
D when imm5 = x1000

The encoding imm5 = x0000 is reserved.

For the vector variant: is an arrangement specifier, encoded in the "imm5:Q" field. It can have the following values:
8B when imm5 = xxxx1, Q = 0
16B when imm5 = xxxx1, Q = 1
4H when imm5 = xx10, Q = 0
8H when imm5 = xx10, Q = 1
2S when imm5 = xx100, Q = 0
4S when imm5 = xx100, Q = 1
2D when imm5 = x1000, Q = 1

The following encodings are reserved:
• imm5 = x0000, Q = x.
• imm5 = x1000, Q = 0.

<Ts>
Is an element size specifier, encoded in the "imm5" field. It can have the following values:
B when imm5 = xxxx1
H when imm5 = xx10
S when imm5 = xx100
D when imm5 = x1000

The encoding imm5 = x0000 is reserved.

<V>
Is the destination width specifier, encoded in the "imm5" field. It can have the following values:
B when imm5 = xxxx1
H when imm5 = xx10
S when imm5 = xx100
D when imm5 = x1000

The encoding imm5 = x0000 is reserved.

<Vn>
Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<index>
Is the element index encoded in the "imm5" field. It can have the following values:
imm5<4:1> when imm5 = xxxx1
imm5<4:2> when imm5 = xx10
imm5<4:3> when imm5 = xx100
imm5<4> when imm5 = x1000

The encoding imm5 = x0000 is reserved.

<d>
Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vd>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(idxsize) operand = V[n];
bits(datasize) result;
bits(esize) element;

    element = Elem[operand, index, esize];
    for e = 0 to elements-1
        Elem[result, e, esize] = element;
    V[d] = result;
C7.2.32 DUP (general)

Duplicate general-purpose register to vector. This instruction duplicates the contents of the source general-purpose register into a scalar or each element in a vector, and writes the result to the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant

DUP <Vd>,<T>, <R><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer size = LowestSetBit(imm5);
if size > 3 then UnallocatedEncoding();

// imm5<4:size+1> is IGNORED
if size == 3 && Q == '0' then ReservedValue();
integer esize = 8 << size;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "imm5:Q" field. It can have the following values:

- 8B when imm5 = xxxx1, Q = 0
- 16B when imm5 = xxxx1, Q = 1
- 4H when imm5 = xxx10, Q = 0
- 8H when imm5 = xxx10, Q = 1
- 2S when imm5 = xx100, Q = 0
- 4S when imm5 = xx100, Q = 1
- 2D when imm5 = x1000, Q = 1

The following encodings are reserved:

- imm5 = x0000, Q = x.
- imm5 = x1000, Q = 0.

<R> Is the width specifier for the general-purpose source register, encoded in the "imm5" field. It can have the following values:

- W when imm5 = xxxx1
- W when imm5 = xxxx10
- W when imm5 = xx100
- X when imm5 = x1000
The encoding $imm5 = x0000$ is reserved.
Unspecified bits in "imm5" are ignored but should be set to zero by an assembler.

<n> Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bite(size) element = X[n];
bite(datasize) result;

for e = 0 to elements-1
    Elem[result, e, esize] = element;
    V[d] = result;
```
C7.2.33   EOR (vector)

Bitwise Exclusive OR (vector). This instruction performs a bitwise Exclusive OR operation between the two source SIMD&FP registers, and places the result in the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

Rm   Rn   Rd

opc2
```

**Three registers of the same type variant**

EOR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if Q == '1' then 128 else 64;
```

**Assembler symbols**

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>  Is an arrangement specifier, encoded in the "Q" field. It can have the following values:

Q  value
8B when Q = 0
16B when Q = 1

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1;
bits(datasize) operand2;
bits(datasize) operand3;
bits(datasize) operand4 = V[n];

operand1 = V[m];
operand2 = Zeros();
operand3 = Ones();
V[d] = operand1 EOR ((operand2 EOR operand4) AND operand3);
```
C7.2.34   EXT

Extract vector from pair of vectors. This instruction extracts the lowest vector elements from the second source SIMD&FP register and the highest vector elements from the first source SIMD&FP register, concatenates the results into a vector, and writes the vector to the destination SIMD&FP register vector. The index value specifies the lowest vector element to extract from the first source register, and consecutive elements are extracted from the first, then second, source registers until the destination vector is filled.

The following figure shows an example of the operation of EXT doubleword operation for Q = 0 and imm4<2:0> = 3.

![Example Diagram]

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Rm</td>
<td>0</td>
<td>imm4</td>
<td>0</td>
<td>Rn</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```

**Advanced SIMD variant**

EXT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>, #<index>

**Decode for this encoding**

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if Q == '0' && imm4<3> == '1' then UnallocatedEncoding();
- integer datasize = if Q == '1' then 128 else 64;
- integer position = UInt(imm4) << 3;

**Assembler symbols**

- `<Vd>`    Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>`     Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
  - 8B when Q = 0
  - 16B when Q = 1
- `<Vn>`    Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>`    Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
- `<index>` Is the lowest numbered byte element to be extracted, encoded in the "Q:imm4" field. It can have the following values:
  - imm4<2:0> when Q = 0, imm4<3> = 0
The encoding Q = 0, imm4<3> = 1 is reserved.

Operation

CheckFPAdvSIMDEnabled64();
bias(size) hi = V[m];
bias(size) lo = V[n];
bias(size*2) concat = hi:lo;
V[d] = concat<position+size-1:position>;
C7.2.35  FABD

Floating-point Absolute Difference (vector). This instruction subtracts the floating-point values in the elements of the second source SIMD&FP register, from the corresponding floating-point values in the elements of the first source SIMD&FP register, places the absolute value of each result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>14 13 12</th>
<th>11  10 9</th>
<th>5  4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0 1</td>
<td>sz 1</td>
<td>Rm 1 1 0 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Scalar variant**

FABD <V><d>, <V><n>, <V><m>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
boolean abs = TRUE;

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>14 13 12</th>
<th>11  10 9</th>
<th>5  4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 0 1</td>
<td>sz 1</td>
<td>Rm 1 1 0 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Vector variant**

FABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean abs = (U == '1');

**Assembler symbols**

<V>  Is a width specifier, encoded in the "sz" field. It can have the following values:

S  when sz = 0
\( D \quad \text{when } sz = 1 \)

\(<d>\) Is the number of the SIMD\&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD\&FP source register, encoded in the "Rn" field.

\(<m>\) Is the number of the second SIMD\&FP source register, encoded in the "Rm" field.

\(<Vd>\) Is the name of the SIMD\&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

2S \quad \text{when } sz = 0, Q = 0

4S \quad \text{when } sz = 0, Q = 1

2D \quad \text{when } sz = 1, Q = 1

The encoding \( sz = 1, Q = 0 \) is reserved.

\(<Vn>\) Is the name of the first SIMD\&FP source register, encoded in the "Rn" field.

\(<Vm>\) Is the name of the second SIMD\&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
bits(esize) diff;
for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    diff = FPSub(element1, element2, FPCR);
    Elem[result, e, esize] = if abs then FPAbs(diff) else diff;
V[d] = result;
\end{verbatim}
C7.2.36   FABS (vector)

Floating-point Absolute value (vector). This instruction calculates the absolute value of each vector element in the source SIMD&FP register, writes the result to a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant
FABS <Vd>.<T>, <Vn>.<T>

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean neg = (U == '1');

Assembler symbols
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;
for e = 0 to elements-1
  element = Elem[operand, e, esize];
  if neg then
    element = FPNeg(element);
  else
    element = FPAbs(element);
  Elem[result, e, esize] = element;
V[d] = result;
C7.2.37 FABS (scalar)

Floating-point Absolute value (scalar). This instruction calculates the absolute value in the SIMD&FP source register and writes the result to the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant
Applies when type == 00.
FABS <Sd>, <Sn>

Double-precision variant
Applies when type == 01.
FABS <Dd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize;
case type of
when '00' datasize = 32;
when '01' datasize = 64;
when '1x' UnallocatedEncoding();

Assembler symbols

<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<On> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(datasize) result;
bits(datasize) operand = V[n];
result = FPAbs(operand);
V[d] = result;
C7.2.38 FACGE

Floating-point Absolute Compare Greater than or Equal (vector). This instruction compares the absolute value of each floating-point value in the first source SIMD&FP register with the absolute value of the corresponding floating-point value in the second source SIMD&FP register and if the first value is greater than or equal to the second value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPSCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0 0</td>
<td>sz</td>
<td></td>
<td>Rm</td>
<td>1 1 1 0 1</td>
<td></td>
<td>Rn</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```

**Scalar variant**

FACGE <V><d>, <V><n>, <V><m>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
CompareOp cmp;
boolean abs;
```

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 1 0 0</td>
<td>sz</td>
<td></td>
<td>Rm</td>
<td>1 1 1 0 1</td>
<td></td>
<td>Rn</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```

**Vector variant**

FACGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
```
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

Assembler symbols

<\V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S  when sz = 0
  D  when sz = 1

<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<\n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<\Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
boolean test_passed;

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  if abs then
    element1 = FPAbs(element1);
    element2 = FPAbs(element2);
  
case cmp of
    when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
    when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();

V[d] = result;
### FACGT

Floating-point Absolute Compare Greater than (vector). This instruction compares the absolute value of each vector element in the first source SIMD&FP register with the absolute value of the corresponding vector element in the second source SIMD&FP register and if the first value is greater than the second value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see *Floating-point exception traps* on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 0 1 1</td>
<td>Rm 1 1 0 1 1</td>
<td>Rd 1 1 0 1 1 0 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

FACGT `<V><d>, <V><n>, <V><m>`

**Decode for this encoding**

```plaintext```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
CompareOp cmp;
boolean abs;
```
case E:U:ac of
    when '000' cmp = CompareOp_EQ; abs = FALSE;
    when '010' cmp = CompareOp_GE; abs = FALSE;
    when '011' cmp = CompareOp_GE; abs = TRUE;
    when '110' cmp = CompareOp_GT; abs = FALSE;
    when '111' cmp = CompareOp_GT; abs = TRUE;
    otherwise UnallocatedEncoding();
```

#### Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1 1 1 1 0 1 1</td>
<td>Rm 1 1 0 1 1</td>
<td>Rd 1 1 0 1 1 0 1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

FACGT `<Vd>.<T>, <Vn>.<T>, <Vm>.<T>`

**Decode for this encoding**

```plaintext```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
```
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1
<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.
<\n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
<\m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
<\d> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<\n> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<br> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<bm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
boolean test_passed;
for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  if abs then
    element1 = FPAbs(element1);
    element2 = FPAbs(element2);
  case cmp of
    when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
    when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
C7.2.40  FADD (vector)

Floating-point Add (vector). This instruction adds corresponding vector elements in the two source SIMD&FP registers, writes the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean pair = (U == '1');

Assembler symbols

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>  Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
   2S when sz = 0, Q = 0
   4S when sz = 0, Q = 1
   2D when sz = 1, Q = 1
   The encoding sz = 1, Q = 0 is reserved.
<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
   if pair then
element1 = Elem[concat, 2*e, esize];
else
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  Elem[result, e, esize] = FPAdd(element1, element2, FPCR);

V[d] = result;
C7.2.41   FADD (scalar)

Floating-point Add (scalar). This instruction adds the floating-point values of the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FADD <Sd>, <Sn>, <Sm>

Double-precision variant

Applies when type == 01.

FADD <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
when '00' datasize = 32;
when '01' datasize = 64;
when '1x' UnallocatedEncoding();
```

Assembler symbols

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Dm>` Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Sm>` Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
```
result = FPAdd(operand1, operand2, FPCR);
V[d] = result;
C7.2.42 FADDP (scalar)

Floating-point Add Pair of elements (scalar). This instruction adds two floating-point vector elements in the source SIMD&FP register and writes the scalar result into the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FADDP <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer esize = 32 << UInt(sz);
integer datasize = esize * 2;
integer elements = 2;
ReduceOp op = ReduceOp_FADD;

Assembler symbols

<V> is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> is the source arrangement specifier, encoded in the "sz" field. It can have the following values:
2S when sz = 0
2D when sz = 1

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(op, operand, esize);
C7.2.43 FADDP (vector)

Floating-point Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, adds each pair of values together, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Vector single-precision and double-precision variant

FADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

#### Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean pair = (U == '1');
```

#### Assembler symbols

- `<Vd>`: Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>`: Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  - 2S: when sz = 0, Q = 0
  - 4S: when sz = 0, Q = 1
  - 2D: when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

- `<Vn>`: Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>`: Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
```
for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    Elem[result, e, esize] = FPAdd(element1, element2, FPCR);

V[d] = result;
C7.2.44 FCCMP

Floating-point Conditional quiet Compare (scalar). This instruction compares the two SIMD&FP source register values and writes the result to the PSTATE, \{N, Z, C, V\} flags. If the condition does not pass then the PSTATE, \{N, Z, C, V\} flags are set to the flag bit specifier.

It raises an Invalid Operation exception only if either operand is a signaling NaN.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1 1 0 0 x 1</td>
<td>Rn</td>
<td>cond</td>
<td>0 1</td>
<td>Rn</td>
<td>0</td>
<td>nzcv</td>
<td></td>
</tr>
</tbody>
</table>

type op

Single-precision variant

Applies when type == 00.

FCCMP <Sn>, <Sm>, #<nzcv>, <cond>

Double-precision variant

Applies when type == 01.

FCCMP <Dn>, <Dm>, #<nzcv>, <cond>

Decode for all variants of this encoding

integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '1x' UnallocatedEncoding();

bits(4) flags = nzcv;

Assembler symbols

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<nzcv> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.

<cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

NaNs
The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This case results in the FPSCR flags being set to N=0, Z=0, C=1, and V=1.

**Operation**

```
CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = V[n];
bits(datasize) operand2;
operand2 = V[m];

if ConditionHolds(cond)
    flags = FPCmpare(operand1, operand2, FALSE, FPCR);
PSTATE.<N,Z,C,V> = flags;
```
C7.2.45 FCCMPE

Floating-point Conditional signaling Compare (scalar). This instruction compares the two SIMD&FP source register values and writes the result to the PSTATE.\{N, Z, C, V\} flags. If the condition does not pass then the PSTATE.\{N, Z, C, V\} flags are set to the flag bit specifier.

If either operand is any type of NaN, or if either operand is a signaling NaN, the instruction raises an Invalid Operation exception.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FCCMPE <Sn>, <Sm>, #<nzcv>, <cond>

Double-precision variant

Applies when type == 01.

FCCMPE <Dn>, <Dm>, #<nzcv>, <cond>

Decode for all variants of this encoding

integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '1x' UnallocatedEncoding();

bits(4) flags = nzcv;

Assembler symbols

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
<nzcv> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.
<cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

NaNs
The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This case results in the FPSCR flags being set to N=0, Z=0, C=1, and V=1.

FCCMPE raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for <, <=, >, and other predicates that raise an exception when the operands are unordered.

**Operation**

```c
CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = V[n];
bits(datasize) operand2;

operand2 = V[m];

if ConditionHolds(cond) then
    flags = FPCompare(operand1, operand2, TRUE, FPCR);
    PSTATE.<N,Z,C,V> = flags;
```

C7.2.46 FCMEQ (register)

Floating-point Compare Equal (vector). This instruction compares each floating-point value from the first source SIMD&FP register, with the corresponding floating-point value from the second source SIMD&FP register, and if the comparison is equal sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0 0</td>
<td>sz 1</td>
<td>Rm 1 1 1 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

FCMEQ <V><d>, <V><n>, <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1 0 0</td>
<td>sz 1</td>
<td>Rn 1 1 1 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

FCMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if Q:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
boolean test_passed;

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  if abs then
    element1 = FPAbs(element1);
    element2 = FPAbs(element2);
  case cmp of
    when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
    when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();

V[d] = result;
C7.2.47 FCMEQ (zero)

Floating-point Compare Equal to zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12| 11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 0 1 sz 1 0 0 0 0 0 1 1 0 1 1 0 Rn Rd
```

Scalar variant

```
FCMEQ <V><d>, <V><n>, #0.0
```

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
when '00' comparison = CompareOp_GT;
when '01' comparison = CompareOp_GE;
when '10' comparison = CompareOp_EQ;
when '11' comparison = CompareOp_LE;
```

Vector

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12| 11 10 9 | 5 4 | 0 |
0 Q 0 0 1 1 1 0 1 sz 1 0 0 0 0 0 1 1 0 1 1 0 Rn Rd
```

Vector variant

```
FCMEQ <Vd>.<T>, <Vn>.<T>, #0.0
```

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;
```
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;

Assembler symbols

\(<V>\) Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
  The encoding sz = 1, Q = 0 is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) zero = FPZero('0');
bits(esize) element;
boolean test_passed;
for e = 0 to elements-1
  element = Elem[operand, e, esize];
  case comparison of
    when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
    when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
    when CompareOp_LE test_passed = FPCompareGE(zero, element, FPCR);
    when CompareOp_LT test_passed = FPCompareGT(zero, element, FPCR);
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
C7.2.48 FCMGE (register)

Floating-point Compare Greater than or Equal (vector). This instruction reads each floating-point value in the first source SIMD&FP register and if the value is greater than or equal to the corresponding floating-point value in the second source SIMD&FP register sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

| 31 30 29 28 27 26 25 24 23 22 21 20 16 15 14 13 12 11 10 9 5 4 0 |
|----------------------|-----------------|-----------------|-----------------|
| 0 1 1 1 1 1 0 0 sz 1 | Rm 1 1 1 0 0 1   | Rn 1 1 0 1 1    |
| U E ac               | Rd              |

Scalar variant

FCMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

Case E:U:ac of

    when '000' cmp = CompareOp_EQ; abs = FALSE;
    when '010' cmp = CompareOp_GE; abs = FALSE;
    when '011' cmp = CompareOp_GE; abs = TRUE;
    when '110' cmp = CompareOp_GT; abs = FALSE;
    when '111' cmp = CompareOp_GT; abs = TRUE;
    otherwise UnallocatedEncoding();

Vector

| 31 30 29 28 27 26 25 24 23 22 21 20 16 15 14 13 12 11 10 9 5 4 0 |
|----------------------|-----------------|-----------------|-----------------|
| 0 Q 1 0 1 1 1 0 0 sz 1 | Rm 1 1 1 0 0 1   | Rn 1 1 0 1 1    |
| U E ac               | Rd              |

Vector variant

FCMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

Case E:U:ac of

    when '000' cmp = CompareOp_EQ; abs = FALSE;
    when '010' cmp = CompareOp_GE; abs = FALSE;
    when '011' cmp = CompareOp_GE; abs = TRUE;
    when '110' cmp = CompareOp_GT; abs = FALSE;
    when '111' cmp = CompareOp_GT; abs = TRUE;
    otherwise UnallocatedEncoding();
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

Assembler symbols

<\V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<\n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<\Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
boolean test_passed;

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  if abs then
    element1 = FPAbs(element1);
    element2 = FPAbs(element2);
  case cmp of
    when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
    when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
  end;

V[d] = result;
C7.2.49 FCMGE (zero)

Floating-point Compare Greater than or Equal to zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is greater than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>sz</td>
</tr>
</tbody>
</table>
U | op |
```

Scalar variant

FCMGE <V><d>, <V><n>, #0.0

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
U | op |
```

Vector variant

FCMGE <Vd>.<T>, <Vn>.<T>, #0.0

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;
```
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;

Assembler symbols

<\V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<\d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.

<\Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) zero = FPZero('0');
bits(esize) element;
boolean test_passed;
for e = 0 to elements-1
  element = Elem[operand, e, esize];
  case comparison of
    when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
    when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
    when CompareOp_LE test_passed = FPCompareGE(zero, element, FPCR);
    when CompareOp_LT test_passed = FPCompareGT(zero, element, FPCR);
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
C7.2.50 FCMGT (register)

Floating-point Compare Greater than (vector). This instruction reads each floating-point value in the first source SIMD&FP register and if the value is greater than the corresponding floating-point value in the second source SIMD&FP register sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPSCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28 27 26 25 24 23 22 21 20 | 16 15 14 13 12 11 10  9 |   5 4 | 0 |
|--------------------------------------|-------------------------|-------|
| 0 1 1 1 1 1 1 0 1 | sz 1 | Rm 1 1 1 0 0 1 | Rn | Rd |
```

Scalar variant

FCMG <V><d>, <V><n>, <V><m>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GT; abs = FALSE;
  when '011' cmp = CompareOp_GT; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();
```

Vector

```
| 31 30 29 28 27 26 25 24 23 22 21 20 | 16 15 14 13 12 11 10  9 |   5 4 | 0 |
|--------------------------------------|-------------------------|-------|
| 0 0 1 1 1 1 0 1 | sz 1 | Rm 1 1 1 0 0 1 | Rn | Rd |
```

Vector variant

FCMG <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
```
integer elements = datasize DIV esize;
CompareOp cmp;
boolean abs;

case E:U:ac of
  when '000' cmp = CompareOp_EQ; abs = FALSE;
  when '010' cmp = CompareOp_GE; abs = FALSE;
  when '011' cmp = CompareOp_GE; abs = TRUE;
  when '110' cmp = CompareOp_GT; abs = FALSE;
  when '111' cmp = CompareOp_GT; abs = TRUE;
  otherwise UnallocatedEncoding();

Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bias(datasize) operand1 = V[n];
bias(datasize) operand2 = V[m];
bias(datasize) result;
bias(esize) element1;
bias(esize) element2;
boolean test_passed;

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  if abs then
    element1 = FPAbs(element1);
    element2 = FPAbs(element2);
case cmp of
  when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
  when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
  when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();

V[d] = result;
C7.2.51  FCMGT (zero)

Floating-point Compare Greater than zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is greater than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Scalar variant**

FCMT <V><d>, <V><n>, #0.0

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Vector variant**

FCMG <Vd>.<T>, <Vn>.<T>, #0.0

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison;
case op:U of
    when '00' comparison = CompareOp_GT;
    when '01' comparison = CompareOp_GE;
    when '10' comparison = CompareOp_EQ;
    when '11' comparison = CompareOp_LE;

Assembler symbols

\(<V>\) Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
  The encoding sz = 1, Q = 0 is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) zero = FPZero('0');
bits(esize) element;
boolean test_passed;
for e = 0 to elements-1
    element = Elem[operand, e, esize];
    case comparison of
        when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
        when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
        when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
        when CompareOp_LE test_passed = FPCompareGE(zero, element, FPCR);
        when CompareOp_LT test_passed = FPCompareGT(zero, element, FPCR);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```
C7.2.52   FCMLE (zero)

Floating-point Compare Less than or Equal to zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is less than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 0</td>
<td>1 sz 1 0 0 0</td>
<td>0 1 1 0 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Scalar variant

FCMLE <V><d>, <V><n>, #0.0

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datatype = esize;
integer elements = 1;

CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 0</td>
<td>1 sz 1 0 0 0</td>
<td>0 1 1 0 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Vector variant

FCMLE <Vd>.<T>, <Vn>.<T>, #0.0

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datatype = if Q == '1' then 128 else 64;
integer elements = datatype DIV esize;

CompareOp comparison;
```
case op:U of
  when '00' comparison = CompareOp_GT;
  when '01' comparison = CompareOp_GE;
  when '10' comparison = CompareOp_EQ;
  when '11' comparison = CompareOp_LE;

Assembler symbols

<\nu> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S  when sz = 0
  D  when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
  The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) zero = FPZero('0');
bits(esize) element;
boolean test_passed;

for e = 0 to elements-1
  element = Elem[operand, e, esize];
  case comparison of
    when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
    when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
    when CompareOp_LE test_passed = FPCompareGE(zero, element, FPCR);
    when CompareOp_LT test_passed = FPCompareGT(zero, element, FPCR);
    Elem[result, e, esize] = if test_passed then Ones() else Zeros();
  end case;

V[d] = result;
C7.2.53 FCMLT (zero)

Floating-point Compare Less than zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is less than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 0 1 sz 1 0 0 0 0 0 1 1 1 0 1 0 Rn Rd
```

Scalar variant

FCMLT <V><d>, <V><n>, #0.0

Decoding for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

CompareOp comparison = CompareOp_LT;

Vector

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 0 0 1 1 1 0 1 sz 1 0 0 0 0 0 1 1 1 0 1 0 Rn Rd
```

Vector variant

FCMLT <Vd>.<T>, <Vn>.<T>, #0.0

Decoding for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

CompareOp comparison = CompareOp_LT;
Assembler symbols

\(<V>\) Is a width specifier, encoded in the "sz" field. It can have the following values:

- \(S\) when \(sz = 0\)
- \(D\) when \(sz = 1\)

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- \(2S\) when \(sz = 0\), \(Q = 0\)
- \(4S\) when \(sz = 0\), \(Q = 1\)
- \(2D\) when \(sz = 1\), \(Q = 1\)

The encoding \(sz = 1, Q = 0\) is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) zero = FPZero('0');
bits(esize) element;
boolean test_passed;
for e = 0 to elements-1
  element = Elem[operand, e, esize];
  case comparison of
    when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
    when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
    when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
    when CompareOp_LE test_passed = FPCompareGE(zero, element, FPCR);
    when CompareOp_LT test_passed = FPCompareGT(zero, element, FPCR);
  Elem[result, e, esize] = if test_passed then Ones() else Zeros();
V[d] = result;
```
C7.2.54  FCMP

Floating-point quiet Compare (scalar). This instruction compares the two SIMD&FP source register values, or the first SIMD&FP source register value and zero. It writes the result to the PSTATE.{N, Z, C, V} flags.

It raises an Invalid Operation exception only if either operand is a signaling NaN.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Single-precision variant

Applies when type == 00 && opc == 00.

FCMP <Sn>, <Sm>

### Single-precision, zero variant

Applies when type == 00 && Rm == (00000) && opc == 01.

FCMP <Sn>, #0.0

### Double-precision variant

Applies when type == 01 && opc == 00.

FCMP <Dn>, <Dm>

### Double-precision, zero variant

Applies when type == 01 && Rm == (00000) && opc == 01.

FCMP <Dn>, #0.0

### Decode for all variants of this encoding

```plaintext
integer n = UInt(Rn); // ignored when opc<0> == '1'
integer m = UInt(Rm); // ignored when opc<0> == '1'

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

boolean signal_all_nans = (opc<1> == '1');
boolean cmp_with_zero = (opc<0> == '1');
```

### Assembler symbols

```plaintext
<Dn> For the double-precision variant: is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
```
For the double-precision, zero variant: is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<Sn> For the single-precision variant: is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

For the single-precision, zero variant: is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

NaNs

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This case results in the FPSCR flags being set to N=0, Z=0, C=1, and V=1.

**Operation**

CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = V[n];
bits(datasize) operand2;
operand2 = if cmp_with_zero then FPZero('0') else V[m];
PSTATE.<N,Z,C,V> = FPCompare(operand1, operand2, signal_all_nans, FPCR);
C7.2.55 FCMPE

Floating-point signaling Compare (scalar). This instruction compares the two SIMD&FP source register values, or the first SIMD&FP source register value and zero. It writes the result to the PSTATE.\{N, Z, C, V\} flags.

If either operand is any type of NaN, or if either operand is a signaling NaN, the instruction raises an Invalid Operation exception.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Single-precision variant**

Applies when type \(= 00\) \&\& opc \(= 10\).

FCMPE <Sn>, <Sm>

**Single-precision, zero variant**

Applies when type \(= 00\) \&\& Rm \(= (00000)\) \&\& opc \(= 11\).

FCMPE <Sn>, #0.0

**Double-precision variant**

Applies when type \(= 01\) \&\& opc \(= 10\).

FCMPE <Dn>, <Dm>

**Double-precision, zero variant**

Applies when type \(= 01\) \&\& Rm \(= (00000)\) \&\& opc \(= 11\).

FCMPE <Dn>, #0.0

**Decode for all variants of this encoding**

```plaintext
integer n = UInt(Rn);
integer m = UInt(Rm);    // ignored when opc<0> == '1'

integer datasize;
\text{case type of}
    \text{when '00' datasize = 32;}
    \text{when '01' datasize = 64;}
    \text{when '1x' UnallocatedEncoding();}

boolean signal_all_nans = (opc<1> == '1');
boolean cmp_with_zero = (opc<0> == '1');
```

**Assembler symbols**

<\text{Dn}> For the double-precision variant: is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
For the double-precision, zero variant: is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<\text{Dm}> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<\text{Sn}> For the single-precision variant: is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

For the single-precision, zero variant: is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<\text{Sm}> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

\textbf{NaNs}

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This case results in the FPSCR flags being set to N=0, Z=0, C=1, and V=1.

\texttt{FCMPE} raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for <, \leq, >, \geq, and other predicates that raise an exception when the operands are unordered.

\textbf{Operation}

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2;
operand2 = if cmp_with_zero then FPZero('0') else V[m];
PSTATE.<N,Z,C,V> = FPCompare(operand1, operand2, signal_all_nans, FPCR);
\end{verbatim}
C7.2.56  FCSEL

Floating-point Conditional Select (scalar). This instruction allows the SIMD&FP destination register to take the value from either one or the other of two SIMD&FP source registers. If the condition passes, the first SIMD&FP source register value is taken, otherwise the second SIMD&FP source register value is taken.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Single-precision variant
Applies when type == 00.

FCSEL <Sd>, <Sn>, <Sm>, <cond>

### Double-precision variant
Applies when type == 01.

FCSEL <Dd>, <Dn>, <Dm>, <cond>

#### Decode for all variants of this encoding

```plaintext
type = [31 30 29 28] [27 26 25 24] [23 22 21 20] [19 18 17 16] [15 14 13 12] [11 10 9 8] [7 6 5 4] [3 2 1 0]

0 0 0 1 1 1 0 0 x 1 Rm cond 1 1 Rn Rd
```

- **type**: Integer
- **Rm**: Integer
- **cond**: Integer
- **Rn**: Integer
- **Rd**: Integer

#### Assembler symbols

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Dm>` Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Sm>` Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- `<cond>` Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
```
result = if ConditionHolds(condition) then V[n] else V[m];
V[d] = result;
C7.2.57   FCVT

Floating-point Convert precision (scalar). This instruction converts the floating-point value in the SIMD&FP source register to the precision for the destination register data type using the rounding mode that is determined by the FPCR and writes the result to the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1 0</td>
<td>type 1 0 0 0 1</td>
<td>opc 1 0 0 0 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Half-precision to single-precision variant**

Applies when \( \text{type} == 11 \land \text{opc} == 00 \).
FCVT <Sd>, <Hn>

**Half-precision to double-precision variant**

Applies when \( \text{type} == 11 \land \text{opc} == 01 \).
FCVT <Db>, <Hn>

**Single-precision to half-precision variant**

Applies when \( \text{type} == 00 \land \text{opc} == 11 \).
FCVT <Hd>, <Sn>

**Single-precision to double-precision variant**

Applies when \( \text{type} == 00 \land \text{opc} == 01 \).
FCVT <Db>, <Sn>

**Double-precision to half-precision variant**

Applies when \( \text{type} == 01 \land \text{opc} == 11 \).
FCVT <Hd>, <Dn>

**Double-precision to single-precision variant**

Applies when \( \text{type} == 01 \land \text{opc} == 00 \).
FCVT <Dd>, <Dn>

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if type == opc then UnallocatedEncoding();

integer srcsize;
case type of
  when '00' srcsize = 32;
  when '01' srcsize = 64;
  when '10' UnallocatedEncoding();
  when '11' srcsize = 16;
integer dstsize;
```
case opc of
    when '00' dstsize = 32;
    when '01' dstsize = 64;
    when '10' UnallocatedEncoding();
    when '11' dstsize = 16;

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(dstsize) result;
bits(srcsize) operand = V[n];
result = FPConvert(operand, FPCR);
V[d] = result;
C7.2.58 FCVTAS (vector)

Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector). This instruction converts each element in a vector from a floating-point value to a signed integer value using the Round to Nearest with Ties to Away rounding mode and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0 0 sz 1 0 0 0 0 1 1 1 0 0 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

FCVTAS <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPRounding_TIEAWAY;
boolean unsigned = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 0</td>
<td>sz</td>
<td>1 0 0 0 0</td>
<td>1 1 1 0 0</td>
<td>1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

FCVTAS <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPRounding_TIEAWAY;
boolean unsigned = (U == '1');
Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
  The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
  element = Elem[operand, e, esize];
  Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
C7.2.59   FCVTAS (scalar)

Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar). This instruction converts
the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round to Nearest with Ties to Away rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception
results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Single-precision to 32-bit variant
Applies when sf == 0 & type == 00.
FCVTAS <Wd>, <Sn>

Single-precision to 64-bit variant
Applies when sf == 1 & type == 00.
FCVTAS <Xd>, <Sn>

Double-precision to 32-bit variant
Applies when sf == 0 & type == 01.
FCVTAS <Wd>, <Dn>

Double-precision to 64-bit variant
Applies when sf == 1 & type == 01.
FCVTAS <Xd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;

case type of
  when '00'
    fltsize = 32;
  when '01'
    fltsize = 64;
  when '10'
    UnallocatedEncoding();
  when '11'
    UnallocatedEncoding();

Assembler symbols
<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, FALSE, FPCR, FPRounding_TIEAWAY);
X[d] = intval;
```
C7.2.60   FCVTAU (vector)

Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector). This instruction converts each element in a vector from a floating-point value to an unsigned integer value using the Round to Nearest with Ties to Away rounding mode and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 0 1 0 0 0 1 1 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

FCVTAU <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPRounding_TIEAWAY;
boolean unsigned = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0 0 1 0 0 0 1 1 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

FCVTAU <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPRounding_TIEAWAY;
boolean unsigned = (U == '1');
Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when \( sz = 0 \)
D when \( sz = 1 \)

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when \( sz = 0, Q = 0 \)
4S when \( sz = 0, Q = 1 \)
2D when \( sz = 1, Q = 1 \)
The encoding \( sz = 1, Q = 0 \) is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
```
C7.2.61   FCVTAU (scalar)

Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round to Nearest with Ties to Away rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision to 32-bit variant
Applies when \( sf == 0 \) && \( type == 00 \).
FCVTAU <Wd>, <Sn>

Single-precision to 64-bit variant
Applies when \( sf == 1 \) && \( type == 00 \).
FCVTAU <Xd>, <Sn>

Double-precision to 32-bit variant
Applies when \( sf == 0 \) && \( type == 01 \).
FCVTAU <Wd>, <Dn>

Double-precision to 64-bit variant
Applies when \( sf == 1 \) && \( type == 01 \).
FCVTAU <Xd>, <Dn>

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{intsize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{fltsize}; \\
\text{case } type \text{ of } \\
\quad \text{when } '00' \text{ then } \text{fltsize} = 32; \\
\quad \text{when } '01' \text{ then } \text{fltsize} = 64; \\
\quad \text{when } '10' \text{ UnallocatedEncoding(); } \\
\quad \text{when } '11' \text{ UnallocatedEncoding(); }
\end{align*}
\]

Assembler symbols

\(<Wd>\quad \) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, TRUE, FPCR, FPRounding_TIEAWAY);
X[d] = intval;
```
C7.2.62 FCVTL, FCVTL2

Floating-point Convert to higher precision Long (vector). This instruction reads each element in a vector in the SIMD&FP source register, converts each value to double the precision of the source element using the rounding mode that is determined by the FPCR, and writes each result to the equivalent element of the vector in the SIMD&FP destination register.

Where the operation lengthens a 64-bit vector to a 128-bit vector, the FCVTL2 variant operates on the elements in the top 64 bits of the source register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FCVTL(2) <Vd>.<Ta>, <Vn>.<Tb>

Decode for this encoding

\[
\text{integer } d = \text{UInt}(\text{Rd}); \\
\text{integer } n = \text{UInt}(\text{Rn}); \\
\text{integer } \text{esize} = 16 \ll \text{UInt}(sz); \\
\text{integer } \text{datasize} = 64; \\
\text{integer } \text{part} = \text{UInt}(Q); \\
\text{integer } \text{elements} = \text{datasize} \div \text{esize};
\]

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when \( Q = 0 \)
- [present] when \( Q = 1 \)

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "sz" field. It can have the following values:

- \( 4S \) when \( sz = 0 \)
- \( 2D \) when \( sz = 1 \)

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- \( 4H \) when \( sz = 0, Q = 0 \)
- \( 8H \) when \( sz = 0, Q = 1 \)
- \( 2S \) when \( sz = 1, Q = 0 \)
- \( 4S \) when \( sz = 1, Q = 1 \)
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = Vpart[n, part];
bits(2*datasize) result;

for e = 0 to elements-1
    Elem[result, e, 2*esize] = FPConvert(Operand[e, esize], FPCR);

V[d] = result;
C7.2.63 FCVTMS (vector)

Floating-point Convert to Signed integer, rounding toward Minus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | sz | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | Rn | Rd |
| U | o2 | o1 |
```

Scalar variant

FCVTMS <\times>\langle d \rangle, <\times>\langle n \rangle

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```

Vector

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | sz | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | Rn | Rd |
| U | o2 | o1 |
```

Vector variant

FCVTMS <\times>\langle d \rangle.\langle T \rangle, <\times>\langle n \rangle.\langle T \rangle

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```
Assembler symbols

\(<V>\)  
Is a width specifier, encoded in the "sz" field. It can have the following values:
\(S\) when \(sz = 0\)
\(D\) when \(sz = 1\)

\(<d>\)  
Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\)  
Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<V_d>\)  
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\)  
Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
\(2S\) when \(sz = 0, Q = 0\)
\(4S\) when \(sz = 0, Q = 1\)
\(2D\) when \(sz = 1, Q = 1\)
The encoding \(sz = 1, Q = 0\) is reserved.

\(<V_n>\)  
Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bhits(datasize) operand = V[n];
bhits(datasize) result;
bhits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
```

C7.2.64 FCVTMS (scalar)

Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round towards Minus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
</tr>
</tbody>
</table>

Single-precision to 32-bit variant

Applies when sf == 0 && type == 00.

FCVTMS <Wd>, <Sn>

Single-precision to 64-bit variant

Applies when sf == 1 && type == 00.

FCVTMS <Xd>, <Sn>

Double-precision to 32-bit variant

Applies when sf == 0 && type == 01.

FCVTMS <Wd>, <Dn>

Double-precision to 64-bit variant

Applies when sf == 1 && type == 01.

FCVTMS <Xd>, <Dn>

Decode for all variants of this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;
FPRounding rounding;

case type of
  when '00'
    fltsize = 32;
  when '01'
    fltsize = 64;
  when '10'
    UnallocatedEncoding();
  when '11'
    UnallocatedEncoding();

rounding = FPRounding(rmode);
```
Assembler symbols

<rd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, FALSE, FPCR, rounding);
X[d] = intval;
C7.2.65 FCVTMU (vector)

Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>sz</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

U | o2 | Rd | o1 |

**Scalar variant**

FCVTMU <V><d>, <V><n>

*Decode for this encoding*

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>sz</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

U | o2 | Rd | o1 |

**Vector variant**

FCVTMU <Vd>.<T>, <Vn>.<T>

*Decode for this encoding*

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
Assembler symbols

\(<V>\) Is a width specifier, encoded in the "sz" field. It can have the following values:

\(S\) when \(sz = 0\)

\(D\) when \(sz = 1\)

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

\(2S\) when \(sz = 0, Q = 0\)

\(4S\) when \(sz = 0, Q = 1\)

\(2D\) when \(sz = 1, Q = 1\)

The encoding \(sz = 1, Q = 0\) is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

\[
\text{CheckFPAdvSIMDEnabled64();}\nonumber \\
\text{bits(datasize) operand = V[n];}\nonumber \\
\text{bits(datasize) result;}\nonumber \\
\text{bits(esize) element;}\nonumber \\
\text{for e = }\text{0 to elements-1}\nonumber \\
\text{\hspace{1em} element = Elem[operand, e, esize];}\nonumber \\
\text{\hspace{1em} Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);}\nonumber \\
\text{V[d] = result;}\nonumber 
\]
C7.2.66   FCVTMU (scalar)

Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round towards Minus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 16</th>
<th>14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
</tr>
</tbody>
</table>

type | rmode | opcode

Single-precision to 32-bit variant

Applies when sf == 0 & type == 00.

FCVTMU <Wd>, <Sn>

Single-precision to 64-bit variant

Applies when sf == 1 & type == 00.

FCVTMU <Xd>, <Sn>

Double-precision to 32-bit variant

Applies when sf == 0 & type == 01.

FCVTMU <Wd>, <Dn>

Double-precision to 64-bit variant

Applies when sf == 1 & type == 01.

FCVTMU <Xd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;
FPRounding rounding;

case type of
    when '00'
        fltsize = 32;
    when '01'
        fltsize = 64;
    when '10'
        UnallocatedEncoding();
    when '11'
        UnallocatedEncoding();

    rounding = FPDodeRounding(rmode);
Assembler symbols

<wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, TRUE, FPCR, rounding);
X[d] = intval;
C7.2.67  FCVTN, FCVTN2

Floating-point Convert to lower precision Narrow (vector). This instruction reads each vector element in the
SIMD&FP source register, converts each result to half the precision of the source element, writes the final result to
a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination
vector elements are half as long as the source vector elements. The rounding mode is determined by the FPCR.

The FCVTN instruction writes the vector to the lower half of the destination register and clears the upper half, while
the FCVTN2 instruction writes the vector to the upper half of the destination register without affecting the other bits
of the register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception
results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and
Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FCVTN{2} <Vd>.<Tb>, <Vn>.<Ta>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 16 << UInt(sz);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper
64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have
the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
4H when sz = 0, Q = 0
8H when sz = 0, Q = 1
2S when sz = 1, Q = 0
4S when sz = 1, Q = 1

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "sz" field. It can have the following values:
4S when sz = 0
Operation

CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand = V[n];
bits(datasize) result;

for e = 0 to elements-1
    Elem[result, e, esize] = FPConvert(Elem[operand, e, 2*esize], FPCR);

Vpart[d, part] = result;
C7.2.68   FCVTNS (vector)

Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 0 0 sz 1 0 0 0 0 1 1 0 1 0 1 0 Rn Rd
```

Scalar variant

FCVTNS <Vd>.<T>, <Vn>.<T>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer esize = 32 << UInt(sz);
- integer datasize = esize;
- integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');

Vector

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 0 0 sz 1 0 0 0 0 1 1 0 1 0 1 0 Rn Rd
```

Vector variant

FCVTNS <Vd>.<T>, <Vn>.<T>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- if sz:Q == '1' then ReservedValue();
- integer esize = 32 << UInt(sz);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
Assembler symbols

<\textbf{V}> Is a width specifier, encoded in the "sz" field. It can have the following values:
\begin{itemize}
  \item S when \( sz = 0 \)
  \item D when \( sz = 1 \)
\end{itemize}

<\textbf{d}> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\textbf{n}> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\textbf{Vd}> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\textbf{T}> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
\begin{itemize}
  \item 2S when \( sz = 0, Q = 0 \)
  \item 4S when \( sz = 0, Q = 1 \)
  \item 2D when \( sz = 1, Q = 1 \)
\end{itemize}
The encoding \( sz = 1, Q = 0 \) is reserved.

<\textbf{Vn}> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

\begin{verbatim}
  CheckFPAdvSIMDEnabled64();
  bits(datasize) operand = \( V[n] \);
  bits(datasize) result;
  bits(esize) element;

  for e = 0 to elements-1
    element = \( Elem[operand, e, esize] \);
    \( Elem[result, e, esize] = \text{FPToFixed}(element, 0, \text{unsigned}, \text{FPCR}, \text{rounding}) \);

  \( V[d] = result; \)
\end{verbatim}
**C7.2.69 FCVTNS (scalar)**

Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round to Nearest rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see *Floating-point exception traps* on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 16 15 14 13 12 11 10  9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf   0 0 1 1 1 0 0</td>
<td>x   1 0 0 0 0 0 0 0 0 0 0</td>
<td>Rn</td>
</tr>
<tr>
<td>type</td>
<td>mode</td>
<td>opcode</td>
</tr>
</tbody>
</table>

*Single-precision to 32-bit variant*

Applies when sf == 0 && type == 00.

FCVTNS <Wd>, <Sn>

*Single-precision to 64-bit variant*

Applies when sf == 1 && type == 00.

FCVTNS <Xd>, <Sn>

*Double-precision to 32-bit variant*

Applies when sf == 0 && type == 01.

FCVTNS <Wd>, <Dn>

*Double-precision to 64-bit variant*

Applies when sf == 1 && type == 01.

FCVTNS <Xd>, <Dn>

*Decode for all variants of this encoding*

```python
code_width = UInt(Rd);
code_width = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;
FP_Rounding rounding;

case type of
   when '00'
      fltsize = 32;
   when '01'
      fltsize = 64;
   when '10'
      UnallocatedEncoding();
   when '11'
      UnallocatedEncoding();
   rounding = FP Decode Rounding(rmode);
```

Assembler symbols

<\text{Wd}>  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<\text{Xd}>  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<\text{Sn}>  Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<\text{Dn}>  Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

\text{CheckFPAdvSIMDEnabled64}();

\text{bits(fltsize) fltval;}\text{ bits(intsize) intval;}

\text{fltval} = \text{V}[n];
\text{intval} = \text{FPToFixed}(\text{fltval}, 0, \text{FALSE}, \text{FPCR}, \text{rounding});
\text{X}[d] = \text{intval};
C7.2.70 FCVTNU (vector)

Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 1 1 1 1 0 0 | sz 1 0 0 0 0 1 1 0 1 0 | Rn | Rd |

Scalar variant

FCVTNU <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');

Vector

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 0 1 1 1 0 0 | sz 1 0 0 0 0 1 1 0 1 0 | Rn | Rd |

Vector variant

FCVTNU <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
Assembler symbols

<\text{V}> Is a width specifier, encoded in the "sz" field. It can have the following values:
\begin{align*}
S & \text{ when } sz = 0 \\
D & \text{ when } sz = 1
\end{align*}

<\text{d}> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\text{n}> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\text{Vd}> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\text{T}> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
\begin{align*}
2S & \text{ when } sz = 0, Q = 0 \\
4S & \text{ when } sz = 0, Q = 1 \\
2D & \text{ when } sz = 1, Q = 1
\end{align*}

The encoding $sz = 1, Q = 0$ is reserved.

<\text{Vn}> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
   element = Elem[operand, e, esize];
   Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
\end{verbatim}
C7.2.71   FCVTNU (scalar)

Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round to Nearest rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision to 32-bit variant

Applies when $sf == 0 \&\& type == 00$

FCVTNU <Wd>, <Sn>

Single-precision to 64-bit variant

Applies when $sf == 1 \&\& type == 00$

FCVTNU <Xd>, <Sn>

Double-precision to 32-bit variant

Applies when $sf == 0 \&\& type == 01$

FCVTNU <Wd>, <Dn>

Double-precision to 64-bit variant

Applies when $sf == 1 \&\& type == 01$

FCVTNU <Xd>, <Dn>

Decode for all variants of this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;
FPRounding rounding;

case type of
  when '00'
    fltsize = 32;
  when '01'
    fltsize = 64;
  when '10'
    UnallocatedEncoding();
  when '11'
    UnallocatedEncoding();

  rounding = FPPtrEncodeRounding(rmode);
```

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-------------|----------------|----------------|----------------|----------------|----------------|--------|
| sf 0 0 1 1 1 0 0 x 1 0 0 0 0 0 0 0 | Rn | Rd | type | rmode | opcode |
Assembler symbols

<wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<xid> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, TRUE, FPCR, rounding);
X[d] = intval;
C7.2.72   FCVTPS (vector)

Floating-point Convert to Signed integer, rounding toward Plus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 0 1 sz 1 0 0 0 0 1 1 0 1 0 1 0 Rn Rd |
```

Scalar variant

FCVTPS <V><d>, <V><n>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);

- integer esize = 32 << UInt(sz);
- integer datasize = esize;
- integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');

Vector

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 0 1 0 1 1 0 1 sz 1 0 0 0 0 1 1 0 1 0 1 0 Rn Rd |
```

Vector variant

FCVTPS <Vd>.<T>, <Vn>.<T>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);

- if sz:Q == '10' then ReservedValue();
- integer esize = 32 << UInt(sz);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
Assembler symbols

<\texttt{V}> Is a width specifier, encoded in the "sz" field. It can have the following values:
\begin{itemize}
\item S when \( sz = 0 \)
\item D when \( sz = 1 \)
\end{itemize}

<\texttt{d}> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\texttt{n}> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\texttt{Vd}> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\texttt{Vn}> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<\texttt{T}> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
\begin{itemize}
\item 2S when \( sz = 0, Q = 0 \)
\item 4S when \( sz = 0, Q = 1 \)
\item 2D when \( sz = 1, Q = 1 \)
\end{itemize}

The encoding \( sz = 1, Q = 0 \) is reserved.

<\texttt{Vn}> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
\end{verbatim}
C7.2.73 FCVTPS (scalar)

Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round towards Plus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision to 32-bit variant

Applies when \( sf == 0 \&\& \text{type} == 00 \).

\[ \text{FCVTPS} <Wd>, <Sn> \]

Single-precision to 64-bit variant

Applies when \( sf == 1 \&\& \text{type} == 00 \).

\[ \text{FCVTPS} <Xd>, <Sn> \]

Double-precision to 32-bit variant

Applies when \( sf == 0 \&\& \text{type} == 01 \).

\[ \text{FCVTPS} <Wd>, <Dn> \]

Double-precision to 64-bit variant

Applies when \( sf == 1 \&\& \text{type} == 01 \).

\[ \text{FCVTPS} <Xd>, <Dn> \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{intsize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{fltsize}; \\
\text{FPRounding } \text{rounding}; \\
\text{case } \text{type of} \\
\text{when } '00' \\
\text{fltsize} &= 32; \\
\text{when } '01' \\
\text{fltsize} &= 64; \\
\text{when } '10' \\
\text{UnallocatedEncoding}(); \\
\text{when } '11' \\
\text{UnallocatedEncoding}(); \\
\text{rounding} &= \text{FPDecodeRounding}(\text{rmode});
\end{align*}
\]
Assembler symbols

<%d> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<%d> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<%n> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<%n> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, FALSE, FPCR, rounding);
X[d] = intval;
C7.2.74 FCVTPU (vector)

Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
    | 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
    0 1 1 1 1 1 0 1 | 1 0 0 0 0 | 1 1 0 1 0 1 0 | Rn  | Rd |
```

Scalar variant

FCVTPU <V><d>, <V><n>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```

Vector

```
    | 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
    0 0 1 0 1 1 1 0 | 1 | 0 0 0 0 | 1 1 0 1 0 1 0 | Rn  | Rd |
```

Vector variant

FCVTPU <Vd>.<T>, <Vn>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```
Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
   element = Elem[operand, e, esize];
   Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
C7.2.75   FCVTPU (scalar)

Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round towards Plus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision to 32-bit variant

Applies when \( sf = 0 \) \&\& \( type = 00 \).

\[ \text{FCVTPU <Wd>, <Sn>} \]

Single-precision to 64-bit variant

Applies when \( sf = 1 \) \&\& \( type = 00 \).

\[ \text{FCVTPU <Xd>, <Sn>} \]

Double-precision to 32-bit variant

Applies when \( sf = 0 \) \&\& \( type = 01 \).

\[ \text{FCVTPU <Wd>, <Dn>} \]

Double-precision to 64-bit variant

Applies when \( sf = 1 \) \&\& \( type = 01 \).

\[ \text{FCVTPU <Xd>, <Dn>} \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d & = \text{UInt}(\text{Rd}); \\
\text{integer } n & = \text{UInt}(\text{Rn}); \\
\text{integer } \text{intsize} & = \text{if } sf = '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{fltsize} & ; \\
\text{FPRounding } & \text{ rounding}; \\
\text{case } \text{type of } & \text{ case } \text{type of } \\
\text{ when } '00' & \text{ fltsize} = 32; \\
\text{ when } '01' & \text{ fltsize} = 64; \\
\text{ when } '10' & \text{ UnallocatedEncoding}(); \\
\text{ when } '11' & \text{ UnallocatedEncoding}(); \\
\text{ rounding} & = \text{FPDecodeRounding}(\text{rmode});
\end{align*}
\]
Assembler symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, TRUE, FPCR, rounding);
X[d] = intval;
### C7.2.76 FCVTXN, FCVTXN2

Floating-point Convert to lower precision Narrow, rounding to odd (vector). This instruction reads each vector element in the source SIMD&FP register, narrows each value to half the precision of the source element using the Round to Odd rounding mode, writes the result to a vector, and writes the vector to the destination SIMD&FP register.

--- **Note** ---

This instruction uses the Round to Odd rounding mode which is not defined by the IEEE 754-2008 standard. This rounding mode ensures that if the result of the conversion is inexact the least significant bit of the mantissa is forced to 1. This rounding mode enables a floating-point value to be converted to a lower precision format via an intermediate precision format while avoiding double rounding errors. For example, a 64-bit floating-point value can be converted to a correctly rounded 16-bit floating-point value by first using this instruction to produce a 32-bit value and then using another instruction with the wanted rounding mode to convert the 32-bit value to the final 16-bit floating-point value.

The FCVTXN instruction writes the vector to the lower half of the destination register and clears the upper half, while the FCVTXN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see **Floating-point exception traps** on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Scalar

![Binary representation of FCVTXN instruction](image)

**Scalar variant**

FCVTXN `<Vb><d>, <Va><n>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz == '0' then ReservedValue();
integer esize = 32;
integer datasize = esize;
integer elements = 1;
integer part = 0;
```

#### Vector

![Binary representation of FCVTXN2 instruction](image)

**Vector variant**

FCVTXN{2} `<Vb>.<Tb>, `<Vn>.<Ta>`
**Decode for this encoding**

```cpp
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz == '0' then ReservedValue();
integer esize = 32;
integer datasize = 64;
integer elements = 2;
integer part = UInt(Q);
```

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
- [absent] when \( Q = 0 \)
- [present] when \( Q = 1 \)

\(<V_d>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T_b>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
- 2S when \( sz = 1 \), \( Q = 0 \)
- 4S when \( sz = 1 \), \( Q = 1 \)

The encoding \( sz = 0 \), \( Q = x \) is reserved.

\(<V_n>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\(<T_a>\) Is an arrangement specifier, encoded in the "sz" field. It can have the following values:
- 2D when \( sz = 1 \)

The encoding \( sz = 0 \) is reserved.

\(<V_b>\) Is the destination width specifier, encoded in the "sz" field. It can have the following values:
- S when \( sz = 1 \)

The encoding \( sz = 0 \) is reserved.

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<a>\) Is the source width specifier, encoded in the "sz" field. It can have the following values:
- D when \( sz = 1 \)

The encoding \( sz = 0 \) is reserved.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

**Operation for all encodings**

```cpp
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand = V[n];
bits(datasize) result;

for e = 0 to elements-1
    Elem[result, e, esize] = FPConvert(Elem[operand, e, 2*esize], FPCR, FPRounding_ODD);
Vpart[d, part] = result;
```
C7.2.77   FCVTZS (vector, fixed-point)

Floating-point Convert to Signed fixed-point, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from floating-point to fixed-point signed integer using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
</tr>
</tbody>
</table>
```

**Scalar variant**

FCVTZS `<V><d>, <V><n>, #<fbits>`

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '00xx' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = esize;
integer elements = 1;
integer frachbits = (esize + 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRounding_ZERO;
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
</tr>
</tbody>
</table>
```

**Vector variant**

FCVTZS `<Vd>.<T>, <Vn>.<T>, #<fbits>`

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then "Advanced SIMD modified immediate";
if immh == '00xx' then ReservedValue();
if immh<3>:Q == '10' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
```
integer fracbits = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRounding_ZERO;

Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
S when immh = 01xx
D when immh = 1xxx
The encoding immh = 00xx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<T> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1
2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The following encodings are reserved:
• immh = 0001, Q = x.
• immh = 001x, Q = x.
• immh = 1xxx, Q = 0.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in the "immh:immb" field. It can have the following values:
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
The encoding immh = 00xx is reserved.
For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in the "immh:immb" field. It can have the following values:
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The following encodings are reserved:
• immh = 0001.
• immh = 001x.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;
for e = 0 to elements-1
   element = Elem(operand, e, esize);
\[ \text{Elem}[\text{result}, e, \text{esize}] = \text{FPToFixed}(\text{element}, \text{fracbits}, \text{unsigned}, \text{FPCR}, \text{rounding}); \]
\[ \text{V}[d] = \text{result}; \]
C7.2.78 FCVTZS (vector, integer)

Floating-point Convert to Signed integer, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28| 27 26 25 24| 23 22 21 20| 19 18 17 16| 15 14 13 12| 11 10 9 | 5 4 | 0 |
```

```
0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 | Rn |
```

Scalar variant

FCVTZS <V><d>, <V><n>

```
Decode for this encoding
```

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integerdatasize = esize;
integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```

Vector

```
| 31 30 29 28| 27 26 25 24| 23 22 21 20| 19 18 17 16| 15 14 13 12| 11 10 9 | 5 4 | 0 |
```

```
0 0 0 0 0 0 0 0 1 | Rn |
```

Vector variant

FCVTZS <Vd>.<T>, <Vn>.<T>

```
Decode for this encoding
```

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```
Assembler symbols

\(<V>\) Is a width specifier, encoded in the "sz" field. It can have the following values:
\(S\) when \(sz = 0\)
\(D\) when \(sz = 1\)

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<n>\) Is the number of the SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
\(2S\) when \(sz = 0, Q = 0\)
\(4S\) when \(sz = 0, Q = 1\)
\(2D\) when \(sz = 1, Q = 1\)
The encoding \(sz = 1, Q = 0\) is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);

V[d] = result;
```

_iss10775_
**C7.2.79 FCVTZS (scalar, fixed-point)**

Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit fixed-point signed integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see *Floating-point exception traps* on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

### Single-precision to 32-bit variant

Applies when $sf == 0 \&\& type == 00$.

FCVTZS $<Wd>, <Sn>, #<fbits>

### Single-precision to 64-bit variant

Applies when $sf == 1 \&\& type == 00$.

FCVTZS $<Xd>, <Sn>, #<fbits>

### Double-precision to 32-bit variant

Applies when $sf == 0 \&\& type == 01$.

FCVTZS $<Wd>, <Dn>, #<fbits>

### Double-precision to 64-bit variant

Applies when $sf == 1 \&\& type == 01$.

FCVTZS $<Xd>, <Dn>, #<fbits>

### Decode for all variants of this encoding

```cpp
integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;

case type of
  when '00' fltsize = 32;
  when '01' fltsize = 64;
  when '1x' UnallocatedEncoding();

if sf == '0' \&\& scale<5> == '0' then UnallocatedEncoding();
integer fracbits = 64 - UInt(scale);
```

### Assembler symbols

- $<Wd>$ Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $<Xd>$ Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<sn>  Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dn>  Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<fbits> For the double-precision to 32-bit and single-precision to 32-bit variant: is the number of bits after
the binary point in the fixed-point destination, in the range 1 to 32, encoded as 64 minus "scale".
For the double-precision to 64-bit and single-precision to 64-bit variant: is the number of bits after
the binary point in the fixed-point destination, in the range 1 to 64, encoded as 64 minus "scale".

**Operation**

```c
CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPtoFixed(fltval, fracbits, FALSE, FPCR, FPRounding_ZERO);
X[d] = intval;
```
FCVTZS (scalar, integer)

Floating-point Convert to Signed integer, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision to 32-bit variant

Applies when \( sf == 0 \) & \( type == 00 \).

\[
\text{FCVTZS} \ <Wd>, <Sn> \\
\]

Single-precision to 64-bit variant

Applies when \( sf == 1 \) & \( type == 00 \).

\[
\text{FCVTZS} \ <Xd>, <Sn> \\
\]

Double-precision to 32-bit variant

Applies when \( sf == 0 \) & \( type == 01 \).

\[
\text{FCVTZS} \ <Wd>, <Dn> \\
\]

Double-precision to 64-bit variant

Applies when \( sf == 1 \) & \( type == 01 \).

\[
\text{FCVTZS} \ <Xd>, <Dn> \\
\]

Decode for all variants of this encoding

\[
\begin{array}{l}
\text{integer } d = \text{UInt}(Rd) ; \\
\text{integer } n = \text{UInt}(Rn) ; \\
\text{integer } \text{intsize} = \text{if } sf == \text{\textquoteleft}1\textquoteright\ \text{then } 64 \ \text{else } 32 ; \\
\text{integer } \text{fltsize} ; \\
\text{FPRounding } \text{rounding} ; \\
\text{case } \text{type } \text{of} \\
\text{when } \text{\textquoteleft}00\textquoteright\ : \\
\text{fltsize} = 32 ; \\
\text{when } \text{\textquoteleft}01\textquoteright\ : \\
\text{fltsize} = 64 ; \\
\text{when } \text{\textquoteleft}10\textquoteright\ : \\
\text{UnallocatedEncoding}() ; \\
\text{when } \text{\textquoteleft}11\textquoteright\ : \\
\text{UnallocatedEncoding}() ; \\
\text{rounding} = \text{FPRounding(rmode)} ; \\
\end{array}
\]
Assembler symbols

<Pd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Px> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPtoFixed(fltval, 0, FALSE, FPCR, rounding);
X[d] = intval;
C7.2.81  FCVTZU (vector, fixed-point)

Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from floating-point to fixed-point unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

### Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22</th>
<th>19 18 16 15 14 13 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

FCVTZU <V><d>, <V><n>, #<fbits>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '00xx' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = esize;
integer elements = 1;
integer frachbits = (esize + 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRounding_ZERO;
```

### Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22</th>
<th>19 18 16 15 14 13 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 Q 1 0 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

FCVTZU <Vd>.<T>, <Vn>.<T>, #<fbits>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then See "Advanced SIMD modified immediate";
if immh == '00xx' then ReservedValue();
if immh<3>:Q == '10' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
```
integer fracbits = (esize + 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRounding_ZERO;

Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
    S when immh = 01xx
    D when immh = 1xxx
The encoding immh = 00xx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
    2S when immh = 01xx, Q = 0
    4S when immh = 01xx, Q = 1
    2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The following encodings are reserved:
    • immh = 0001, Q = x.
    • immh = 001x, Q = x.
    • immh = 1xxx, Q = 0.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded
in the "immh:immb" field. It can have the following values:
    (64-UInt(immh:immb)) when immh = 01xx
    (128-UInt(immh:immb)) when immh = 1xxx
The encoding immh = 00xx is reserved.
For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded
in the "immh:immb" field. It can have the following values:
    (64-UInt(immh:immb)) when immh = 01xx
    (128-UInt(immh:immb)) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The following encodings are reserved:
    • immh = 0001.
    • immh = 001x.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
\[ \text{Elem}[\text{result, e, esize}] = \text{FPToFixed}(\text{element, fracbits, unsigned, FPCR, rounding}); \]

\[ V[d] = \text{result}; \]
C7.2.82 FCVTZU (vector, integer)

Floating-point Convert to Unsigned integer, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 0 |
| 0 1 1 1 1 1 0 1 | sz | 1 0 0 0 0 1 1 0 | Rn | Rd |
```

Scalar variant

FCVTZU <Vs><db>, <Vs><nt>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```

Vector

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 0 |
| 0 0 1 1 1 1 0 1 | sz | 1 0 0 0 0 1 1 0 | Rn | Rd |
```

Vector variant

FCVTZU <Vd>.<T>, <Vn>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '1B' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

FPRounding rounding = FPDecodeRounding(o1:o2);
boolean unsigned = (U == '1');
```
Assembler symbols

<\V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when \( sz = 0 \)
D when \( sz = 1 \)

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when \( sz = 0, Q = 0 \)
4S when \( sz = 0, Q = 1 \)
2D when \( sz = 1, Q = 1 \)
The encoding \( sz = 1, Q = 0 \) is reserved.

<\Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = \text{V}[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = \text{Elem}[\text{operand}, e, esize];
    \text{Elem}[\text{result}, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);
\end{verbatim}

\text{V}[d] = result;
C7.2.83 FCVTZU (scalar, fixed-point)

Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit fixed-point unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

### Single-precision to 32-bit variant

Applies when \( sf == 0 \) && \( type == 00 \).

\[
\text{FCVTZU} \ <Wd>, \ <Sn>, \ #<fbits>
\]

### Single-precision to 64-bit variant

Applies when \( sf == 1 \) && \( type == 00 \).

\[
\text{FCVTZU} \ <Xd>, \ <Sn>, \ #<fbits>
\]

### Double-precision to 32-bit variant

Applies when \( sf == 0 \) && \( type == 01 \).

\[
\text{FCVTZU} \ <Wd>, \ <Dn>, \ #<fbits>
\]

### Double-precision to 64-bit variant

Applies when \( sf == 1 \) && \( type == 01 \).

\[
\text{FCVTZU} \ <Xd>, \ <Dn>, \ #<fbits>
\]

#### Decode for all variants of this encoding

\[
\text{integer } d = \text{UInt}(\text{Rd}); \\
\text{integer } n = \text{UInt}(\text{Rn}); \\
\text{integer } \text{intsize} = \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{fltsize}; \\
\text{case type of} \\
\text{when } '00' \text{ fltsize} = 32; \\
\text{when } '01' \text{ fltsize} = 64; \\
\text{when } '1x' \text{ UnallocatedEncoding();} \\
\text{if } sf == '0' \text{ && } \text{scale} < 5 \text{ then UnallocatedEncoding();} \\
\text{integer } \text{fracbits} = 64 - \text{UInt}(\text{scale});
\]

#### Assembler symbols

\(<Wd>\) Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

\(<Xd>\) Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<n> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<D> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<fbits> For the double-precision to 32-bit and single-precision to 32-bit variant: is the number of bits after the binary point in the fixed-point destination, in the range 1 to 32, encoded as 64 minus "scale".

For the double-precision to 64-bit and single-precision to 64-bit variant: is the number of bits after the binary point in the fixed-point destination, in the range 1 to 64, encoded as 64 minus "scale".

**Operation**

```c
CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, fracbits, TRUE, FPCR, FPRounding_ZERO);
X[d] = intval;
```
C7.2.84 FCVTZU (scalar, integer)

Floating-point Convert to Unsigned integer, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 |16|15 14 13 12|11 10 9 | 5 4 | 0 |
| sf | 0 | 0 | 1 | 1 | 1 | 0 | 0 | x | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Rn | Rd |
```

**Single-precision to 32-bit variant**

Applies when sf == 0 && type == 00.

FCVTZU <Wd>, <Sn>

**Single-precision to 64-bit variant**

Applies when sf == 1 && type == 00.

FCVTZU <Xd>, <Sn>

**Double-precision to 32-bit variant**

Applies when sf == 0 && type == 01.

FCVTZU <Wd>, <Dn>

**Double-precision to 64-bit variant**

Applies when sf == 1 && type == 01.

FCVTZU <Xd>, <Dn>

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize = FPRounding rounding;

case type of
  when '00'
    fltsize = 32;
  when '01'
    fltsize = 64;
  when '10'
    UnallocatedEncoding();
  when '11'
    UnallocatedEncoding();
  rounding = FPRounding(rmode);
```
Assembler symbols

<wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

fltval = V[n];
intval = FPToFixed(fltval, 0, TRUE, FPCR, rounding);
X[d] = intval;
C7.2.85   FDIV (vector)

Floating-point Divide (vector). This instruction divides the floating-point values in the elements in the first source
SIMD&FP register, by the floating-point values in the corresponding elements in the second source SIMD&FP
register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results
in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FDIV <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S     when sz = 0, Q = 0
  4S     when sz = 0, Q = 1
  2D     when sz = 1, Q = 1
  The encoding sz = 1, Q = 0 is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
\[
\text{Elem}[\text{result, e, esize}] = \text{FPDiv}(\text{element1, element2, FPCR});
\]

\[
\text{V}[d] = \text{result};
\]
C7.2.86  FDIV (scalar)

Floating-point Divide (scalar). This instruction divides the floating-point value of the first source SIMD&FP register by the floating-point value of the second source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Single-precision variant

Applies when type == 00.

FDIV <Sd>, <Sn>, <Sm>

### Double-precision variant

Applies when type == 01.

FDIV <Dd>, <Dn>, <Dm>

#### Decode for all variants of this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;

case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();
```

#### Assembler symbols

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Dm>` Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Sm>` Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```plaintext
CheckFPAdvSIMDEnabled64();

bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
```
result = FPDIV(operand1, operand2, FPCR);

V[d] = result;
C7.2.87 FMADD

Floating-point fused Multiply-Add (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, adds the product to the value of the third SIMD&FP source register, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>[31] 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 1</td>
<td>0 0 0 0 0 1 0</td>
<td>0 1 0 1 0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>type o1 o0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Single-precision variant**

Applies when type == 00.

FMADD <Sd>, <Sn>, <Sm>, <Sa>

**Double-precision variant**

Applies when type == 01.

FMADD <Dd>, <Dn>, <Dm>, <Da>

**Decode for all variants of this encoding**

```
integer d = UInt(Rd);
integer a = UInt(Ra);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
```

```
case type of
when '00' datasize = 32;
when '01' datasize = 64;
when '1x' UnallocatedEncoding();
```

**Assembler symbols**

- `<Dd>` is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- `<Dm>` is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- `<Da>` is the 64-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
- `<Sd>` is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

<Sa> Is the 32-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand = V[a];
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];

result = FPMulAdd(operand, operand1, operand2, FPCR);
V[d] = result;
```
C7.2.88   FMAX (vector)

Floating-point Maximum (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, places the larger of each of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean pair = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd>          Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>          Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
              2S when sz = 0, Q = 0
              4S when sz = 0, Q = 1
              2D when sz = 1, Q = 1
              The encoding sz = 1, Q = 0 is reserved.
<Vn>          Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>          Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];

if minimum then
    Elem[result, e, esize] = FPMin(element1, element2, FPCR);
else
    Elem[result, e, esize] = FPMax(element1, element2, FPCR);

V[d] = result;
C7.2.89 FMAX (scalar)

Floating-point Maximum (scalar). This instruction compares the two source SIMD&FP registers, and writes the larger of the two floating-point values to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FMAX <Sd>, <Sn>, <Sm>

Double-precision variant

Applies when type == 01.

FMAX <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
result = FPMax(operand1, operand2, FPCR);
V[d] = result;
C7.2.90  **FMAXNM (vector)**

Floating-point Maximum Number (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, writes the larger of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result placed in the vector is the numerical value, otherwise the result is identical to FMAX (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
[31 30 29 28][27 26 25 24][23 22 21 20] [16|15 14 13 12][11 10 9]  5 4 0
0 Q 0 0 1 1 1 0 0 sz 1  Rm  1 1 0 0 0 1  Rn  Rd
0 U 01
```

**Vector single-precision and double-precision variant**

FMAXNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean pair = (U == '1');
boolean minimum = (o1 == '1');
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  - 2S when sz = 0, Q = 0
  - 4S when sz = 0, Q = 1
  - 2D when sz = 1, Q = 1
  The encoding sz = 1, Q = 0 is reserved.
- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
```
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];

  if minimum then
    Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);

V[d] = result;
C7.2.91 FMAXNM (scalar)

Floating-point Maximum Number (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the larger of the two floating-point values to the destination SIMD&FP register.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result that is placed in the vector is the numerical value, otherwise the result is identical to FMAX (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FMAXNM <Sd>, <Sn>, <Sm>

Double-precision variant

Applies when type == 01.

FMAXNM <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];

result = FPMaxNum(operand1, operand2, FPCR);
V[d] = result;
```
C7.2.92   FMAXNMP (scalar)

Floating-point Maximum Number of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the largest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMAXNMP <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer esize = 32 << UInt(sz);
integer datasize = esize * 2;

Asmbl SYMBOLS

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is the source arrangement specifier, encoded in the "sz" field. It can have the following values:
2S when sz = 0
2D when sz = 1

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMAXNUM, operand, esize);
FMAXNMP (vector)

Floating-point Maximum Number Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the largest of each pair of values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result is the numerical value, otherwise the result is identical to FMAX (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FMAXNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean pair = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
   2S when sz = 0, Q = 0
   4S when sz = 0, Q = 1
   2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];

  if minimum then
    Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);

V[d] = result;
C7.2.94   FMAXNMV

Floating-point Maximum Number across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result of the comparison is the numerical value, otherwise the result is identical to FMAX (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

\[
\begin{array}{|c|c|c|c|c|}
\hline
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 4 | 3 | 2 | 1 | 0 |
\hline
0 & Q & 1 & 0 & 1 & 1 & 1 & 0 & 0 & sz & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & Rn & Rd & 01
\hline
\end{array}
\]

Single-precision and double-precision variant

FMAXNMV <V><d>, <Vn>.<T>

Decode for this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{if } sz:Q \neq '01' \text{ then ReservedValue();} & \quad // .4S only \\
\text{integer } esize &= 32 \ll \text{UInt}(sz); \\
\text{integer } datasize &= \text{if } Q == '1' \text{ then } 128 \text{ else } 64;
\end{align*}
\]

Assembler symbols

\(<V>\) Is the destination width specifier, encoded in the "sz" field. It can have the following values:
\begin{itemize}
\item 5 when sz = 0
\item The encoding sz = 1 is reserved.
\end{itemize}

\(<d>\) Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\(<T>\) Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
\begin{itemize}
\item 4S when Q = 1, sz = 0
\end{itemize}

The following encodings are reserved:
\begin{itemize}
\item Q = 0, sz = x.
\item Q = 1, sz = 1.
\end{itemize}

Operation

\[
\begin{align*}
\text{CheckFPAdvSIMDEnabled64();} \\
\text{bits(datasize) operand = V[n];} \\
V[d] = \text{Reduce(ReduceOp_FMAXNUM, operand, esize)};
\end{align*}
\]
FMAXP (scalar)

Floating-point Maximum of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the largest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMAXP <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize * 2;

Assembler symbols

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is the source arrangement specifier, encoded in the "sz" field. It can have the following values:
2S when sz = 0
2D when sz = 1

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMAX, operand, esize);
C7.2.96 FMAXP (vector)

Floating-point Maximum Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, writes the larger of each pair of values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean pair = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
  
  if minimum then
    Elem[result, e, esize] = FPMin(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMax(element1, element2, FPCR);

V[d] = result;
C7.2.97 FMAXV

Floating-point Maximum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMAXV <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q != '01' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;

Assembler symbols

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
The encoding sz = 1 is reserved.
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<T> Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
4S when Q = 1, sz = 0
The following encodings are reserved:
• Q = 0, sz = x.
• Q = 1, sz = 1.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMAX, operand, esize);
C7.2.98  FMIN (vector)

Floating-point minimum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the smaller of each of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean pair = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];

if minimum then
    Elem[result, e, esize] = FPMin(element1, element2, FPCR);
else
    Elem[result, e, esize] = FPMax(element1, element2, FPCR);

V[d] = result;
**C7.2.99 FMIN (scalar)**

Floating-point Minimum (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the smaller of the two floating-point values to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Single-precision variant

Applies when type == 00.

FMIN <Sd>, <Sn>, <Sm>

### Double-precision variant

Applies when type == 01.

FMIN <Dd>, <Dn>, <Dm>

### Decode for all variants of this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;

case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '1x' UnallocatedEncoding();
```

### Assembler symbols

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Dm>` Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Sm>` Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
```
result = FPMin(operand1, operand2, FPCR);
V[d] = result;
C7.2.100  FMINNM (vector)

Floating-point Minimum Number (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, writes the smaller of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result placed in the vector is the numerical value, otherwise the result is identical to FMIN (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FMINNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean pair = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>  Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S     when sz = 0, Q = 0
4S     when sz = 0, Q = 1
2D     when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
  if minimum then
    Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);
V[d] = result;
C7.2.101  FMINNM (scalar)

Floating-point Minimum Number (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the smaller of the two floating-point values to the destination SIMD&FP register.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result that is placed in the vector is the numerical value, otherwise the result is identical to FMIN (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant
Applies when type == 00.
FMINNM <Sd>, <Sn>, <Sm>

Double-precision variant
Applies when type == 01.
FMINNM <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];

result = FPMinNum(operand1, operand2, FPCR);
V[d] = result;
C7.2.102  FMINNMP (scalar)

Floating-point Minimum Number of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the smallest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMINNMP <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer esize = 32 << UInt(sz);
integer datasize = esize * 2;

Assembler symbols

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is the source arrangement specifier, encoded in the "sz" field. It can have the following values:
2S when sz = 0
2D when sz = 1

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMINNUM, operand, esize);
### FM INNMP (vector)

Floating-point Minimum Number Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the smallest of each pair of floating-point values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result is the numerical value, otherwise the result is identical to FMIN (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see [Floating-point exception traps](#).

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Vector single-precision and double-precision variant

**FM INNMP** `<Vd>.<T>, <Vn>.<T>, <Vm>.<T>`

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);
m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
esize = 32 << UInt(sz);
datasize = if Q == '1' then 128 else 64;
elements = datasize DIV esize;
pair = (U == '1');
minimum = (o1 == '1');
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  - `2S` when `sz = 0, Q = 0`
  - `4S` when `sz = 0, Q = 1`
  - `2D` when `sz = 1, Q = 1`
  The encoding `sz = 1, Q = 0` is reserved.
- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
```
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
  if minimum then
    Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);

V[d] = result;
C7.2.104   FMINNMV

Floating-point Minimum Number across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result of the comparison is the numerical value, otherwise the result is identical to FMIN (scalar).

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMINNMV <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q != '01' then ReservedValue();   // .4S only

integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;

Assembler symbols

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
5 when sz = 0
The encoding sz = 1 is reserved.

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
4S when Q = 1, sz = 0
The following encodings are reserved:
• Q = 0, sz = x.
• Q = 1, sz = 1.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMINNUM, operand, esize);
C7.2.105   FMINP (scalar)

Floating-point Minimum of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the smallest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMINP <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer esize = 32 << UInt(sz);
integer datasize = esize * 2;

Asmemble symbols

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<T> Is the source arrangement specifier, encoded in the "sz" field. It can have the following values:
2S when sz = 0
2D when sz = 1

Operation

CheckFPAdvSIMDEnabled64();
bvnt(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMIN, operand, esize);
C7.2.106   FMINP (vector)

Floating-point Minimum Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, writes the smaller of each pair of values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean pair = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

2S  when sz = 0, Q = 0
4S  when sz = 0, Q = 1
2D  when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2+datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
  if pair then
    element1 = Elem[concat, 2*e, esize];
    element2 = Elem[concat, (2*e)+1, esize];
  else
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
  if minimum then
    Elem[result, e, esize] = FPMin(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMax(element1, element2, FPCR);
V[d] = result;
C7.2.107  FMINV

Floating-point Minimum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPSCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision and double-precision variant

FMINV <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q != '01' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;

Assembler symbols

<V> Is the destination width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
The encoding sz = 1 is reserved.
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<T> Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
4S when Q = 1, sz = 0
The following encodings are reserved:
* Q = 0, sz = x.
* Q = 1, sz = 1.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
V[d] = Reduce(ReduceOp_FMIN, operand, esize);
C7.2.108  FMLA (by element)

Floating-point fused Multiply-Add to accumulator (by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the results in the vector elements of the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>sz</td>
</tr>
</tbody>
</table>
```

Scalar variant

FMLA <V><d>, <V><n>, <Vm>.<Ts>[<index>]

Decode for this encoding

```java
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
    when '0x' index = UInt(H:L);
    when '10' index = UInt(H);
    when '11' UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
boolean sub_op = (o2 == '1');
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
```

Vector variant

FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

Decode for this encoding

```java
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
    when '0x' index = UInt(H:L);
    when '10' index = UInt(H);
```

when '11' UnallocatedEncoding();

integer d = UINT(Rd);
integer n = UINT(Rn);
integer m = UINT(Rmhi:Rm);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UINT(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (o2 == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<d> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
  2S when Q = 0, sz = 0
  4S when Q = 1, sz = 0
  2D when Q = 1, sz = 1

The encoding Q = 0, sz = 1 is reserved.

<n> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<ts> Is an element size specifier, encoded in the "sz" field. It can have the following values:
  S when sz = 0
  D when sz = 1

<index> Is the element index, encoded in the "sz:L:H" field. It can have the following values:
  H:L when sz = 0, L = x
  H when sz = 1, L = 0

The encoding sz = 1, L = 1 is reserved.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxds|size) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2 = Elem[operand2, index, esize];

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  if sub_op then element1 = FPNeg(element1);
  Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
V[d] = result;
C7.2.109 **FMLA (vector)**

Floating-point fused Multiply-Add to accumulator (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, adds the product to the corresponding vector element of the destination SIMD&FP register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see *Floating-point exception traps* on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 1 1 0</td>
<td>0</td>
<td>sz</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rm</td>
<td>1 1 0 1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector single-precision and double-precision variant**

FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (op == '1');
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  - 2S when sz = 0, Q = 0
  - 4S when sz = 0, Q = 1
  - 2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
```
element2 = Elem[operand2, e, esize];
if sub_op then element1 = FPNeg(element1);
Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
V[d] = result;
C7.2.110  FMLS (by element)

Floating-point fused Multiply-Subtract from accumulator (by element). This instruction multiplies the vector
elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and
subtracts the results from the vector elements of the destination SIMD&FP register. All the values in this instruction
are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results
in either a flag being set in FPSR or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1</td>
<td>sz</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>0 1 0 1</td>
<td>H</td>
<td>0</td>
</tr>
</tbody>
</table>

Scalar variant

FMLS <V><d>, <V><n>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
  when '0x' index = UInt(H:L);
  when '10' index = UInt(H);
  when '11' UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
boolean sub_op = (o2 == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 1</td>
<td>sz</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>0 1 0 1</td>
<td>H</td>
<td>0</td>
</tr>
</tbody>
</table>

Vector variant

FMLS <Vd>.<t>, <Vm>.<t>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
  when '0x' index = UInt(H:L);
  when '10' index = UInt(H);

_iss10775

_iss10775
when '11' UnallocatedEncoding();

integer d = Uint(Rd);
integer n = Uint(Rn);
integer m = Uint(Rmhi:Rm);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << Uint(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (o2 == '1');

Assembler symbols

<V>  Is a width specifier, encoded in the "sz" field. It can have the following values:
S    when sz = 0
D    when sz = 1

<d>  Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n>  Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

</d>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>  Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
2S   when Q = 0, sz = 0
4S   when Q = 1, sz = 0
2D   when Q = 1, sz = 1

The encoding Q = 0, sz = 1 is reserved.

</n>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

</m>  Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

</s>  Is an element size specifier, encoded in the "sz" field. It can have the following values:
S    when sz = 0
D    when sz = 1

<index>  Is the element index, encoded in the "sz:L:H" field. It can have the following values:
H:L  when sz = 0, L = x
H    when sz = 1, L = 0

The encoding sz = 1, L = 1 is reserved.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxdsize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2 = Elem[operand2, index, esize];

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  if sub_op then element1 = FPNeg(element1);
  Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
V[d] = result;
C7.2.111   FMLS (vector)

Floating-point fused Multiply-Subtract from accumulator (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, negates the product, adds the result to the corresponding vector element of the destination SIMD&FP register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0 1</td>
<td>sz 1</td>
<td>Rm</td>
<td>1 1 0 0 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector single-precision and double-precision variant

FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (op == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    if sub_op then element1 = FPNeg(element1);
    Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);

V[d] = result;
C7.2.112   FMOV (vector, immediate)

Floating-point move immediate (vector). This instruction copies an immediate floating-point constant into every element of the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant
Applies when \( op == 0 \).

\[
\text{FMOV } \langle Vd \rangle.\langle T \rangle, \#\langle \text{imm} \rangle
\]

Double-precision variant
Applies when \( Q == 1 \&\& \ op == 1 \).

\[
\text{FMOV } \langle Vd \rangle.2\langle D \rangle, \#\langle \text{imm} \rangle
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } rd &= \text{UInt}(\text{Rd}); \\
\text{integer } \text{datasize} &= \text{if } Q == '1' \text{ then } 128 \text{ else } 64; \\
\text{bits(}\text{datasize})\text{ imm} &; \\
\text{bits(64) imm64}; \\
\text{if } \text{cmode}:\text{op} == '11111' \text{ then} \\
&\quad \text{// FMOV Dn,#imm is in main FP instruction set} \\
&\quad \text{if } Q == '0' \text{ then UnallocatedEncoding();} \\
\text{imm64} &= \text{AdvSIMDExpandImm}(\text{op}, \text{cmode}, a:b:c:d:e:f:g:h); \\
\text{imm} &= \text{Replicate(imm64, datasize DIV 64);}
\end{align*}
\]

Assembler symbols

\[
\begin{align*}
\langle Vd \rangle & \quad \text{Is the name of the SIMD&FP destination register, encoded in the "Rd" field.} \\
\langle T \rangle & \quad \text{Is an arrangement specifier, encoded in the "Q" field. It can have the following values:} \\
& \quad \text{2S when } Q == 0 \\
& \quad \text{4S when } Q == 1 \\
\langle \text{imm} \rangle & \quad \text{Is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in "a:b:c:d:e:f:g:h". For details of the range of constants available and the encoding of } \langle \text{imm} \rangle, \text{ see Modified immediate constants in A64 floating-point instructions on page C2-138.}
\end{align*}
\]

Operation

\[
\text{CheckFPAdvSIMDEnabled64();} \\
V[rd] = \text{imm};
\]
C7.2.113   FMOV (register)

Floating-point Move register without conversion. This instruction copies the floating-point value in the SIMD&FP source register to the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant
Applies when type == 00.
FMOV <Sd>, <Sn>

Double-precision variant
Applies when type == 01.
FMOV <Dd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize;
case type of
when '00' datasize = 32;
when '01' datasize = 64;
when '1x' UnallocatedEncoding();

Assembler symbols

<Dd>   Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Do>   Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Sd>   Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn>   Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(datasize) operand = V[n];

V[d] = operand;
C7.2.114  FMOV (general)

Floating-point Move to or from general-purpose register without conversion. This instruction transfers the contents of a SIMD&FP register to a general-purpose register, or the contents of a general-purpose register to a SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

32-bit to single-precision variant
Applies when \( sf == 0 && type == 00 && rmode == 00 && opcode == 111 \).

\[ \text{FMOV } <\text{Sd}>, <\text{Wn}> \]

Single-precision to 32-bit variant
Applies when \( sf == 0 && type == 00 && rmode == 00 && opcode == 110 \).

\[ \text{FMOV } <\text{Wd}>, <\text{Sn}> \]

64-bit to double-precision variant
Applies when \( sf == 1 && type == 01 && rmode == 00 && opcode == 111 \).

\[ \text{FMOV } <\text{Dd}>, <\text{Xn}> \]

64-bit to top half of 128-bit variant
Applies when \( sf == 1 && type == 10 && rmode == 01 && opcode == 111 \).

\[ \text{FMOV } <\text{Xd}>, <\text{Vn}.D[1]> \]

Double-precision to 64-bit variant
Applies when \( sf == 1 && type == 01 && rmode == 00 && opcode == 110 \).

\[ \text{FMOV } <\text{Xd}>, <\text{Dn}> \]

Top half of 128-bit to 64-bit variant
Applies when \( sf == 1 && type == 10 && rmode == 01 && opcode == 110 \).

\[ \text{FMOV } <\text{Xd}>, <\text{Vn}.D[1]> \]

Decode for all variants of this encoding

\[
\text{integer } d = \text{UInt}(Rd); \\
\text{integer } n = \text{UInt}(Rn); \\
\text{integer } \text{intsize} = \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{fltsize}; \\
\text{FPConvOp } \text{op}; \\
\text{FP(Rounding) } \text{rounding}; \\
\text{boolean } \text{unsigned}; \\
\text{integer } \text{part}; \\
\text{case type of} \\
\text{when '00'}
\]
fltsize = 32;
when '01'
  fltsize = 64;
when '10'
  if opcode<2:1>:rmode != '11 01' then UnallocatedEncoding();
  fltsize = 128;
when '11'
  UnallocatedEncoding();

case opcode<2:1>:rmode of
  when '00 xx' // FCVT[NPMZ][US]
    rounding = FPDecodeRounding(rmode);
    unsigned = (opcode<0> == '1');
    op = FPConvOp_CVT_FtoI;
  when '01 00' // [US]CVTF
    rounding = FPRoundingMode(FPCR);
    unsigned = (opcode<0> == '1');
    op = FPConvOp_CVT_ItoF;
  when '10 00' // FCVTA[US]
    rounding = FPRounding_TIEAWAY;
    unsigned = (opcode<0> == '1');
    op = FPConvOp_CVT_FtoI;
  when '11 00' // FMOV
    if fltsize != intsize then UnallocatedEncoding();
    op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
    part = 0;
  when '11 01' // FMOV D[1]
    if intsize != 64 || fltsize != 128 then UnallocatedEncoding();
    op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
    part = 1;
  otherwise
    UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Xd> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

case op of
  when FPConvOp_CVT_FtoI
    fltval = V[n];
    intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
    X[d] = intval;
when FPConvOp_CVT_ItoF
    intval = X[n];
    fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
    V[d] = fltval;
when FPConvOp_MOV_FtoI
    fltval = Vpart[n, part];
    intval = ZeroExtend(fltval, intsize);
    X[d] = intval;
when FPConvOp_MOV_ItoF
    intval = X[n];
    fltval = intval<fltsize-1:0>;
    Vpart[d, part] = fltval;
C7.2.115 FMOV (scalar, immediate)

Floating-point move immediate (scalar). This instruction copies a floating-point immediate constant into the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant
Applies when type == 00.
FMOV <Sd>, #<imm>

Double-precision variant
Applies when type == 01.
FMOV <Dd>, #<imm>

Decode for all variants of this encoding
integer d = UInt(Rd);
integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();
bits(datasize) imm = VFPExpandImm(imm8);

Assembler symbols
<Dd>     Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sd>     Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<imm>    Is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in the "imm8" field. For details of the range of constants available and the encoding of <imm>, see Modified immediate constants in A64 floating-point instructions on page C2-138.

Operation
CheckFPAdvSIMDEnabled64();
V[d] = imm;
C7.2.116  FMSUB

Floating-point Fused Multiply-Subtract (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, negates the product, adds that to the value of the third SIMD&FP source register, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>type</td>
<td>o1</td>
<td>x</td>
<td>0</td>
<td>Ra</td>
<td>Rn</td>
<td>Rd</td>
</tr>
</tbody>
</table>

Single-precision variant

Applies when type == 00.

FMSUB <Sd>, <Sn>, <Sm>, <Sa>

Double-precision variant

Applies when type == 01.

FMSUB <Dd>, <Dn>, <Dm>, <Da>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer a = UInt(Ra);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

<Da> Is the 64-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

<Sa> Is the 32-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operanda = V[a];
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];

operand1 = FPNeg(operand1);
result = FPMulAdd(operanda, operand1, operand2, FPCR);
V[d] = result;
```
C7.2.117   FMUL (by element)

Floating-point Multiply (by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>[27 26 25 24]</th>
<th>[23 22 21 20]</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>sz</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rn</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

FMUL <V><db>, <V><m>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
  when '0x' index = UInt(H:L);
  when '10' index = UInt(H);
  when '11' UnallocatedEncoding();
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
boolean mulx_op = (U == '1');

Vector

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>[27 26 25 24]</th>
<th>[23 22 21 20]</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>sz</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rn</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
  when '0x' index = UInt(H:L);
  when '10' index = UInt(H);
  when '11' UnallocatedEncoding();
# C7 A64 Advanced SIMD and Floating-point Instruction Descriptions

## C7.2 Alphabetical list of A64 floating-point and Advanced SIMD instructions

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean mulx_op = (U == '1');

### Assembler symbols

- `<V>` Is a width specifier, encoded in the "sz" field. It can have the following values:
  - S when sz = 0
  - D when sz = 1
- `<d>` Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
- `<n>` Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
  - 2S when Q = 0, sz = 0
  - 4S when Q = 1, sz = 0
  - 2D when Q = 1, sz = 1
- `<Tn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.
- `<Ts>` Is an element size specifier, encoded in the "sz" field. It can have the following values:
  - S when sz = 0
  - D when sz = 1
- `<index>` Is the element index, encoded in the "sz:L:H" field. It can have the following values:
  - H:L when sz = 0, L = x
  - H when sz = 1, L = 0

The encoding sz = 1, L = 1 is reserved.

### Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = V[n];
bits(idxsizsize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2 = Elem[operand2, index, esize];

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  if mulx_op then
    Elem[result, e, esize] = FPMulX(element1, element2, FPCR);
  else
    Elem[result, e, esize] = FPMul(element1, element2, FPCR);

V[d] = result;
C7.2.118 **FMUL (vector)**

Floating-point Multiply (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see *Floating-point exception traps* on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] | 16 15 14 13 12 | 11 10 9 | 5 4 | 0 |
0 1 1 1 0 0 1 1 0 | 1 1 0 1 1 | Rm | Rn | Rd |
```

**Vector single-precision and double-precision variant**

`FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>`

**Decode for this encoding**

- `integer d = UInt(Rd);`
- `integer n = UInt(Rn);`
- `integer m = UInt(Rm);`
- `if sz:Q == '10' then ReservedValue();`
- `integer esize = 32 << UInt(sz);`
- `integer datasize = if Q == '1' then 128 else 64;`
- `integer elements = datasize DIV esize;`

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  - `2S` when `sz = 0`, `Q = 0`
  - `4S` when `sz = 0`, `Q = 1`
  - `2D` when `sz = 1`, `Q = 1`
  - The encoding `sz = 1`, `Q = 0` is reserved.
- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
```
\[ \text{Elem}[\text{result, e, esize}] = \text{FPMul}(\text{element1, element2, FPCR}); \]

\[ V[d] = \text{result}; \]
### C7.2.119 FMUL (scalar)

Floating-point Multiply (scalar). This instruction multiplies the floating-point values of the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see [Floating-point exception traps](#) on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Single-precision variant

Applies when \( \text{type} == 00 \).

\[
\text{FMUL} \ <Sd>, \ <Sn>, \ <Sm>
\]

#### Double-precision variant

Applies when \( \text{type} == 01 \).

\[
\text{FMUL} \ <Dd>, \ <Dn>, \ <Dm>
\]

#### Decode for all variants of this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
 case type of
   when '00' datasize = 32;
   when '01' datasize = 64;
   when '1x' UnallocatedEncoding();
```

#### Assembler symbols

- \(<Dd>\) Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- \(<Dn>\) Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- \(<Dm>\) Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- \(<Sd>\) Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- \(<Sn>\) Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- \(<Sm>\) Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
```
result = FPMul(operand1, operand2, FPCR);
V[d] = result;
C7.2.120 FMULX (by element)

Floating-point Multiply extended (by element). This instruction multiplies the floating-point values in the vector elements in the first source SIMD&FP register by the specified floating-point value in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

Before each multiplication, a check is performed for whether one value is infinite and the other is zero. In this case, if only one of the values is negative, the result is 2.0, otherwise the result is -2.0.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 1 1</td>
<td>sz</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1 0 0 1</td>
<td>H</td>
</tr>
</tbody>
</table>
```

**Scalar variant**

FMULX <V><d>, <V><n>, <Vm>.<Ts>[<index>]

**Decode for this encoding**

```plaintext
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
    when '0x' index = UInt(H:L);
    when '10' index = UInt(H);
    when '11' UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
boolean mulx_op = (U == '1');
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 1 1</td>
<td>sz</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1 0 0 1</td>
<td>H</td>
</tr>
</tbody>
</table>
```

**Vector variant**

FMULX <Vd>.<T>, <Vm>.<T>, <Vm>.<Ts>[<index>]

**Decode for this encoding**

```plaintext
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi = M;
case sz:L of
```
when '0x' index = UInt(H:L);
when '10' index = UInt(H);
when '11' UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean mulx_op = (U == '1');

**Assembler symbols**

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "Q:sz" field. It can have the following values:
2S when Q = 0, sz = 0
4S when Q = 1, sz = 0
2D when Q = 1, sz = 1

The encoding Q = 0, sz = 1 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<Ts> Is an element size specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<index> Is the element index, encoded in the "sz:L:H" field. It can have the following values:
H:L when sz = 0, L = x
H when sz = 1, L = 0

The encoding sz = 1, L = 1 is reserved.

**Operation for all encodings**

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxsiz) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2 = Elem[operand2, index, esize];

for e = 0 to elements-1
   element1 = Elem[operand1, e, esize];
   if mulx_op then
      Elem[result, e, esize] = FPMulX(element1, element2, FPCR);
   else
\[ \text{Elem[result, e, esize]} = \text{FPMul}(\text{element1, element2, FPCR}); \]

\[ \text{V[d]} = \text{result}; \]
C7.2.121  FMULX

Floating-point Multiply extended. This instruction multiplies corresponding floating-point values in the vectors of the two source SIMD&FP registers, places the resulting floating-point values in a vector, and writes the vector to the destination SIMD&FP register.

If one value is zero and the other value is infinite, the result is 2.0. In this case, the result is negative if only one of the values is negative, otherwise the result is positive.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1 0 0</td>
<td>sz 1</td>
<td>Rm 1 1 0 1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

FMULX <V><d>, <V><n>, <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1 0 0</td>
<td>sz 1</td>
<td>Rm 1 1 0 1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

Assembler symbols

<V>  Is a width specifier, encoded in the "sz" field. It can have the following values:

5 when sz = 0
D when \( sz = 1 \)

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- \( 2S \) when \( sz = 0, Q = 0 \)
- \( 4S \) when \( sz = 0, Q = 1 \)
- \( 2D \) when \( sz = 1, Q = 1 \)

The encoding \( sz = 1, Q = 0 \) is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

\[
\begin{align*}
\text{CheckFPAdvSIMDEnabled64}(); \\
\text{bits}(\text{datasize}) \text{ operand1} = V[n]; \\
\text{bits}(\text{datasize}) \text{ operand2} = V[m]; \\
\text{bits}(\text{datasize}) \text{ result}; \\
\text{bits}(\text{esize}) \text{ element1}; \\
\text{bits}(\text{esize}) \text{ element2}; \\
\text{for } e = 0 \text{ to elements-1} \\
\quad \text{element1} = \text{Elem}[\text{operand1}, e, \text{esize}]; \\
\quad \text{element2} = \text{Elem}[\text{operand2}, e, \text{esize}]; \\
\quad \text{Elem}[\text{result}, e, \text{esize}] = \text{FPMulX}(\text{element1}, \text{element2}, \text{FPCR}); \\
\text{V}[d] = \text{result};
\end{align*}
\]
C7.2.122  FNEG (vector)

Floating-point Negate (vector). This instruction negates the value of each vector element in the source SIMD&FP register, writes the result to a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FNEG <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean neg = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
    2S when sz = 0, Q = 0
    4S when sz = 0, Q = 1
    2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;
for e = 0 to elements-1
    element = Elem[operand, e, esize];
    if neg then
        element = FPNeg(element);
    else
        element = FPAbs(element);
    Elem[result, e, esize] = element;
V[d] = result;
C7.2.123  FNEG (scalar)

Floating-point Negate (scalar). This instruction negates the value in the SIMD&FP source register and writes the result to the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when $\text{type} == 00$.

$\text{FNEG} \ <\text{Sd}\>, \ <\text{Sn}\>$

Double-precision variant

Applies when $\text{type} == 01$.

$\text{FNEG} \ <\text{Dd}\>, \ <\text{Dn}\>$

Decode for all variants of this encoding

integer $d = \text{UInt}(\text{Rd})$;
integer $n = \text{UInt}(\text{Rn})$;

integer datasize;

case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

Assembler symbols

$<\text{Dd}>$ Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

$<\text{Dn}>$ Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

$<\text{Sd}>$ Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

$<\text{Sn}>$ Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(datasize) result;
bits(datasize) operand = V[n];

result = FPNeg(operand);
V[d] = result;
C7.2.124 FNMADD

Floating-point Negated fused Multiply-Add (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, negates the product, subtracts the value of the third SIMD&FP source register, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FNMADD <Sd>, <Sn>, <Sm>, <Sa>

Double-precision variant

Applies when type == 01.

FNMADD <Dd>, <Dn>, <Dm>, <Da>

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } a &= \text{UInt}(Ra); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{integer } \text{datasize}; \\
\text{case type of} \\
&\quad \text{when '00' } \text{datasize} = 32; \\
&\quad \text{when '01' } \text{datasize} = 64; \\
&\quad \text{when '1x' } \text{UnallocatedEncoding();}
\end{align*}
\]

Assembler symbols

<br/>&lt;Dd&gt; Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<br/>&lt;Dn&gt; Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
<br/>&lt;Dm&gt; Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
<br/>&lt;Da&gt; Is the 64-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
<br/>&lt;Sd&gt; Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<br/>&lt;Sn&gt; Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

<Sa> Is the 32-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand = V[a];
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];

operand = FPNeg(operand);
operand1 = FPNeg(operand1);
result = FPMulAdd(operand, operand1, operand2, FPCR);

V[d] = result;
```
C7.2.125 FNMSUB

Floating-point Negated fused Multiply-Subtract (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, subtracts the value of the third SIMD&FP source register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Single-precision variant**

Applies when `type == 00`.

FNMSUB `<Sd>, <Sn>, <Sm>, <Sa>`

**Double-precision variant**

Applies when `type == 01`.

FNMSUB `<Dd>, <Dn>, <Dm>, <Da>`

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer a = UInt(Ra);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();
```

**Assembler symbols**

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- `<Dm>` Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- `<Da>` Is the 64-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

<Sa> Is the 32-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bias(datasize) result;
bias(datasize) operand = V[a];
bias(datasize) operand1 = V[n];
bias(datasize) operand2 = V[m];

operand = FPNeg(operand);
result = FMulAdd(operand, operand1, operand2, FPCR);

V[d] = result;
```
C7.2.126  FNMUL (scalar)

Floating-point Multiply-Negate (scalar). This instruction multiplies the floating-point values of the two source SIMD&FP registers, and writes the negation of the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant
Applies when type == 00.
FNMUL <Sd>, <Sn>, <Sm>

Double-precision variant
Applies when type == 01.
FNMUL <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
when '00' datasize = 32;
when '01' datasize = 64;
when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
result = FPMul(operand1, operand2, FPCR);
result = FPNeg(result);
V[d] = result;
C7.2.127 FRECPE

Floating-point Reciprocal Estimate. This instruction finds an approximate reciprocal estimate for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0 1 0 1 1 1 0 1 | sz | 1 0 0 0 | 0 1 1 0 1 0 | Rd |

Scalar variant

FRECPE <V><d>, <V><n>

Decode for this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } esize &= 32 \ll \text{UInt}(sz); \\
\text{integer } datasize &= esize; \\
\text{integer } elements &= 1;
\end{align*}
\]

Vector

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0 0 0 0 | Q | 0 1 1 1 0 | sz | 1 0 0 0 | 0 1 1 0 1 0 | Rd |

Vector variant

FRECPE <Vd>,<T>, <Vn>,<T>

Decode for this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{if } sz:Q == '10' \text{ then } \text{ReservedValue();} \\
\text{integer } esize &= 32 \ll \text{UInt}(sz); \\
\text{integer } datasize &= \text{if } Q == '1' \text{ then 128 else 64;} \\
\text{integer } elements &= \text{datasize DIV esize};
\end{align*}
\]

Assembler symbols

<\text{V}> Is a width specifier, encoded in the "sz" field. It can have the following values:

\[
\begin{align*}
S & \quad \text{when } sz = 0 \\
D & \quad \text{when } sz = 1
\end{align*}
\]

<\text{d}> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>sz = 0, Q = 0</td>
</tr>
<tr>
<td>45</td>
<td>sz = 0, Q = 1</td>
</tr>
<tr>
<td>20</td>
<td>sz = 1, Q = 1</td>
</tr>
</tbody>
</table>

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRecipEstimate(element, FPCR);

V[d] = result;
```
C7.2.128  FRECPS

Floating-point Reciprocal Step. This instruction multiplies the corresponding floating-point values in the vectors of the two source SIMD&FP registers, subtracts each of the products from 2.0, places the resulting floating-point values in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0 0 sz 1</td>
<td>Rm</td>
<td>1 1 1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Scalar variant**

FRECPS <V><d>, <V><n>, <V><m>

*Decode for this encoding*

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 0 0 1 1 1 0 0 sz 1</td>
<td>Rm</td>
<td>1 1 1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Vector variant**

FRECPS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

*Decode for this encoding*

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

**Assemble symbols**

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.
Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- \(2S\) when \(sz = 0, Q = 0\)
- \(4S\) when \(sz = 0, Q = 1\)
- \(2D\) when \(sz = 1, Q = 1\)

The encoding \(sz = 1, Q = 0\) is reserved.

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    Elem[result, e, esize] = FPRecipStepFused(element1, element2);
V[d] = result;
```
C7.2.129 FRECPX

Floating-point Reciprocal exponent (scalar). This instruction finds an approximate reciprocal exponent for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar single-precision and double-precision variant

FRECPX <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

Assembler symbols

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRecepX(element, FPCR);

V[d] = result;
C7.2.130  FRINTA (vector)

Floating-point Round to Integral, to nearest with ties to Away (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round to Nearest with Ties to Away rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FRINTA <Vd>.<T>, <Vn>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean exact = FALSE;
FPRounding rounding;
case U:o1:o2 of
  when '0xx' rounding = FPDecodeRounding(o1:o2);
  when '100' rounding = FPRounding_TIEAWAY;
  when '101' UnallocatedEncoding();
  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
  when '111' rounding = FPRoundingMode(FPCR);
```

Assembler symbols

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  - 2S when sz = 0, Q = 0
  - 4S when sz = 0, Q = 1
  - 2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
  element = Elem[operand, e, esize];
  Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
C7.2.131 FRINTA (scalar)

Floating-point Round to Integral, to nearest with ties to Away (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round to Nearest with Ties to Away rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FRINTA <Sd>, <Sn>

Double-precision variant

Applies when type == 01.

FRINTA <Dd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Dr> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand = V[n];
result = FPRoundInt(operand, FPCR, FPRounding_TIEAWAY, FALSE);

V[d] = result;
C7.2.132  FRINTI (vector)

Floating-point Round to Integral, using current rounding mode (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the rounding mode that is determined by the FPCR, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Vector single-precision and double-precision variant

FRINTI <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean exact = FALSE;
FPRounding rounding;
case U:o1:o2 of
  when '0xx' rounding = FPDecodeRounding(o1:o2);
  when '100' rounding = FPRounding_TIEAWAY;
  when '101' UnallocatedEncoding();
  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
  when '111' rounding = FPRoundingMode(FPCR);

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
  element = Elem[operand, e, esize];
  Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
C7.2.133   FRINTI (scalar)

Floating-point Round to Integral, using current rounding mode (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the rounding mode that is determined by the FPCR, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 |15 14 13 12|11 10 9 | 5 4 | 0 |
0 0 0 1 1 1 1 0 0 x 1 0 0 1 1 1 1 0 0 0 0 | Rn | Rd |
```

**Single-precision variant**
Applies when `type == 00`.

FRINTI <Sd>, <Sn>

**Double-precision variant**
Applies when `type == 01`.

FRINTI <Dd>, <Dn>

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();
  FPRounding rounding;
  rounding = FPRoundingMode(FPCR);
```

**Assembler symbols**

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) result;
```
bits(datasize) operand = V[n];
result = FPRoundInt(operand, FPCR, rounding, FALSE);
V[d] = result;
C7.2.134 FRINTM (vector)

Floating-point Round to Integral, toward Minus infinity (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FRINTM <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean exact = FALSE;
FPRounding rounding;
\[\text{case } U:o1:o2 \text{ of }\]
when '0xx' rounding = FPDecodeRounding(o1:o2);
when '100' rounding = FPRounding_TIEAWAY;
when '101' UnallocatedEncoding();
when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
when '111' rounding = FPRoundingMode(FPCR);

Assembler symbols

\(<\text{Vd}>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
\(<\text{T}>\) Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

\(<\text{Vn}>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
C7.2.135 FRINTM (scalar)

Floating-point Round to Integral, toward Minus infinity (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Single-precision variant**

Applies when type == 00.

FRINTM <Sd>, <Sn>

**Double-precision variant**

Applies when type == 01.

FRINTM <Dd>, <Dn>

**Decode for all variants of this encoding**

```c
integer d = UInt(Rd);
integer n = UInt(Rn);

integer datysize;
case type of
  when '00' datysize = 32;
  when '01' datysize = 64;
  when '1x' UnallocatedEncoding();
FPRounding rounding;
rounding = FPDetectRounding('10');
```

**Assembler symbols**

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```c
CheckFPAvailable64();
bits(datysize) result;
```
bits(datasize) operand = V[n];
result = FPRoundInt(operand, FPCR, rounding, FALSE);
V[d] = result;
C7.2.136   FRINTN (vector)

Floating-point Round to Integral, to nearest with ties to even (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant
FRINTN <Vd>.<T>, <Vn>.<T>

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean exact = FALSE;
FPRounding rounding;
case U:o1:o2 of
  when '0xx' rounding = FPDecodeRounding(o1:o2);
  when '100' rounding = FPRounding_TIEAWAY;
  when '101' UnallocatedEncoding();
  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
  when '111' rounding = FPRoundingMode(FPCR);

Assembler symbols
<Vd>   Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>   Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S  when sz = 0, Q = 0
  4S  when sz = 0, Q = 1
  2D  when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.
<Vn>   Is the name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
C7.2.137   FRINTN (scalar)

Floating-point Round to Integral, to nearest with ties to even (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.
FRINTN <Sd>, <Sn>

Double-precision variant

Applies when type == 01.
FRINTN <Dd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();
FPRounding rounding;
rounding = FPDecodeRounding('00');

Assembler symbols

<Nd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Nn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand = V[n];
result = FPRoundInt(operand, FPCR, rounding, FALSE);
V[d] = result;
C7.2.138  FRINTP (vector)

Floating-point Round to Integral, toward Plus infinity (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] [19 18 17 16] [15 14 13 12] [11 10  9]  [ 5  4]  [ 0]
 0  |   Q   | 0  | 1  | 1  | 0  | 1  | sz | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 0  | 1  | 0  | Rd  
U  |   02  | o2|
```

Vector single-precision and double-precision variant

FRINTP <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean exact = FALSE;
FPRounding rounding;
case U:o1:o2 of
  when '0xx' rounding = FPDecodeRounding(o1:o2);
  when '100' rounding = FPRounding_TIEAWAY;
  when '101' UnallocatedEncoding();
  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
  when '111' rounding = FPRoundingMode(FPCR);

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
Floating-point Round to Integral, toward Plus infinity (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Single-precision variant**

Applies when `type == 00`.

**Double-precision variant**

Applies when `type == 01`.

**Decode for all variants of this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasync;
case type of
    when '00' datasync = 32;
    when '01' datasync = 64;
    when '1x' UnallocatedEncoding();
FPRounding rounding;
rounding = FPDecodeRounding('01');
```

**Assembler symbols**

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Dn>` Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasync) result;
```
bits(datasize) operand = V[n];
result = FPRoundInt(operand, FPCR, rounding, FALSE);
V[d] = result;
C7.2.140  FRINTX (vector)

Floating-point Round to Integral exact, using current rounding mode (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the rounding mode that is determined by the FPCR, and writes the result to the SIMD&FP destination register.

An Inexact exception is raised when the result value is not numerically equal to the input value. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FRINTX <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean exact = FALSE;
FPRounding rounding;
case U:o1:o2 of
  when '0xx' rounding = FPDecodeRounding(o1:o2);
  when '100' rounding = FPRounding_TIEAWAY;
  when '101' UnallocatedEncoding();
  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
  when '111' rounding = FPRoundingMode(FPCR);

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<tn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.

0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 | 5 4 0 | Rn Rd

_uiss10775_uiss10775

_Uo 2 o1

0 31 28 27 26 25 24 23 22 21 20 19 18 16 15 14 13 12 11 10 9 5 4 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 5 4 0

uiss10775

0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 | 5 4 0 | Rn Rd

_uiss10775_uiss10775

_Uo 2 o1
Operation

CheckFPAdvSIMDEnabled64();
b bits(datasize) operand = V[n];
b bits(datasize) result;
b bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
C7.2.141 FRINTX (scalar)

Floating-point Round to Integral exact, using current rounding mode (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the rounding mode that is determined by the FPCR, and writes the result to the SIMD&FP destination register.

An Inexact exception is raised when the result value is not numerically equal to the input value. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FRINTX <Sd>, <Sn>

Double-precision variant

Applies when type == 01.

FRINTX <Dd>, <Dn>

Decode for all variants of this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();

FPRounding rounding;
rounding = FPRoundingMode(FPCR);
```

Assembler symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();

bits(datasize) result;
bits(datasize) operand = V[n];

result = FPRoundInt(operand, FPCR, rounding, TRUE);

V[d] = result;
C7.2.142 FRINTZ (vector)

Floating-point Round to Integral, toward Zero (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector single-precision and double-precision variant

FRINTZ \langle Vd \rangle, \langle T \rangle, \langle Vn \rangle, \langle T \rangle

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean exact = FALSE;
FPRounding rounding;
case U:o1:o2 of
  when '0xx' rounding = FPDecodeRounding(o1:o2);
  when '100' rounding = FPRounding_TIEAWAY;
  when '101' UnallocatedEncoding();
  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
  when '111' rounding = FPRoundingMode(FPCR);

Assembler symbols

\langle Vd \rangle Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
\langle T \rangle Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
  2S when sz = 0, Q = 0
  4S when sz = 0, Q = 1
  2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.
\langle Vn \rangle Is the name of the SIMD&FP source register, encoded in the "Rn" field.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
   element = Elem[operand, e, esize];
   Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);

V[d] = result;
C7.2.143   FRINTZ (scalar)

Floating-point Round to Integral, toward Zero (scalar). This instruction rounds a floating-point value in the
SIMD&FP source register to an integral floating-point value of the same size using the Round towards Zero
rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and
a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception
results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>[27 26 25 24]</th>
<th>[23 22 21 20]</th>
<th>[19 18 17]</th>
<th>[15 14 13 12]</th>
<th>[11 10 9]</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 0 0 x 1</td>
<td>0 0 0 1 0 1 1 1 0 0 0 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

type rmode

**Single-precision variant**

Applies when type == 00.

FRINTZ <Sd>, <Sn>

**Double-precision variant**

Applies when type == 01.

FRINTZ <Dd>, <Dn>

**Decode for all variants of this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer datasize;
case type of
  when '00' datasize = 32;
  when '01' datasize = 64;
  when '1x' UnallocatedEncoding();
FPRounding rounding;
rounding = FPDecodeRounding('11');

**Assembler symbols**

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

CheckFPAdvSIMDEnabled64();

bits(datasize) result;
bits(datasize) operand = V[n];
result = FPRoundInt(operand, FPCR, rounding, FALSE);
V[d] = result;
C7.2.144 FRSQRTE

Floating-point Reciprocal Square Root Estimate. This instruction calculates an approximate square root for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 |5 4 |0 |
0 1 1 1 1 1 0 1 sz 1 0 0 0 0 1 1 1 0 1 1 0 Rn Rd
```

Scalar variant

FRSQRTE <V><d>, <V><n>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
```

Vector

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 |5 4 |0 |
0 Q 1 0 1 1 1 0 1 sz 1 0 0 0 0 1 1 1 0 1 1 0 Rn Rd
```

Vector variant

FRSQRTE <Vd>.<T>, <Vn>.<T>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
```

Assembler symbols

- `<V>`
  - Is a width specifier, encoded in the "sz" field. It can have the following values:
    - S when sz = 0
    - D when sz = 1

- `<d>`
  - Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:
2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1
The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FPRSqrtEstimate(element, FPCR);

V[d] = result;
```
C7.2.145 FRSQRTS

Floating-point Reciprocal Square Root Step. This instruction multiplies corresponding floating-point values in the vectors of the two source SIMD&FP registers, subtracts each of the products from 3.0, divides these results by 2.0, places the results into a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

![Scalar variant encoding](image)

**Scalar variant**

FRSQRTS <V><d>, <V><n>, <V><m>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;

Vector

![Vector variant encoding](image)

**Vector variant**

FRSQRTS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

**Assembler symbols**

<V> Is a width specifier, encoded in the "sz" field. It can have the following values:
S when sz = 0
D when sz = 1

<db> Is the number of the SIMD&FP destination register, in the "Rd" field.
<n>  Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m>  Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>  Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- 2S  when sz = 0, Q = 0
- 4S  when sz = 0, Q = 1
- 2D  when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;

for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  Elem[result, e, esize] = FPRSqrtStepFused(element1, element2);
V[d] = result;
```

**C7.2.146  FSQRT (vector)**

Floating-point Square Root (vector). This instruction calculates the square root for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see *Floating-point exception traps* on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

---

Vector single-precision and double-precision variant

FSQRT <Vd>.<T>, <Vn>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

**Assembler symbols**

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- 2S when sz = 0, Q = 0
- 4S when sz = 0, Q = 1
- 2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;
for e = 0 to elements-1
   element = Elem[operand, e, esize];
   Elem[result, e, esize] = FPSqrt(element, FPCR);
V[d] = result;
C7.2.147   FSQRT (scalar)

Floating-point Square Root (scalar). This instruction calculates the square root of the value in the SIMD&FP source register and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FSQRT <Sd>, <Sn>

Double-precision variant

Applies when type == 01.

FSQRT <Dd>, <Dn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when 'lx' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<On> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<5d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<5n> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(datasize) result;
bits(datasize) operand = V[n];
result = FPSqrt(operand, FPCR);
V[d] = result;
C7.2.148   FSUB (vector)

Floating-point Subtract (vector). This instruction subtracts the elements in the vector in the second source SIMD&FP register, from the corresponding elements in the vector in the first source SIMD&FP register, places each result into elements of a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q 0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>sz 1</td>
<td></td>
</tr>
<tr>
<td>Rm</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>

Vector single-precision and double-precision variant

FSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean abs = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
bits(esize) diff;
for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
\[
\text{diff} = \text{FPSub}(\text{element1, element2, FPCR});
\]
\[
\text{Elem[result, e, esize]} = \text{if abs then FPAbs(diff) else diff};
\]
\[
\text{V[d]} = \text{result};
\]
C7.2.149  FSUB (scalar)

Floating-point Subtract (scalar). This instruction subtracts the floating-point value of the second source SIMD&FP register from the floating-point value of the first source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Single-precision variant

Applies when type == 00.

FSUB <Sd>, <Sn>, <Sm>

Double-precision variant

Applies when type == 01.

FSUB <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize;
case type of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '1x' UnallocatedEncoding();

Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) result;
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
result = FPSub(operand1, operand2, FPCR);
V[d] = result;
C7.2.150   INS (element)

Insert vector element from another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias MOV (element). The alias is always the preferred disassembly.

```
|31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 |11 10 9 | 5 4 | 0 |
0 1 1 0 1 1 0 0 0 0 imm5 0 imm4 1 Rn Rd
```

Advanced SIMD variant

INS <Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]

Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

integer size = LowestSetBit(imm5);
if size > 3 then UnallocatedEncoding();

integer dst_index = UInt(imm5<4:size+1>);
integer src_index = UInt(imm4<3:size>);
integer idxdsize = if imm4<3> == '1' then 128 else 64;
// imm4<size-1:0> is IGNORED

integer esize = 8 << size;
```

Assembler symbols

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Ts>` Is an element size specifier, encoded in the "imm5" field. It can have the following values:
  - B when imm5 = xxxx1
  - H when imm5 = xxx10
  - S when imm5 = xx100
  - D when imm5 = x1000
  The encoding imm5 = x0000 is reserved.
- `<index1>` Is the destination element index encoded in the "imm5" field. It can have the following values:
  - imm5<4:1> when imm5 = xxxx1
  - imm5<4:2> when imm5 = xxx10
  - imm5<4:3> when imm5 = xx100
  - imm5<4> when imm5 = x1000
  The encoding imm5 = x0000 is reserved.
- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<index2> Is the source element index encoded in the "imm5:imm4" field. It can have the following values:

- imm<3:0> when imm5 = xxxx1
- imm<3:1> when imm5 = xxx10
- imm<3:2> when imm5 = xx100
- imm<3> when imm5 = x1000

The encoding imm5 = x0000 is reserved.

Unspecified bits in "imm4" are ignored but should be set to zero by an assembler.

Operation

CheckFPAdvSIMDEnabled64();
bits(idxdsize) operand = V[n];
bits(128) result;

result = V[d];
Elem[result, dst_index, esize] = Elem[operand, src_index, esize];
V[d] = result;
C7.2.151 INS (general)

Insert vector element from general-purpose register. This instruction copies the contents of the source general-purpose register to the specified vector element in the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias MOV (from general). The alias is always the preferred disassembly.

Advanced SIMD variant
INS <Vd>.<Ts>[<index>], <R><n>

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
integer size = LowestSetBit(imm5);
if size > 3 then UnallocatedEncoding();
integer index = UInt(imm5<4:size+1>);
integer esize = 8 << size;
integer datasize = 128;

Assembler symbols
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Ts> Is an element size specifier, encoded in the "imm5" field. It can have the following values:
B when imm5 = xxxx1
H when imm5 = xxx10
S when imm5 = xx100
D when imm5 = x1000
The encoding imm5 = x0000 is reserved.

<index> Is the element index encoded in the "imm5" field. It can have the following values:
imm5<4:1> when imm5 = xxxx1
imm5<4:2> when imm5 = xxx10
imm5<4:3> when imm5 = xx100
imm5<4> when imm5 = x1000
The encoding imm5 = x0000 is reserved.

<R> Is the width specifier for the general-purpose source register, encoded in the "imm5" field. It can have the following values:
W when imm5 = xxxx1
\[ W \quad \text{when imm5} = \text{xxx10} \]
\[ W \quad \text{when imm5} = \text{xx100} \]
\[ X \quad \text{when imm5} = \text{x1000} \]

The encoding imm5 = x0000 is reserved.

\(<n>\) Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
binary(esize) element = X[n];
binary(datasize) result;

result = V[d];
Elem[result, index, esize] = element;
V[d] = result;
```
C7.2.152  LD1 (multiple structures)

Load multiple single-element structures to one, two, three, or four registers. This instruction loads multiple single-element structures from memory and writes the result to one, two, three, or four SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 0 1 1 0 0 0</td>
<td>1</td>
<td>0 0 0 0 0 0</td>
<td>x</td>
<td>x</td>
<td>1</td>
</tr>
<tr>
<td>L</td>
<td>opcode</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

One register variant

Applies when opcode == 0111.
LD1 { <Vt>.<T> }, [<Xn|SP>]

Two registers variant

Applies when opcode == 1010.
LD1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]

Three registers variant

Applies when opcode == 0110.
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]

Four registers variant

Applies when opcode == 0010.
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 0 1 1 0 0 1</td>
<td>1</td>
<td>0</td>
<td>Rm</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>L</td>
<td>opcode</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

One register, immediate offset variant

Applies when Rm == 11111 && opcode == 0111.
LD1 { <Vt>.<T> }, [<Xn|SP>], <imm>

One register, register offset variant

Applies when Rm != 11111 && opcode == 0111.
LD1 { <Vt>.<T> }, [<Xn|SP>], <Xm>
Two registers, immediate offset variant
Applies when \( Rm == 11111 \) \& \( opcode == 1010 \).
\[
LD1 \{ <Vt>.<T>, <Vt2>.<T> \}, [<Xn|SP>], \langle imm \rangle
\]

Two registers, register offset variant
Applies when \( Rm != 11111 \) \& \( opcode == 1010 \).
\[
LD1 \{ <Vt>.<T>, <Vt2>.<T> \}, [<Xn|SP>], \langle Xm \rangle
\]

Three registers, immediate offset variant
Applies when \( Rm == 11111 \) \& \( opcode == 0110 \).
\[
LD1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>], \langle imm \rangle
\]

Three registers, register offset variant
Applies when \( Rm != 11111 \) \& \( opcode == 0110 \).
\[
LD1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>], \langle Xm \rangle
\]

Four registers, immediate offset variant
Applies when \( Rm == 11111 \) \& \( opcode == 0010 \).
\[
LD1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> \}, [<Xn|SP>], \langle imm \rangle
\]

Four registers, register offset variant
Applies when \( Rm != 11111 \) \& \( opcode == 0010 \).
\[
LD1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> \}, [<Xn|SP>], \langle Xm \rangle
\]

Decode for all variants of this encoding
\[
\text{integer } t = \text{UInt}(Rt); \\
\text{integer } n = \text{UInt}(Rn); \\
\text{integer } m = \text{UInt}(Rm); \\
\text{boolean } wback = \text{TRUE};
\]

Assembler symbols

\(<Vt>\) Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

\[
\begin{align*}
8B & \quad \text{when } size = 00, Q = 0 \\
16B & \quad \text{when } size = 00, Q = 1 \\
4H & \quad \text{when } size = 01, Q = 0 \\
8H & \quad \text{when } size = 01, Q = 1 \\
2S & \quad \text{when } size = 10, Q = 0 \\
4S & \quad \text{when } size = 10, Q = 1 \\
1D & \quad \text{when } size = 11, Q = 0 \\
2D & \quad \text{when } size = 11, Q = 1
\end{align*}
\]

\(<Vt2>\) Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

\(<Vt3>\) Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

\(<Vt4>\) Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> For the one register, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

- #8 when Q = 0
- #16 when Q = 1

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

- #16 when Q = 0
- #32 when Q = 1

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

- #24 when Q = 0
- #48 when Q = 1

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

- #32 when Q = 0
- #64 when Q = 1

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt; // number of iterations
integer selem; // structure elements

case opcode of
    when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
    when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
    when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
    when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
    when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
    when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
    when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
    otherwise UnallocatedEncoding();

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then ReservedValue();

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
address = X[n];
offs = Zeros();
for r = 0 to rpt-1
  for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1
      rval = V[tt];
      if memop == MemOp_LOAD then
        Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
        V[tt] = rval;
      else // memop == MemOp_STORE
        Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
        offs = offs + ebytes;
        tt = (tt + 1) MOD 32;
    if wback then
      if m != 31 then
        offs = X[m];
      if n == 31 then
        SP[] = address + offs;
      else
        X[n] = address + offs;
C7.2.153   LD1 (single structure)

Load one single-element structure to one lane of one register. This instruction loads a single-element structure from
memory and writes the result to the specified lane of the SIMD&FP register without affecting the other bits of the
register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

**No offset**

LD1 { <Vt>.{B|H|S|D} }<index>, [Xn|SP]

**8-bit variant**

Applies when opcode == 000.

LD1 { <Vt>.B }<index>, [Xn|SP>

**16-bit variant**

Applies when opcode == 010 && size == x0.

LD1 { <Vt>.H }<index>, [Xn|SP>

**32-bit variant**

Applies when opcode == 100 && size == 00.

LD1 { <Vt>.S }<index>, [Xn|SP>

**64-bit variant**

Applies when opcode == 100 && S == 0 && size == 01.

LD1 { <Vt>.D }<index>, [Xn|SP>

**Decode for all variants of this encoding**

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

**Post-index**

LD1 { <Vt>.{B|H|S|D} }<index>, [Xn|SP>

**8-bit, immediate offset variant**

Applies when Rm == 11111 && opcode == 000.

LD1 { <Vt>.B }<index>, [Xn|SP>, #1

**8-bit, register offset variant**

Applies when Rm != 11111 && opcode == 000.


LD1 { <Vt>.B ][<index>], [<Xn|SP>], <Xm>

**16-bit, immediate offset variant**

Applies when Rm == 11111 && opcode == 010 && size == x0.

LD1 { <Vt>.H ][<index>], [<Xn|SP>], #2

**16-bit, register offset variant**

Applies when Rm != 11111 && opcode == 010 && size == x0.

LD1 { <Vt>.H ][<index>], [<Xn|SP>], <Xm>

**32-bit, immediate offset variant**

Applies when Rm == 11111 && opcode == 100 && size == 00.

LD1 { <Vt>.H ][<index>], [<Xn|SP>], #4

**32-bit, register offset variant**

Applies when Rm != 11111 && opcode == 100 && size == 00.

LD1 { <Vt>.H ][<index>], [<Xn|SP>], <Xm>

**64-bit, immediate offset variant**

Applies when Rm == 11111 && opcode == 100 && S == 0 && size == 01.

LD1 { <Vt>.D ][<index>], [<Xn|SP>], #8

**64-bit, register offset variant**

Applies when Rm != 11111 && opcode == 100 && S == 0 && size == 01.

LD1 { <Vt>.D ][<index>], [<Xn|SP>], <Xm>

**Decode for all variants of this encoding**

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

**Assembler symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<index> For the 8-bit variant: is the element index, encoded in "Q:S:size".

For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".

For the 32-bit variant: is the element index, encoded in "Q:S".

For the 64-bit variant: is the element index, encoded in "Q".

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared decode for all encodings**

integer scale = UInt(opcode<2:1>);
integer selen = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;
case scale of
   when 3
       // load and replicate
       if L == '0' || S == '1' then UnallocatedEncoding();
       scale = UInt(size);
       replicate = TRUE;
   when 0
       index = UInt(Q:S:size);    // B[0-15]
   when 1
       if size<0> == '1' then UnallocatedEncoding();
       index = UInt(Q:S:size<1>);    // H[0-7]
   when 2
       if size<1> == '1' then UnallocatedEncoding();
       if size<0> == '0' then
           index = UInt(Q:S);    // S[0-3]
       else
           if S == '1' then UnallocatedEncoding();
           index = UInt(Q);    // D[0-1]
       scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
offs = Zeros();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
    V[t] = Replicate(element, datasize DIV esize);
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t];
    if memop == MemOp_LOAD then
        // insert into one lane of 128-bit register
        Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
        V[t] = rval;
    else // memop == MemOp_STORE
        // extract from one lane of 128-bit register
        Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
if wback then
    if m != 31 then
offs = X[n];
if n == 31 then
    SP[] = address + offs;
else
    X[n] = address + offs;
C7.2.154   LD1R

Load one single-element structure and Replicate to all lanes (of one register). This instruction loads a single-element structure from memory and replicates the structure to all the lanes of the SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 13 12|11 10 9 | 5 4 | 0 |
| 0 | Q | 0 0 1 1 0 1 0 0 | 0 0 0 0 0 1 0 0 | size | Rn | Rt |
```

No offset variant

```
LDIR { <Vt>.<T> }, [<Xn|SP>]
```

Decode for this encoding

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

Post-index

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 13 12|11 10 9 | 5 4 | 0 |
| 0 | Q | 0 0 1 1 0 1 1 0 | 1 1 0 0 | size | Rm | Rn | Rt |
```

Immediate offset variant

Applies when Rm == 11111.

```
LDIR { <Vt>.<T> }, [<Xn|SP>], <imm>
```

Register offset variant

Applies when Rm != 11111.

```
LDIR { <Vt>.<T> }, [<Xn|SP>], <Xm>
```

Decode for all variants of this encoding

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

Assembler symbols

```
<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
```
25 when size = 10, Q = 0
45 when size = 10, Q = 1
1D when size = 11, Q = 0
2D when size = 11, Q = 1

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in the "size" field. It can have the following values:
#1 when size = 00
#2 when size = 01
#4 when size = 10
#8 when size = 11

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

case scale of
when 3 // load and replicate
  if L == '0' || S == '1' then UnallocatedEncoding();
  scale = UInt(size);
  replicate = TRUE;
when 0
  index = UInt(Q:S:size); // B[0-15]
when 1
  if size<0> == '1' then UnallocatedEncoding();
  index = UInt(Q:S:size<1>); // H[0-7]
when 2
  if size<1> == '1' then UnallocatedEncoding();
  if size<0> == '0' then
    index = UInt(Q:S); // S[0-3]
  else
    if S == '1' then UnallocatedEncoding();
    index = UInt(Q); // D[0-1]
  scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
address = X[n];
offs = Zeros();
if replicate then
  // load and replicate to all elements
  for s = 0 to selem-1
    element = Mem[address+offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
    V[t] = Replicate(element, datasize DIV esize);
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
else
  // load/store one element per register
  for s = 0 to selem-1
    rval = V[t];
    if memop == MemOp_LOAD then
      // insert into one lane of 128-bit register
      Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
      V[t] = rval;
    else // memop == MemOp_STORE
      // extract from one lane of 128-bit register
      Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
      offs = offs + ebytes;
      t = (t + 1) MOD 32;
if wbacck then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[] = address + offs;
  else
    X[n] = address + offs;
C7.2.155   LD2 (multiple structures)

Load multiple 2-element structures to two registers. This instruction loads multiple 2-element structures from memory and writes the result to the two SIMD&FP registers, with de-interleaving.

For an example of de-interleaving, see LD3 (multiple structures).

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 0 1 1 0 0 0 0</td>
<td>1 0 0 0 0 0 0 1</td>
<td>0 0 0</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>
```

L opcode

No offset variant

LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]

Decode for this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 0 1 1 0 0 0 1</td>
<td>1 0 0 0 0</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

L opcode

Immediate offset variant

 Applies when Rm == 11111.

LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>

Register offset variant

 Applies when Rm != 11111.

LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

Assembler symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 88 when size = 00, Q = 0
- 16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<vt2> is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<xn|SP> is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> is the post-index immediate offset, encoded in the "Q" field. It can have the following values:
- #16 when Q = 0
- #32 when Q = 1

<Xm> is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt; // number of iterations
integer selem; // structure elements

case opcode of
  when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
  when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
  when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
  when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
  when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
  when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
  when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
otherwise UnallocatedEncoding();

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then ReservedValue();

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];

offs = Zeros();
for r = 0 to rpt-1
  for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1
      //...
rval = V[tt];
if memop == MemOp_LOAD then
    Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
    V[tt] = rval;
else // memop == MemOp_STORE
    Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
offs = offs + ebytes;
tt = (tt + 1) MOD 32;
if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;
LD2 (single structure)

Load single 2-element structure to one lane of two registers. This instruction loads a 2-element structure from memory and writes the result to the corresponding elements of the two SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**No offset**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 13 12 11 10 9 | 5 4 | 0 |
0 Q 0 0 1 1 0 0 1 1 0 0 0 0 x x 0 S size Rn Rt
```

**8-bit variant**

Applies when opcode == 000.

```
LD2 { <Vt>.B, <Vt2>.B }[<index>], [Xn|SP]
```

**16-bit variant**

Applies when opcode == 010 && size == x0.

```
LD2 { <Vt>.H, <Vt2>.H }[<index>], [Xn|SP]
```

**32-bit variant**

Applies when opcode == 100 && size == 00.

```
LD2 { <Vt>.S, <Vt2>.S }[<index>], [Xn|SP]
```

**64-bit variant**

Applies when opcode == 100 && S == 0 && size == 01.

```
LD2 { <Vt>.D, <Vt2>.D }[<index>], [Xn|SP]
```

**Decode for all variants of this encoding**

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

**Post-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 13 12 11 10 9 | 5 4 | 0 |
0 Q 0 0 1 1 0 1 1 1 0 0 0 0 x x 0 S size Rn Rt
```

**8-bit, immediate offset variant**

Applies when Rm == 11111 && opcode == 000.

```
LD2 { <Vt>.B, <Vt2>.B }[<index>], [Xn|SP], #2
```

**8-bit, register offset variant**

Applies when Rm != 11111 && opcode == 000.
LD2 {<Vt>.B, <Vt2>.B}[<index>], [<Xn|SP>], <Xm>

**16-bit, immediate offset variant**
Applies when `Rm == 11111 && opcode == 010 && size == x0`.
LD2 {<Vt>.H, <Vt2>.H}[<index>], [<Xn|SP>], #4

**16-bit, register offset variant**
Applies when `Rm != 11111 && opcode == 010 && size == x0`.
LD2 {<Vt>.H, <Vt2>.H}[<index>], [<Xn|SP>], <Xm>

**32-bit, immediate offset variant**
Applies when `Rm == 11111 && opcode == 100 && size == 00`.
LD2 {<Vt>.S, <Vt2>.S}[<index>], [<Xn|SP>], #8

**32-bit, register offset variant**
Applies when `Rm != 11111 && opcode == 100 && size == 00`.
LD2 {<Vt>.S, <Vt2>.S}[<index>], [<Xn|SP>], <Xm>

**64-bit, immediate offset variant**
Applies when `Rm == 11111 && opcode == 100 && S == 0 && size == 01`.
LD2 {<Vt>.D, <Vt2>.D}[<index>], [<Xn|SP>], #16

**64-bit, register offset variant**
Applies when `Rm != 11111 && opcode == 100 && S == 0 && size == 01`.
LD2 {<Vt>.D, <Vt2>.D}[<index>], [<Xn|SP>], <Xm>

**Decode for all variants of this encoding**

```plaintext
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

**Assembler symbols**

- `<Vt>` Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- `<Vt2>` Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- `<index>` For the 8-bit variant: is the element index, encoded in "Q:S:size".
  For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".
  For the 32-bit variant: is the element index, encoded in "Q:S".
  For the 64-bit variant: is the element index, encoded in "Q".
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<Xm>` Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.
Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
    when 3
        // load and replicate
        if L == '0' || S == '1' then UnallocatedEncoding();
        scale = UInt(size);
        replicate = TRUE;
    when 0
        index = UInt(Q:S:size);    // B[0-15]
    when 1
        if size<0> == '1' then UnallocatedEncoding();
        index = UInt(Q:S:size<1>);    // H[0-7]
    when 2
        if size<1> == '1' then UnallocatedEncoding();
        if size<0> == '0' then
            index = UInt(Q:S);    // S[0-3]
        else
            if S == '1' then UnallocatedEncoding();
            index = UInt(Q);    // D[0-1]
        scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
offs = Zeros();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, AccType_VEC];
        // replicate to fill 128- or 64-bit register
        V[t] = Replicate(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t];
        if memop == MemOp_LOAD then
            // insert into one lane of 128-bit register
            Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
            V[t] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register

Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;

if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[] = address + offs;
  else
    X[n] = address + offs;
C7.2.157   LD2R

Load single 2-element structure and Replicate to all lanes of two registers. This instruction loads a 2-element structure from memory and replicates the structure to all the lanes of the two SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**No offset**

![Instruction Format](image)

**No offset variant**

LD2R { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]

**Decode for this encoding**

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

**Post-index**

![Instruction Format](image)

**Immediate offset variant**

Applies when Rm == 11111.

LD2R { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>

**Register offset variant**

Applies when Rm != 11111.

LD2R { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>

**Decode for all variants of this encoding**

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

**Assembler symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
1D when size = 11, Q = 0
2D when size = 11, Q = 1

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm> Is the post-index immediate offset, encoded in the "size" field. It can have the following values:
  #2 when size = 00
  #4 when size = 01
  #8 when size = 10
  #16 when size = 11
<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer elem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
  when 3
    // load and replicate
    if L == '0' || S == '1' then UnallocatedEncoding();
    scale = UInt(size);
    replicate = TRUE;
  when 0
    index = UInt(Q:S:size); // B[0-15]
  when 1
    if size<0> == '1' then UnallocatedEncoding();
    index = UInt(Q:S:size<1>); // H[0-7]
  when 2
    if size<1> == '1' then UnallocatedEncoding();
    if size<0> == '0' then
      index = UInt(Q:S); // S[0-3]
    else
      if S == '1' then UnallocatedEncoding();
      index = UInt(Q); // D[0-1]
      scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvsIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
address = SP[];
else
    address = X[n];

offs = Zeros();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, AccType_VEC];
        // replicate to fill 128- or 64-bit register
        V[t] = Replicate(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t];
        if memop == MemOp_LOAD then
            // insert into one lane of 128-bit register
            Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
            V[t] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
            Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
            offs = offs + ebytes;
            t = (t + 1) MOD 32;

if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;
C7.2.158  LD3 (multiple structures)

Load multiple 3-element structures to three registers. This instruction loads multiple 3-element structures from memory and writes the result to the three SIMD&FP registers, with de-interleaving.

The following figure shows an example of the operation of de-interleaving of a LD3.16 (multiple 3-element structures) instruction:

![Diagram showing the operation of de-interleaving of LD3.16]

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**No offset**

```
[31 30 29 28][27 26 25 24][23 22 21 20][19 18 17 16][15 12 11 10 9]  5 4 0
0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 size  Rn  Rt
```

**No offset variant**

LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]  

**Decode for this encoding**

integer t = UInt(Rt);  
integer n = UInt(Rn);  
integer m = integer UNKNOWN;  
boolean wback = FALSE;

**Post-index**

```
[31 30 29 28][27 26 25 24][23 22 21 20]  16 15 12 11 10 9  5 4 0
0 0 0 1 1 0 1 1 0 0 size  Rn  Rt
```

**Immediate offset variant**

Applies when Rm == 11111.

LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>

**Register offset variant**

Applies when Rm != 11111.
LD3 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, \{ <Xn|SP> \}, <Xm>

**Decode for all variants of this encoding**

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

**Assembler symbols**

\(<Vt>\) Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- \(8B\) when \(size = 00, Q = 0\)
- \(16B\) when \(size = 00, Q = 1\)
- \(4H\) when \(size = 01, Q = 0\)
- \(8H\) when \(size = 01, Q = 1\)
- \(2S\) when \(size = 10, Q = 0\)
- \(4S\) when \(size = 10, Q = 1\)
- \(2D\) when \(size = 11, Q = 1\)

The encoding \(size = 11, Q = 0\) is reserved.

\(<Vt2>\) Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

\(<Vt3>\) Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

\(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<imm>\) Is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

- \#24 when \(Q = 0\)
- \#48 when \(Q = 1\)

\(<Xm>\) Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared decode for all encodings**

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt;    // number of iterations
integer selem;    // structure elements

case opcode of
when '0000' rpt = 1; selem = 4;    // LD/ST4 (4 registers)
when '0010' rpt = 4; selem = 1;    // LD/ST1 (4 registers)
when '0100' rpt = 4; selem = 3;    // LD/ST3 (3 registers)
when '0110' rpt = 3; selem = 1;    // LD/ST1 (3 registers)
when '0111' rpt = 1; selem = 1;    // LD/ST1 (1 register)
when '1000' rpt = 1; selem = 2;    // LD/ST2 (2 registers)
when '1010' rpt = 2; selem = 1;    // LD/ST1 (2 registers)
otherwise UnallocatedEncoding();

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then ReservedValue();
Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAAlignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
for r = 0 to rpt-1
  for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1
      rval = V[tt];
      if memop == MemOp_LOAD then
        Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
        V[tt] = rval;
      else // memop == MemOp_STORE
        Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
      offs = offs + ebytes;
      tt = (tt + 1) MOD 32;
if wback then
  m != 31 then
    offs = X[m];
  n == 31 then
    SP[] = address + offs;
else
  X[n] = address + offs;
C7.2.159  LD3 (single structure)

Load single 3-element structure to one lane of three registers. This instruction loads a 3-element structure from memory and writes the result to the corresponding elements of the three SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

8-bit variant

Applies when opcode == 001.

16-bit variant

Applies when opcode == 011 && size == x0.
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>]

32-bit variant

Applies when opcode == 101 && size == 00.

64-bit variant

Applies when opcode == 101 && S == 0 && size == 01.
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>]

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

8-bit, immediate offset variant

Applies when Rm == 11111 && opcode == 001.
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3

8-bit, register offset variant

Applies when Rm != 11111 && opcode == 001.
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B}[<index>], [<Xn|SP>], <Xm>

16-bit, immediate offset variant
Applies when Rm == 11111 && opcode == 011 && size == x0.
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H}[<index>], [<Xn|SP>], #6

16-bit, register offset variant
Applies when Rm != 11111 && opcode == 011 && size == x0.
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H}[<index>], [<Xn|SP>], <Xm>

32-bit, immediate offset variant
Applies when Rm == 11111 && opcode == 101 && size == 00.
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S}[<index>], [<Xn|SP>], #12

32-bit, register offset variant
Applies when Rm != 11111 && opcode == 101 && size == 00.
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S}[<index>], [<Xn|SP>], <Xm>

64-bit, immediate offset variant
Applies when Rm == 11111 && opcode == 101 && S == 0 && size == 01.
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D}[<index>], [<Xn|SP>], #24

64-bit, register offset variant
Applies when Rm != 11111 && opcode == 101 && S == 0 && size == 01.
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D}[<index>], [<Xn|SP>], <Xm>

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

Assembler symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
<Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
<index> For the 8-bit variant: is the element index, encoded in "Q:S:size".
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".
For the 32-bit variant: is the element index, encoded in "Q:S".
For the 64-bit variant: is the element index, encoded in "Q".
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.
Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
  when 3
    // load and replicate
    if L == '0' || S == '1' then UnallocatedEncoding();
    scale = UInt(size);
    replicate = TRUE;
  when 0
    index = UInt(Q:S:size);    // B[0-15]
  when 1
    if size<0> == '1' then UnallocatedEncoding();
    index = UInt(Q:S:size<1>);    // H[0-7]
  when 2
    if size<1> == '1' then UnallocatedEncoding();
    if size<0> == '0' then
      index = UInt(Q:S);    // S[0-3]
    else
      if S == '1' then UnallocatedEncoding();
      index = UInt(Q);    // D[0-1]
    scale = 3;
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datatsize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bts(64) offs;
bts(128) rval;
bts(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
if replicate then
  // load and replicate to all elements
  for s = 0 to selem-1
    element = Mem[address+offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
    V[t] = Replicate(element, datatsize DIV esize);
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
else
  // load/store one element per register
  for s = 0 to selem-1
    rval = V[t];
    if memop == MemOp_LOAD then
      // insert into one lane of 128-bit register
      Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
      V[t] = rval;
    else // memop == MemOp_STORE
      // extract from one lane of 128-bit register

Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;

if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[] = address + offs;
  else
    X[n] = address + offs;
C7.2.160   LD3R

Load single 3-element structure and Replicate to all lanes of three registers. This instruction loads a 3-element
structure from memory and replicates the structure to all the lanes of the three SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

No offset

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>19 18 17 16 15 13 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
</tr>
<tr>
<td>L R opcode S</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

No offset variant

LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [Xn|SP]

Decoding for this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>19 18 17 16 15 13 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 1 1 0 1 1 1 0 0 0 0 0 0</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
</tr>
<tr>
<td>L R opcode S</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Immediate offset variant

Applies when Rm == 11111.

LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [Xn|SP], <imm>

Register offset variant

Applies when Rm != 11111.

LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [Xn|SP], <Xm>

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

Assembler symbols

<Vt>  Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
  when 3
    // load and replicate
    if L == '0' || S == '1' then UnallocatedEncoding();
    scale = UInt(size);
    replicate = TRUE;
    when 0
      index = UInt(Q:S:size); // B[0-15]
  when 1
    if size<0> == '1' then UnallocatedEncoding();
    index = UInt(Q:S:size<1>); // H[0-7]
  when 2
    if size<1> == '1' then UnallocatedEncoding();
    if size<0> == '0' then
      index = UInt(Q:S); // S[0-3]
    else
      if S == '1' then UnallocatedEncoding();
      index = UInt(Q); // D[0-1]
    scale = 3;

  MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
  integer datasize = if Q == '1' then 128 else 64;
  integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = size DIV 8;
if n == 31 then
    CheckSPAignment();
    address = SP[];
else
    address = X[n];
offs = Zeros();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, AccType_VEC];
        // replicate to fill 128- or 64-bit register
        V[t] = Replicate(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t];
        if memop == MemOp_LOAD then
            // insert into one lane of 128-bit register
            Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
            V[t] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
            Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
            offs = offs + ebytes;
            t = (t + 1) MOD 32;
if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;
C7.2.161  LD4 (multiple structures)

Load multiple 4-element structures to four registers. This instruction loads multiple 4-element structures from memory and writes the result to the four SIMD&FP registers, with de-interleaving.

For an example of de-interleaving, see LD3 (multiple structures).

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
\hline
| 0 & Q & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
\]

**L instruction**

**opcode**

- **No offset variant**

  \[
  \text{LD4} \{ \langle \text{Vt}\rangle.\langle T\rangle, \langle \text{Vt2}\rangle.\langle T\rangle, \langle \text{Vt3}\rangle.\langle T\rangle, \langle \text{Vt4}\rangle.\langle T\rangle \}, [\langle Xn|SP\rangle]
  \]

**Decode for this encoding**

- integer \( t = \text{UInt}(Rt) \);
- integer \( n = \text{UInt}(Rn) \);
- integer \( m = \text{integer UNKNOWN} \);
- boolean \( wback = \text{FALSE} \);

**Post-index**

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
\hline
| 0 & Q & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
\]

**L instruction**

**opcode**

- **Immediate offset variant**

  Applies when \( Rm = 11111 \).

  \[
  \text{LD4} \{ \langle \text{Vt}\rangle.\langle T\rangle, \langle \text{Vt2}\rangle.\langle T\rangle, \langle \text{Vt3}\rangle.\langle T\rangle, \langle \text{Vt4}\rangle.\langle T\rangle \}, [\langle Xn|SP\rangle], \langle \text{imm}\rangle
  \]

- **Register offset variant**

  Applies when \( Rm \neq 11111 \).

  \[
  \text{LD4} \{ \langle \text{Vt}\rangle.\langle T\rangle, \langle \text{Vt2}\rangle.\langle T\rangle, \langle \text{Vt3}\rangle.\langle T\rangle, \langle \text{Vt4}\rangle.\langle T\rangle \}, [\langle Xn|SP\rangle], \langle \text{Xm}\rangle
  \]

**Decode for all variants of this encoding**

- integer \( t = \text{UInt}(Rt) \);
- integer \( n = \text{UInt}(Rn) \);
- integer \( m = \text{UInt}(Rm) \);
- boolean \( wback = \text{TRUE} \);

**Assembler symbols**

- \( \langle \text{Vt}\rangle \) Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- \( \langle T\rangle \) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 88 when \( \text{size} = 00, Q = 0 \)
  - 168 when \( \text{size} = 00, Q = 1 \)
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
<Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
<Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm> Is the post-index immediate offset, encoded in the "Q" field. It can have the following values:
#32 when Q = 0
#64 when Q = 1
<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared decode for all encodings**

```c
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt; // number of iterations
integer selem; // structure elements

case opcode of
  when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
  when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
  when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
  when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
  when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
  when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
  when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
  otherwise UnallocatedEncoding();

  // .1D format only permitted with LD1 & ST1
  if size:Q == '110' && selem != 1 then ReservedValue();

**Operation for all encodings**

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
```
for r = 0 to rpt-1
  for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1
      rval = V[tt];
      if memop == MemOp_LOAD then
        Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
        V[tt] = rval;
      else // memop == MemOp_STORE
        Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
      offs = offs + ebytes;
      tt = (tt + 1) MOD 32;
    if wback then
      if m != 31 then
        offs = X[m];
      if n == 31 then
        SP[] = address + offs;
      else
        X[n] = address + offs;
C7.2.162  LD4 (single structure)

Load single 4-element structure to one lane of four registers. This instruction loads a 4-element structure from memory and writes the result to the corresponding elements of the four SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

<table>
<thead>
<tr>
<th></th>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>0 0 1 1 0</td>
<td>1 0 1 0</td>
<td>1 0 0 0</td>
<td>0 x x S</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

8-bit variant

Applies when opcode == 001.


16-bit variant

Applies when opcode == 011 && size == x0.


32-bit variant

Applies when opcode == 101 && size == 00.


64-bit variant

Applies when opcode == 101 && S == 0 && size == 01.


Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

<table>
<thead>
<tr>
<th></th>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>0 0 1 1 0</td>
<td>1 1 0 1</td>
<td>1 0 0 0</td>
<td>0 x x S</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

8-bit, immediate offset variant

Applies when Rm == 11111 && opcode == 001.


8-bit, register offset variant

Applies when Rm != 11111 && opcode == 001.

**16-bit, immediate offset variant**
Applies when \( Rm == 11111 \) \&\& opcode == 011 \&\& size == x0.


**16-bit, register offset variant**
Applies when \( Rm != 11111 \) \&\& opcode == 011 \&\& size == x0.


**32-bit, immediate offset variant**
Applies when \( Rm == 11111 \) \&\& opcode == 101 \&\& size == 00.


**32-bit, register offset variant**
Applies when \( Rm != 11111 \) \&\& opcode == 101 \&\& size == 00.


**64-bit, immediate offset variant**
Applies when \( Rm == 11111 \) \&\& opcode == 101 \&\& S == 0 \&\& size == 01.


**64-bit, register offset variant**
Applies when \( Rm != 11111 \) \&\& opcode == 101 \&\& S == 0 \&\& size == 01.


**Decode for all variants of this encoding**

```plaintext
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

**Assembler symbols**

- `<Vt>` Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- `<Vt2>` Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- `<Vt3>` Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- `<Vt4>` Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- `<index>` For the 8-bit variant: is the element index, encoded in "Q:S:size". For the 16-bit variant: is the element index, encoded in "Q:S:size<1>". For the 32-bit variant: is the element index, encoded in "Q:S". For the 64-bit variant: is the element index, encoded in "Q".
- `<Xn|SP>` Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<Xm>` Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.
Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
    when 3
        // load and replicate
        if L == '0' || S == '1' then UnallocatedEncoding();
        scale = UInt(size);
        replicate = TRUE;
    when 0
        index = UInt(Q:S:size);    // B[0-15]
    when 1
        if size<0> == '1' then UnallocatedEncoding();
        index = UInt(Q:S:size<1>);    // H[0-7]
    when 2
        if size<1> == '1' then UnallocatedEncoding();
        if size<0> == '0' then
            index = UInt(Q:S);    // S[0-3]
        else
            if S == '1' then UnallocatedEncoding();
            index = UInt(Q);    // D[0-1]
        scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
offs = Zeros();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, AccType_VEC];
        // replicate to fill 128- or 64-bit register
        V[t] = Replicate(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t];
        if memop == MemOp_LOAD then
            // insert into one lane of 128-bit register
            Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
            V[t] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;

if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[] = address + offs;
  else
    X[n] = address + offs;
C7.2.163   LD4R

Load single 4-element structure and Replicate to all lanes of four registers. This instruction loads a 4-element structure from memory and replicates the structure to all the lanes of the four SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

```
<table>
<thead>
<tr>
<th>13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 1 1 0 1 0 1</td>
<td>0 0 0 0 1 1 1 0</td>
<td>size</td>
</tr>
<tr>
<td>L R</td>
<td>opcode S</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

No offset variant


**Decode for this encoding**

```java
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

**Post-index**

```
<table>
<thead>
<tr>
<th>16 15</th>
<th>13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 1 1 0 1 1 1</td>
<td>0 1 1</td>
<td>0</td>
<td>size</td>
</tr>
<tr>
<td>L R</td>
<td>opcode S</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Immediate offset variant

Applies when Rm == 11111.


Register offset variant

Applies when Rm != 11111.

LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [Xn|SP>, <Xm>

**Decode for all variants of this encoding**

```java
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

**Assembler symbols**

- `<Vt>` is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- `<T>` is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
1D when size = 11, Q = 0
2D when size = 11, Q = 1

<vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

<vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in the "size" field. It can have the following values:

#4 when size = 00
#8 when size = 01
#16 when size = 10
#32 when size = 11

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
when 3
  // load and replicate
  if L == '0' || S == '1' then UnallocatedEncoding();
  scale = UInt(size);
  replicate = TRUE;
when 0
  index = UInt(Q:S:size);    // B[0-15]
when 1
  if size<0> == '1' then UnallocatedEncoding();
  index = UInt(Q:S:size<1>);    // H[0-7]
when 2
  if size<1> == '1' then UnallocatedEncoding();
  if size<0> == '0' then
    index = UInt(Q:S);    // S[0-3]
  else
    if S == '1' then UnallocatedEncoding();
    index = UInt(Q);    // D[0-1]
  scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
if replicate then
  // load and replicate to all elements
  for s = 0 to selem-1
    element = Mem[address+offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
    V[t] = Replicate(element, datasize DIV esize);
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
else
  // load/store one element per register
  for s = 0 to selem-1
    rval = V[t];
    if memop == MemOp_LOAD then
      // insert into one lane of 128-bit register
      Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
      V[t] = rval;
    else // memop == MemOp_STORE
      // extract from one lane of 128-bit register
      Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[] = address + offs;
  else
    X[n] = address + offs;
C7.2.164   LDNP (SIMD&FP)

Load Pair of SIMD&FP registers, with Non-temporal hint. This instruction loads a pair of SIMD&FP registers from memory, issuing a hint to the memory system that the access is non-temporal. The address that is used for the load is calculated from a base register value and an optional immediate offset.

For information about non-temporal pair instructions, see Load/Store SIMD and Floating-point Non-temporal pair on page C3-154.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

32-bit variant
Applies when \( \text{opc} == 00 \).
LDNP <St1>, <St2>, [<Xn|SP>{, #<imm>}]

64-bit variant
Applies when \( \text{opc} == 01 \).
LDNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]

128-bit variant
Applies when \( \text{opc} == 10 \).
LDNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]

Decode for all variants of this encoding
// Empty.

Notes for all encodings
For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly LDNP (SIMD&FP) on page K1-5484.

Assembler symbols
<dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<st1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<st2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<xn|sp> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as \(<\text{imm}>/4\).
For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

Shared decode for all encodings

```c
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc == '11' then UnallocatedEncoding();
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

Operation

```c
CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;

if t == t2 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE;    // result is UNKNOWN
        when Constraint_UNDEF   UnallocatedEncoding();
        when Constraint_NOP     EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data1 = Mem[address, dbytes, AccType_VECSTREAM];
data2 = Mem[address+dbytes, dbytes, AccType_VECSTREAM];
if rt_unknown then
    data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
V[t] = data1;
V[t2] = data2;
```
C7.2.165   LDP (SIMD&FP)

Load Pair of SIMD&FP registers. This instruction loads a pair of SIMD&FP registers from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Post-index**

- **32-bit variant**
  Applies when opc == 00.
  
  LDP <St1>, <St2>, [<Xn|SP>], #<imm>

- **64-bit variant**
  Applies when opc == 01.
  
  LDP <Dt1>, <Dt2>, [<Xn|SP>], #<imm>

- **128-bit variant**
  Applies when opc == 10.
  
  LDP <Qt1>, <Qt2>, [<Xn|SP>], #<imm>

**Decode for all variants of this encoding**

boolean wback = TRUE;
boolean postindex = TRUE;

**Pre-index**

- **32-bit variant**
  Applies when opc == 00.
  
  LDP <St1>, <St2>, [<Xn|SP>, #<imm>]!

- **64-bit variant**
  Applies when opc == 01.
  
  LDP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]!

- **128-bit variant**
  Applies when opc == 10.
  
  LDP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]!
Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = FALSE;

Signed offset

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
\text{opc} & 1 & 0 & 1 & 1 & 0 & 0 & \text{imm7} & \text{Rt2} & \text{Rn} & \text{Rt} \\
\hline
\end{array}
\]

32-bit variant

Applies when opc == 00.
LDP <St1>, <St2>, [<Xn|SP>{, #<imm}>]

64-bit variant

Applies when opc == 01.
LDP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm}>]

128-bit variant

Applies when opc == 10.
LDP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm}>]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;

Notes for all encodings

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see LDP (SIMD&FP) on page K1-5485, and particularly LDNP (SIMD&FP) on page K1-5484.

Assembler symbols

<Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4. For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4. For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.
For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.

For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

**Shared decode for all encodings**

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc == '11' then UnallocatedEncoding();
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);

**Operation for all encodings**

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;

if t == t2 then
    Constraint c = ConstrainUnpredictable();
    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
    case c of
        when Constraint_UNKNOWN rt_unknown = TRUE; // result is UNKNOWN
        when Constraint_UNDEF UnallocatedEncoding();
        when Constraint_NOP EndOfInstruction();

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

data1 = Mem[address, dbytes, AccType_VEC];
data2 = Mem[address+dbytes, dbytes, AccType_VEC];
if rt_unknown then
    data1 = bits(datasize) UNKNOWN;
data2 = bits(datasize) UNKNOWN;
V[t] = data1;
V[t2] = data2;

if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
C7.2.166 LDR (immediate, SIMD&FP)

Load SIMD&FP Register (immediate offset). This instruction loads an element from memory, and writes the result as a scalar to the SIMD&FP register. The address that is used for the load is calculated from a base register value, a signed immediate offset, and an optional offset that is a multiple of the element size.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Post-index

| 31 30 29 28|27 26 25 24|23 22 21 20| | 12|11 10 9 | 5 4 | 0 |
| size | 1 1 1 | 0 0 | x | 1 | 0 | imm9 | 0 | 1 | Rn | Rt |

8-bit variant

Applies when size == 00 && opc == 01.
LDR <Bt>, [<Xn|SP>], #<simm>

16-bit variant

Applies when size == 01 && opc == 01.
LDR <Ht>, [<Xn|SP>], #<simm>

32-bit variant

Applies when size == 10 && opc == 01.
LDR <St>, [<Xn|SP>], #<simm>

64-bit variant

Applies when size == 11 && opc == 01.
LDR <Dt>, [<Xn|SP>], #<simm>

128-bit variant

Applies when size == 00 && opc == 11.
LDR <Qt>, [<Xn|SP>], #<simm>

Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = SignExtend(imm9, 64);

Pre-index

| 31 30 29 28|27 26 25 24|23 22 21 20| | 12|11 10 9 | 5 4 | 0 |
| size | 1 1 1 | 0 0 | x | 1 | 0 | imm9 | 1 | 1 | Rn | Rt |

8-bit variant

Applies when size == 00 && opc == 01.
LDR <Bt>, [<Xn|SP>, #<simm>]!

**16-bit variant**
Applies when size == 01 && opc == 01.
LDR <Ht>, [<Xn|SP>, #<simm>]!

**32-bit variant**
Applies when size == 10 && opc == 01.
LDR <St>, [<Xn|SP>, #<simm>]!

**64-bit variant**
Applies when size == 11 && opc == 01.
LDR <Dt>, [<Xn|SP>, #<simm>]!

**128-bit variant**
Applies when size == 00 && opc == 11.
LDR <Qt>, [<Xn|SP>, #<simm>]!

*Decode for all variants of this encoding*

```java
boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = SignExtend(imm9, 64);
```

**Unsigned offset**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>imm12</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>opc</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**8-bit variant**
Applies when size == 00 && opc == 01.
LDR <Bt>, [<Xn|SP>, #<pimm>]

**16-bit variant**
Applies when size == 01 && opc == 01.
LDR <Ht>, [<Xn|SP>, #<pimm>]

**32-bit variant**
Applies when size == 10 && opc == 01.
LDR <St>, [<Xn|SP>, #<pimm>]

**64-bit variant**
Applies when size == 11 && opc == 01.
LDR <Dt>, [<Xn|SP>, #<pimm>]
128-bit variant

Applies when size == 00 && opc == 11.

LDR <Qt>, [<Xn|SP>{, #<pimm>}]

**Decode for all variants of this encoding**

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);

**Assembler symbols**

- **<Bt>** Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- **<Dt>** Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- **<Ht>** Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- **<Qt>** Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- **<St>** Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- **<Xn|SP>** Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- **<simm>** Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- **<pimm>** For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
  
  For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.
  
  For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.
  
  For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.
  
  For the 128-bit variant: is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0 and encoded in the "imm12" field as <pimm>/16.

**Shared decode for all encodings**

integer n = UInt(Rn);
integer t = UInt(Rt);
AccType acctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;

**Operation for all encodings**

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data;

if n == 31 then
  CheckSPA1ignment();
  address = SP[];
else
  address = X[n];
if !postindex then
address = address + offset;

case memop of
  when MemOp_STORE
    data = V[t];
    Mem[address, datasize DIV 8, acctype] = data;
  when MemOp_LOAD
    data = Mem[address, datasize DIV 8, acctype];
    V[t] = data;

if wback then
  if postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
C7.2.167 LDR (literal, SIMD&FP)

Load SIMD&FP Register (PC-relative literal). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from the PC value and an immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### 32-bit variant
Applies when \( \text{opc} = 00 \).

LDR \(<\text{St}>, \langle\text{label}\rangle\)

### 64-bit variant
Applies when \( \text{opc} = 01 \).

LDR \(<\text{Dt}>, \langle\text{label}\rangle\)

### 128-bit variant
Applies when \( \text{opc} = 10 \).

LDR \(<\text{Qt}>, \langle\text{label}\rangle\)

### Decode for all variants of this encoding

```plaintext
t = UInt(Rt);
size;
offset;
```

```plaintext
case \text{opc}:
    when '00':
        size = 4;
    when '01':
        size = 8;
    when '10':
        size = 16;
    when '11':
        UnallocatedEncoding();
```

```plaintext
offset = SignExtend(imm19:'00', 64);
```

### Assembler symbols

- \(<\text{Dt}>\) Is the 64-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- \(<\text{Qt}>\) Is the 128-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- \(<\text{St}>\) Is the 32-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- \(<\text{label}>\) Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.
Operation

bits(64) address = PC[] + offset;
bits(size*8) data;

CheckFPAdvSIMDEnabled64();

data = Mem[address, size, AccType_VEC];
V[0] = data;
C7.2.168   LDR (register, SIMD&FP)

Load SIMD&FP Register (register offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

| [31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 0 | 1 | 0 | size 1 1 1 0 | 0 | option S 1 | 0 | Rm | Rn | Rt |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| opc         |             |             |             |             |             |             |             | size | opc | option | op | size | opc | option | op | size | opc | option | op | size | opc | option | op | size | opc |

8-bit variant

Applies when size == 00 && opc == 01 && option != 011.

LDR <Bt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]  

8-bit variant

Applies when size == 00 && opc == 01 && option == 011.

LDR <Bt>, [<Xn|SP>, <Xm>{, LSL <amount>}]  

16-bit variant

Applies when size == 01 && opc == 01.

LDR <Ht>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

32-bit variant

Applies when size == 10 && opc == 01.

LDR <St>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

64-bit variant

Applies when size == 11 && opc == 01.

LDR <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

128-bit variant

Applies when size == 00 && opc == 11.

LDR <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
if option<1> == '0' then UnallocatedEncoding(); // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;

Assembler symbols

<Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Hz> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<SN> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.

<extend> For the 8-bit variant: is the index extend specifier, encoded in the "option" field. It can have the following values:
- UXTW when option = 010
- SXTW when option = 110
- SXTX when option = 111

For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in the "option" field. It can have the following values:
- UXTW when option = 010
- LSL when option = 011
- SXTW when option = 110
- SXTX when option = 111

<amount> For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

For the 16-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
- #0 when S = 0
- #1 when S = 1

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
- #0 when S = 0
- #2 when S = 1

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
- #0 when S = 0
- #3 when S = 1

For the 128-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:
- #0 when S = 0
- #4 when S = 1
Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
AccType acctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;

Operation

bits(64) offset = ExtendReg(m, extend_type, shift);
CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

case memop of
    when MemOp_STORE
        data = V[t];
        Mem[address, datasize DIV 8, acctype] = data;
    when MemOp_LOAD
        data = Mem[address, datasize DIV 8, acctype];
        V[t] = data;
if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
C7.2.169  LDUR (SIMD&FP)

Load SIMD&FP Register (unscaled offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

8-bit variant
Applies when size == 00 && opc == 01.
LDUR <Bt>, [<Xn|SP>{, #<simm>}]

16-bit variant
Applies when size == 01 && opc == 01.
LDUR <Ht>, [<Xn|SP>{, #<simm>}]

32-bit variant
Applies when size == 10 && opc == 01.
LDUR <St>, [<Xn|SP>{, #<simm>}]

64-bit variant
Applies when size == 11 && opc == 01.
LDUR <Dt>, [<Xn|SP>{, #<simm>}]

128-bit variant
Applies when size == 00 && opc == 11.
LDUR <Qt>, [<Xn|SP>{, #<simm>}]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = SignExtend(imm9, 64);

Assembler symbols

<Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

**Shared decode for all encodings**

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
AccType accctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;
```

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];

if !postindex then
  address = address + offset;

case memop of
  when MemOp_STORE
    data = V[t];
    Mem[address, datasize DIV 8, accctype] = data;
  when MemOp_LOAD
    data = Mem[address, datasize DIV 8, accctype];
    V[t] = data;

if wback then
  if postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
```

C7.2.170 **MLA (by element)**

Multiply-Add to accumulator (vector, by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the results with the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Vector variant

MLA <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

#### Decode for this encoding

- integer idxdsize = if H == '1' then 128 else 64;
- integer index;
- bit Rmhi;
- case size of
  - when '01' index = UInt(H:L:M); Rmhi = '0';
  - when '10' index = UInt(H:L); Rmhi = M;
  - otherwise UnallocatedEncoding();
- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rmhi:Rm);
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;
- boolean sub_op = (o2 == '1');

#### Assembler symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1
- <Vm> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
  - 0:Rm when size = 01
M:Rm  when size = 10

The following encodings are reserved:
•  size = 00.
•  size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts>  Is an element size specifier, encoded in the "size" field. It can have the following values:
  H  when size = 01
  S  when size = 10

The following encodings are reserved:
•  size = 00.
•  size = 11.

<index>  Is the element index, encoded in the "size:L:H:M" field. It can have the following values:
  H:L:M  when size = 01
  H:L  when size = 10

The following encodings are reserved:
•  size = 00.
•  size = 11.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxdsize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) product;

    element2 = UInt(Elem[operand2, index, esize]);
    for e = 0 to elements-1
        element1 = UInt(Elem[operand1, e, esize]);
        product = (element1*element2)<esize-1:0>;
        if sub_op then
            Elem[result, e, esize] = Elem[operand3, e, esize] - product;
        else
            Elem[result, e, esize] = Elem[operand3, e, esize] + product;
    V[d] = result;
C7.2.171 MLA (vector)

Multiply-Add to accumulator (vector). This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, and accumulates the results with the vector elements of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

MLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
bits(esize) product;
for e = 0 to elements-1
  element1 = Elem[operand1, e, esize];
  element2 = Elem[operand2, e, esize];
  product = (UInt(element1)«UInt(element2))<esize-1:0>;
  if sub_op then
    Elem[result, e, esize] = Elem[operand3, e, esize] - product;
  else
    Elem[result, e, esize] = Elem[operand3, e, esize] + product;

V[d] = result;
C7.2.172   MLS (by element)

Multiply-Subtract from accumulator (vector, by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and subtracts the results from the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

MLS <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (o2 == '1');

Assembler symbols

<Vd>     Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>     Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  4H     when size = 01, Q = 0
  8H     when size = 01, Q = 1
  2S     when size = 10, Q = 0
  4S     when size = 10, Q = 1
The following encodings are reserved:
  •     size = 00, Q = x.
  •     size = 11, Q = x.
<Vn>     Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>     Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
  0:Rm     when size = 01
M:Rm when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:
- H when size = 01
- S when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:
- H:L:M when size = 01
- H:L when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxdsize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) product;

element2 = UInt(Elem[operand2, index, esize]);
for e = 0 to elements-1
    element1 = UInt(Elem[operand1, e, esize]);
    product = (element1*element2)<esize-1:0>;
    if sub_op then
        Elem[result, e, esize] = Elem[operand3, e, esize] - product;
    else
        Elem[result, e, esize] = Elem[operand3, e, esize] + product;
V[d] = result;
C7.2.173 MLS (vector)

Multiply-Subtract from accumulator (vector). This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, and subtracts the results from the vector elements of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant
MLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean sub_op = (U == '1');

Assembler symbols

</Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

</Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

</Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) operand3 = V[d];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
bits(esize) product;
for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    product = (UInt(element1)*UInt(element2))<esize-1:0>;
    if sub_op then
        Elem[result, e, esize] = Elem[operand3, e, esize] - product;
    else
        Elem[result, e, esize] = Elem[operand3, e, esize] + product;

V[d] = result;
C7.2.174   MOV (scalar)

Move vector element to scalar. This instruction duplicates the specified vector element in the SIMD&FP source register into a scalar, and writes the result to the SIMD&FP destination register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the DUP (element) instruction. This means that:

- The encodings in this description are named to match the encodings of DUP (element).
- The description of DUP (element) gives the operational pseudocode for this instruction.

```
Scalar variant
MOV <V><d>, <Vn>.<T>[<index>]

is equivalent to
DUP <V><d>, <Vn>.<T>[<index>]

and is always the preferred disassembly.
```

**Assembler symbols**

- `<V>` Is the destination width specifier, encoded in the "imm5" field. It can have the following values:
  - B when `imm5 = xxxx1`
  - H when `imm5 = xxxx10`
  - S when `imm5 = xx100`
  - D when `imm5 = x1000`
  - The encoding `imm5 = x0000` is reserved.

- `<d>` Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.

- `<T>` Is the element width specifier, encoded in the "imm5" field. It can have the following values:
  - B when `imm5 = xxxx1`
  - H when `imm5 = xxxx10`
  - S when `imm5 = xx100`
  - D when `imm5 = x1000`
  - The encoding `imm5 = x0000` is reserved.

- `<index>` Is the element index encoded in the "imm5" field. It can have the following values:
  - `imm5<4:1>` when `imm5 = xxxx1`
  - `imm5<4:2>` when `imm5 = xxxx10`
  - `imm5<4:3>` when `imm5 = xx100`
  - `imm5<4>` when `imm5 = x1000`
  - The encoding `imm5 = x0000` is reserved.
Operation

The description of DUP (element) gives the operational pseudocode for this instruction.
C7.2.175 MOV (element)

Move vector element to another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the INS (element) instruction. This means that:

• The encodings in this description are named to match the encodings of INS (element).
• The description of INS (element) gives the operational pseudocode for this instruction.

**Advanced SIMD variant**

MOV <Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]

is equivalent to

INS <Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]

and is always the preferred disassembly.

**Assembler symbols**

- **<Vd>** Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- **<Ts>** Is an element size specifier, encoded in the "imm5" field. It can have the following values:
  - B when imm5 = xxxx1
  - H when imm5 = xxx10
  - S when imm5 = xx100
  - D when imm5 = x1000
  - The encoding imm5 = x0000 is reserved.
- **<index2>** Is the destination element index encoded in the "imm5" field. It can have the following values:
  - imm5<4:1> when imm5 = xxxx1
  - imm5<4:2> when imm5 = xxx10
  - imm5<4:3> when imm5 = xx100
  - imm5<4> when imm5 = x1000
  - The encoding imm5 = x0000 is reserved.
- **<Vn>** Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- **<index2>** Is the source element index encoded in the "imm5:imm4" field. It can have the following values:
  - imm4<3:0> when imm5 = xxxx1
  - imm4<3:1> when imm5 = xxx10
  - imm4<3:2> when imm5 = xx100
imm<3> when imm5 = x1000
The encoding imm5 = x0000 is reserved.
Unspecified bits in "imm4" are ignored but should be set to zero by an assembler.

Operation
The description of INS (element) gives the operational pseudocode for this instruction.
C7.2.176 MOV (from general)

Move general-purpose register to a vector element. This instruction copies the contents of the source general-purpose register to the specified vector element in the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the INS (general) instruction. This means that:

- The encodings in this description are named to match the encodings of INS (general).
- The description of INS (general) gives the operational pseudocode for this instruction.

Advanced SIMD variant

MOV <Vd>.<Ts>[<index>], <R><n>

is equivalent to

INS <Vd>.<Ts>[<index>], <R><n>

and is always the preferred disassembly.

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ts> Is an element size specifier, encoded in the "imm5" field. It can have the following values:

- B when imm5 = xxxx1
- H when imm5 = xxx10
- S when imm5 = xx100
- D when imm5 = x1000

The encoding imm5 = x0000 is reserved.

<index> Is the element index encoded in the "imm5" field. It can have the following values:

imm5<4:1> when imm5 = xxxx1
imm5<4:2> when imm5 = xxx10
imm5<4:3> when imm5 = xx100
imm5<4> when imm5 = x1000

The encoding imm5 = x0000 is reserved.

<R> Is the width specifier for the general-purpose source register, encoded in the "imm5" field. It can have the following values:

- W when imm5 = xxxx1
- W when imm5 = xxx10
- W when imm5 = xx100
- X when imm5 = x1000
The encoding imm5 = x0000 is reserved.

<rn> Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.

**Operation**

The description of INS (general) gives the operational pseudocode for this instruction.
C7.2.177    **MOV (vector)**

Move vector. This instruction copies the vector in the source SIMD&FP register into the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the **ORR (vector, register)** instruction. This means that:

- The encodings in this description are named to match the encodings of **ORR (vector, register)**.
- The description of **ORR (vector, register)** gives the operational pseudocode for this instruction.

### Three registers of the same type variant

$$\text{MOV } <V_d>.<T>, <V_n>.<T>$$

is equivalent to

$$\text{ORR } <V_d>.<T>, <V_n>.<T>, <V_n>.<T>$$

and is the preferred disassembly when $R_m = R_n$.

### Assembler symbols

- $<V_d>$ Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- $<T>$ Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
  - 8B when $Q = 0$
  - 16B when $Q = 1$
- $<V_n>$ Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

### Operation

The description of **ORR (vector, register)** gives the operational pseudocode for this instruction.
C7.2.178   MOV (to general)

Move vector element to general-purpose register. This instruction reads the unsigned integer from the source SIMD&FP register, zero-extends it to form a 32-bit or 64-bit value, and writes the result to the destination general-purpose register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the UMOV instruction. This means that:

• The encodings in this description are named to match the encodings of UMOV.
• The description of UMOV gives the operational pseudocode for this instruction.

![Instruction Format]  

#### 32-bit variant

Applies when Q == 0 & imm5 == xx100.

MOV <Wd>, <Vn>.S[<index>]

is equivalent to

UMOV <Wd>, <Vn>.S[<index>]

and is always the preferred disassembly.

#### 64-bit variant

Applies when Q == 1 & imm5 == x1000.

MOV <Xd>, <Vn>.D[<index>]

is equivalent to

UMOV <Xd>, <Vn>.D[<index>]

and is always the preferred disassembly.

**Assembler symbols**

- `<Wd>`  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Xd>`  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- `<Vn>`  Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- `<index>`  For the 32-bit variant: is the element index encoded in "imm5<4:3>".
  - For the 64-bit variant: is the element index encoded in "imm5<4>".

**Operation**

The description of UMOV gives the operational pseudocode for this instruction.
C7.2.179  MOVI

Move Immediate (vector). This instruction places an immediate constant into every vector element of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

8-bit variant
Applies when \( \text{op} == 0 \) && \( \text{cmode} == 1110 \).

\[
\text{MOVI} \ <Vd>\.T, \ #<imm8>\{, \text{LSL} \#0} 
\]

16-bit shifted immediate variant
Applies when \( \text{op} == 0 \) && \( \text{cmode} == 10x0 \).

\[
\text{MOVI} \ <Vd>\.T, \ #<imm8>\{, \text{LSL} \#<amount>} 
\]

32-bit shifted immediate variant
Applies when \( \text{op} == 0 \) && \( \text{cmode} == 0xx0 \).

\[
\text{MOVI} \ <Vd>\.T, \ #<imm8>\{, \text{LSL} \#<amount>} 
\]

32-bit shifting ones variant
Applies when \( \text{op} == 0 \) && \( \text{cmode} == 110x \).

\[
\text{MOVI} \ <Vd>.2D, \ #<imm> 
\]

64-bit scalar variant
Applies when \( Q == 0 \) && \( \text{op} == 1 \) && \( \text{cmode} == 1110 \).

\[
\text{MOVI} \ <Dd>, \ #<imm> 
\]

64-bit vector variant
Applies when \( Q == 1 \) && \( \text{op} == 1 \) && \( \text{cmode} == 1110 \).

\[
\text{MOVI} \ <Vd>.2D, \ #<imm> 
\]

Decode for all variants of this encoding

integer \( \text{rd} = \text{UInt}(\text{Rd}) \);

integer \( \text{datasize} = \text{if} \ Q == '1' \ \text{then} \ 128 \ \text{else} \ 64 \);

bits(\( \text{datasize} \)) \( \text{imm} \);

bits(64) \( \text{imm64} \);

ImmediateOp operation;

\[
\text{case} \ \text{cmode:op of} \\
\text{when} \ '0xx00' \ \text{operation} = \text{ImmediateOp_MOVI}; \\
\text{when} \ '0xx01' \ \text{operation} = \text{ImmediateOp_MVNI}; \\
\text{when} \ '0xx10' \ \text{operation} = \text{ImmediateOp_ORR}; \\
\text{when} \ '0xx11' \ \text{operation} = \text{ImmediateOp_BIC}; \\
\text{when} \ '10x00' \ \text{operation} = \text{ImmediateOp_MOVI}; \\
\]

\[
| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 18 17 16 | 15 12 | 11 10 9 8 | 7 6 5 4 | 0 |
| 0 | Q | op | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | \( a \) | \( b \) | \( c \) | \( \text{cmode} \) | 0 | 1 | \( d \) | \( e \) | \( f \) | \( g \) | \( h \) | \( \text{Rd} \) |
when '10x01' operation = ImmediateOp_MVN;
when '10x10' operation = ImmediateOp_ORR;
when '10x11' operation = ImmediateOp_BIC;
when '110x0' operation = ImmediateOp_MOVI;
when '110x1' operation = ImmediateOp_MVN;
when '1110x' operation = ImmediateOp_MOVI;
when '11110' operation = ImmediateOp_MOVI;
when '11111'
  // FMOV Dn,#imm is in main FP instruction set
  if Q == '0' then UnallocatedEncoding();
  operation = ImmediateOp_MOVI;

imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
imm = Replicate(imm64, datasize DIV 64);

Assembler symbols

</Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

</Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

</imm> Is a 64-bit immediate 'aaaaaaaaabbbbbbbccccccccdddddddeeeeeeeefffffffffhhhhhhhhhhhh', encoded in "a:b:c:d:e:f:g:h".

</T> For the 8-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:

  8B when Q = 0
  16B when Q = 1

For the 16-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:

  4H when Q = 0
  8H when Q = 1

For the 32-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:

  2S when Q = 0
  4S when Q = 1

</imm8> Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

</amount> For the 16-bit shifted immediate variant: is the shift amount encoded in the "cmode<1>" field. It can have the following values:

  0 when cmode<1> = 0
  8 when cmode<1> = 1
defaulting to 0 if LSL is omitted.

For the 32-bit shifted immediate variant: is the shift amount encoded in the "cmode<2:1>" field. It can have the following values:

  0 when cmode<2:1> = 00
  8 when cmode<2:1> = 01
  16 when cmode<2:1> = 10
  24 when cmode<2:1> = 11
defaulting to 0 if LSL is omitted.

For the 32-bit shifting ones variant: is the shift amount encoded in the "cmode<0>" field. It can have the following values:

  8 when cmode<0> = 0
  16 when cmode<0> = 1
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand;
bits(datasize) result;

case operation of
  when ImmediateOp_MOV
    result = imm;
  when ImmediateOp_MVN
    result = NOT(imm);
  when ImmediateOp_ORR
    operand = V[rd];
    result = operand OR imm;
  when ImmediateOp_BIC
    operand = V[rd];
    result = operand AND NOT(imm);

V[rd] = result;
C7.2.180   MUL (by element)

Multiply (vector, by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

MUL <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsiz = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasiz = if Q == '1' then 128 else 64;
integer elements = datasiz DIV esize;

Assembler symbols

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<vn>  Is the name of the first SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
  0:Rm  when size = 01
  M:Rm  when size = 10

The following encodings are reserved:
  •  size = 00, Q = x.
  •  size = 11, Q = x.

<Vm>  Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
  0:Rm  when size = 01
  M:Rm  when size = 10
The following encodings are reserved:
• size = 00.
• size = 11.
Restricted to V0-V15 when element size <Ts> is H.

<Ts>
Is an element size specifier, encoded in the "size" field. It can have the following values:
H when size = 01
S when size = 10

The following encodings are reserved:
• size = 00.
• size = 11.

<index>
Is the element index, encoded in the "size:L:H:M" field. It can have the following values:
H:L:M when size = 01
H:L when size = 10

The following encodings are reserved:
• size = 00.
• size = 11.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxdsize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) product;

element2 = UInt(Elem[operand2, index, esize]);
for e = 0 to elements-1
  element1 = UInt(Elem[operand1, e, esize]);
  product = (element1*element2)<esize-1:0>;
  Elem[result, e, esize] = product;

V[d] = result;
C7.2.181 MUL (vector)

Multiply (vector). This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9  |  5 4  |  0 |
|-------------------------------|---------------|---------------|
|   0  Q  0  1  1  1  0  size  1  |    Rm         |    Rn         |    Rd   |
```

Three registers of the same type variant

MUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if U == '1' && size != '00' then ReservedValue();
if size == '1' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean poly = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- **8B** when size = 00, Q = 0
- **16B** when size = 00, Q = 1
- **4H** when size = 01, Q = 0
- **8H** when size = 01, Q = 1
- **2S** when size = 10, Q = 0
- **4S** when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
bits(esize) product;
for e = 0 to elements-1
element1 = Elem[operand1, e, esize];
element2 = Elem[operand2, e, esize];
if poly then
    product = PolynomialMult(element1, element2)<esize-1:0>;
else
    product = (UInt(element1)*UInt(element2))<esize-1:0>;
Elem[result, e, esize] = product;

V[d] = result;
C7.2.182 MVN

Bitwise NOT (vector). This instruction reads each vector element from the source SIMD&FP register, places the inverse of each value into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the NOT instruction. This means that:

- The encodings in this description are named to match the encodings of NOT.
- The description of NOT gives the operational pseudocode for this instruction.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10  9 |  5 4 |  0 |
| 0 | Q | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

Rn   Rd
```

**Vector variant**

MVN <Vd>.<T>, <Vn>.<T>

is equivalent to

NOT <Vd>.<T>, <Vn>.<T>

and is always the preferred disassembly.

**Assembler symbols**

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "Q" field. It can have the following values:

- 8B when Q = 0
- 16B when Q = 1

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

The description of NOT gives the operational pseudocode for this instruction.
C7.2.183 MVNI

Move inverted Immediate (vector). This instruction places the inverse of an immediate constant into every vector element of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

16-bit shifted immediate variant

Applies when cmode == 10x0.

MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}

32-bit shifted immediate variant

Applies when cmode == 0xx0.

MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}

32-bit shifting ones variant

Applies when cmode == 110x.

MVNI <Vd>.<T>, #<imm8>, MSL #<amount>

Decode for all variants of this encoding

```plaintext
ingter rd = UInt(Rd);
integer datasize = if Q == '1' then 128 else 64;
bits(datasize) imm;
bits(64) imm64;
ImmediateOp operation;
case cmode:op of
    when '0xx01' operation = ImmediateOp_MVNI;
    when '0xx11' operation = ImmediateOp_BIC;
    when '10x01' operation = ImmediateOp_MVNI;
    when '10x11' operation = ImmediateOp_BIC;
    when '110x1' operation = ImmediateOp_MVNI;
    when '1110x' operation = ImmediateOp_MOVI;
    when '11111'
        // FMOV Dn,#imm is in main FP instruction set
        if Q == '0' then UnallocatedEncoding();
        operation = ImmediateOp_MOVI;
imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
imm = Replicate(imm64, datasize DIV 64);
```

Assembler symbols

- `<Vd>` is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` For the 16-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:
  - 4H when Q = 0
8H when Q = 1
For the 32-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:
2S when Q = 0
4S when Q = 1

<imm8> Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount> For the 16-bit shifted immediate variant: is the shift amount encoded in the "cmode<1>" field. It can have the following values:
0 when cmode<1> = 0
8 when cmode<1> = 1
defaulting to 0 if LSL is omitted.
For the 32-bit shifted immediate variant: is the shift amount encoded in the "cmode<2:1>" field. It can have the following values:
0 when cmode<2:1> = 00
8 when cmode<2:1> = 01
16 when cmode<2:1> = 10
24 when cmode<2:1> = 11
defaulting to 0 if LSL is omitted.
For the 32-bit shifting ones variant: is the shift amount encoded in the "cmode<0>" field. It can have the following values:
8 when cmode<0> = 0
16 when cmode<0> = 1

Operation

CheckFPAdvSIMDEnabled64();
bias(datasize) operand;
bias(datasize) result;
case operation of
when ImmediateOp_MOVI
    result = imm;
when ImmediateOp_MVNI
    result = NOT(imm);
when ImmediateOp_ORR
    operand = V[rd];
    result = operand OR imm;
when ImmediateOp_BIC
    operand = V[rd];
    result = operand AND NOT(imm);
V[rd] = result;
C7.2.184 NEG (vector)

Negate (vector). This instruction reads each vector element from the source SIMD&FP register, negates each value, puts the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

\[
\begin{array}{cccccccccccc|ccc}
0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 5 & 4 & 0 & Rn & Rd \\
\end{array}
\]

Scalar variant

NEG <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean neg = (U == '1');

Vector

\[
\begin{array}{cccccccccccc|ccc}
0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 5 & 4 & 0 & Rn & Rd \\
\end{array}
\]

Vector variant

NEG <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean neg = (U == '1');

Assembler symbols

\(<V>\)

Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11

The following encodings are reserved:

• size = 0x.
• size = 10.
<db> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<dn> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<n> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
for e = 0 to elements-1
    element = SInt(Elem[operand, e, esize]);
    if neg then
        element = -element;
    else
        element = Abs(element);
    Elem[result, e, esize] = element<esize-1:0>;
V[d] = result;
```
C7.2.185   NOT

Bitwise NOT (vector). This instruction reads each vector element from the source SIMD&FP register, places the inverse of each value into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias MVN. The alias is always the preferred disassembly.

Vector variant

NOT <Vd>,<T>, <Vn>,<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 8;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV 8;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "Q" field. It can have the following values:
     8B when Q = 0
     16B when Q = 1
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
   element = Elem[operand, e, esize];
   Elem[result, e, esize] = NOT(element);

V[d] = result;
C7.2.186  ORN (vector)

Bitwise inclusive OR NOT (vector). This instruction performs a bitwise OR NOT between the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant
ORN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if Q == '1' then 128 else 64;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
operand2 = NOT(operand2);
result = operand1 OR operand2;
V[d] = result;
C7.2.187  ORR (vector, immediate)

Bitwise inclusive OR (vector, immediate). This instruction reads each vector element from the destination SIMD&FP register, performs a bitwise OR between each result and an immediate constant, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**16-bit variant**
Applies when $cmode == 10x1$.

\[
\text{ORR } <Vd>.<T>, \#\langle\text{imm8}\rangle\{, \text{LSL}\ #\langle\text{amount}\rangle}\}
\]

**32-bit variant**
Applies when $cmode == 0xx1$.

\[
\text{ORR } <Vd>.<T>, \#\langle\text{imm8}\rangle\{, \text{LSL}\ #\langle\text{amount}\rangle}\}
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } rd &= \text{UInt}(Rd); \\
\text{integer } datasize &= \text{if } Q == '1' \text{ then } 128 \text{ else } 64; \\
\text{bits}(\text{datasize}) \text{ imm;} \\
\text{bits}(64) \text{ imm64;} \\
\text{ImmediateOp } operation; \\
\text{case } cmode:op \text{ of} \\
\text{when '0xx00' operation } &= \text{ImmediateOp_MOVI}; \\
\text{when '0xx10' operation } &= \text{ImmediateOp_ORR}; \\
\text{when '10x00' operation } &= \text{ImmediateOp_MOVI}; \\
\text{when '10x10' operation } &= \text{ImmediateOp_ORR}; \\
\text{when '110x0' operation } &= \text{ImmediateOp_MOVI}; \\
\text{when '1110x' operation } &= \text{ImmediateOp_MOVI}; \\
\text{when '11110' operation } &= \text{ImmediateOp_MOVI}; \\
\text{imm64 } &= \text{AdvSIMDExpandImm}(\text{op}, \text{cmode}, a:b:c:d:e:f:g:h); \\
\text{imm } &= \text{Replicate}(\text{imm64}, \text{datasize DIV 64});
\end{align*}
\]

**Assembler symbols**

\[
\begin{align*}
<Vd> \quad &\text{Is the name of the SIMD&FP register, encoded in the "Rd" field.} \\
<T> \quad &\text{For the 16-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:} \\
\quad &4H \quad \text{when } Q = 0 \\
\quad &8H \quad \text{when } Q = 1 \\
\quad &\text{For the 32-bit variant: is an arrangement specifier, encoded in the "Q" field. It can have the following values:} \\
\quad &2S \quad \text{when } Q = 0 \\
\quad &4S \quad \text{when } Q = 1 \\
<\text{imm8}> \quad &\text{Is an 8-bit immediate encoded in "a:b:c:d:e:f:}} \\
\quad &\text{g:h".}
\end{align*}
\]
<amount>  For the 16-bit variant: is the shift amount encoded in the "cmode<1>" field. It can have the following values:
  0  when cmode<1> = 0
  8  when cmode<1> = 1
defaulting to 0 if LSL is omitted.
For the 32-bit variant: is the shift amount encoded in the "cmode<2:1>" field. It can have the following values:
  0  when cmode<2:1> = 00
  8  when cmode<2:1> = 01
 16  when cmode<2:1> = 10
 24  when cmode<2:1> = 11
defaulting to 0 if LSL is omitted.

Operation

    CheckFPAdvSIMDEnabled64();
    bits(datasize) operand;
    bits(datasize) result;
    case operation of
        when ImmediateOp_MOV1
            result = imm;
        when ImmediateOp_MVNI
            result = NOT(imm);
        when ImmediateOp_ORR
            operand = V[rd];
            result = operand OR imm;
        when ImmediateOp_BIC
            operand = V[rd];
            result = operand AND NOT(imm);
    V[rd] = result;
C7.2.188 ORR (vector, register)

Bitwise inclusive OR (vector, register). This instruction performs a bitwise OR between the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias MOV (vector). See Alias conditions for details of when each alias is preferred.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13</th>
<th>11 10  9</th>
<th>5  4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Rm</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Three registers of the same type variant

ORR <Vd>,<T>, <Vn>,<T>, <Vm>,<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if Q == '1' then 128 else 64;

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (vector)</td>
<td>Rm == Rn</td>
</tr>
</tbody>
</table>

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "Q" field. It can have the following values:

8B when Q = 0
16B when Q = 1

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
result = operand1 OR operand2;
V[d] = result;
C7.2.189   PMUL

Polynomial Multiply. This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register.

For information about multiplying polynomials see Polynomial arithmetic over \( \{0, 1\} \) on page A1-45.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Three registers of the same type variant
PMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if U == '1' && size != '00' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean poly = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<T> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
bits(esize) product;
for e = 0 to elements-1
   element1 = Elem[operand1, e, esize];
element2 = Elem[operand2, e, esize];
if poly then
    product = PolynomialMult(element1, element2)<esize-1:0>;
else
    product = (UInt(element1)*UInt(element2))<esize-1:0>;
Elem[result, e, esize] = product;
V[d] = result;
C7.2.190   **PMULL, PMULL2**

Polynomial Multiply Long. This instruction multiplies corresponding elements in the lower or upper half of the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

For information about multiplying polynomials see *Polynomial arithmetic over \{0, 1\}* on page A1-45.

The **PMULL** instruction extracts each source vector from the lower half of each source register, while the **PMULL2** instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the **CPACR_EL1**, **CPTR_EL2**, and **CPTR_EL3** registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>[31 30 29 28] [27 26 25 24] [23 22 21 20]</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Three registers, not all the same type variant**

PMULL[2] <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '01' || size == '10' then ReservedValue();
if size == '11' && !HaveCryptoExt() then UnallocatedEncoding();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
```

**Assembler symbols**

| 2 | 0x0 | Q0 | 01110 | size 1 | Rm | 1 | 1 | 1 | 0 | 0 | Rn | Rd |

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H when size = 00
1Q when size = 11

The following encodings are reserved:

- size = 01.
- size = 10.

The '1Q' arrangement is only allocated in an implementation that includes the Cryptographic Extension, and is otherwise RESERVED.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 1D when size = 11, Q = 0
- 2D when size = 11, Q = 1

The following encodings are reserved:
- size = 01, Q = x.
- size = 10, Q = x.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bias(datasize) operand1 = Vpart[n, part];
bias(datasize) operand2 = Vpart[m, part];
bias(2*datasize) result;
bias(esize) element1;
bias(esize) element2;

for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    Elem[result, e, 2*esize] = PolynomialMult(element1, element2);

V[d] = result;
```
C7.2.191 RADDHN, RADDHN2

Rounding Add returning High Narrow. This instruction adds each vector element in the first source SIMD&FP register to the corresponding vector element in the second source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.

The results are rounded. For truncated results, see ADDHN, ADDHN2.

The RADDHN instruction writes the vector to the lower half of the destination register and clears the upper half, while the RADDHN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

\[
\begin{array}{cccccccccccc}
0 & Q & 1 & 0 & 1 & 1 & 0 & size & 1 & Rn & 0 & 1 & 0 & 0 & 0 & Rm & 0 & Rd & 1起
\end{array}
\]

Three registers, not all the same type variant

RADDHN[2] <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>

**Decode for this encoding**

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\end{align*}
\]

\[
\begin{align*}
\text{if size } &= \text{ '11' then ReservedValue();} \\
\text{integer esize } &= 8 \times \text{UInt(size)}; \\
\text{integer datasize } &= 64; \\
\text{integer part } &= \text{UInt}(Q); \\
\text{integer elements } &= \text{datasize} \div \text{esize}; \\
\text{boolean sub_op } &= (o1 \text{ == '1'}); \\
\text{boolean round } &= (\text{U} \text{ == '1'}); \\
\end{align*}
\]

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand1 = V[n];
b bits(2*datasize) operand2 = V[m];
b bits(datasize) result;
integer round_const = if round then 1 << (esize - 1) else 0;
b bits(2*esize) element1;
b bits(2*esize) element2;
b bits(2*esize) sum;

for e = 0 to elements-1
    element1 = Elem[operand1, e, 2*esize];
    element2 = Elem[operand2, e, 2*esize];
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    sum = sum + round_const;
    Elem[result, e, esize] = sum<2*esize-1:esize>;

Vpart[d, part] = result;
```

C7.2.192   RBIT (vector)

Reverse Bit order (vector). This instruction reads each vector element from the source SIMD&FP register, reverses
the bits of the element, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Vector variant
RBIT <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 8;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV 8;

Assembler symbols

<Vd>    Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Vn>    Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;
bits(esize) rev;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    for i = 0 to esize-1
        rev<esize-1-i> = element<i>;
    Elem[result, e, esize] = rev;

V[d] = result;
C7.2.193   REV16 (vector)

Reverse elements in 16-bit halfwords (vector). This instruction reverses the order of 8-bit elements in each halfword of the vector in the source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

REV16 <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

// size=size:  B(0),  H(1),  S(1), D(S)
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;

// op=REVx: 64(0), 32(1), 16(2)
bits(2) op = o0:U;

// => op+size:
//    64+B = 0, 64+H = 1, 64+S = 2, 64+D = X
//    32+B = 1, 32+H = 2, 32+S = X, 32+D = X
//    16+B = 2, 16+H = X, 16+S = X, 16+D = X
//    8+B = X,  8+H = X,  8+S = X,  8+D = X
//    3-(op+size) (index bits in group)
//    64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
//    32+B = 2, 32+H = 1, 32+S = X, 32+D = X
//    16+B = 1, 16+H = X, 16+S = X, 16+D = X
//    8+B = X,  8+H = X,  8+S = X,  8+D = X

// index bits within group: 1, 2, 3
if UInt(op) + UInt(size) >= 3 then UnallocatedEncoding();

integer container_size;
case op of
    when '10' container_size = 16;
    when '01' container_size = 32;
    when '00' container_size = 64;

integer containers = datasize DIV container_size;
integer elements_per_container = container_size DIV esize;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
     8B when size = 00, Q = 0
     16B when size = 00, Q = 1
The following encodings are reserved:

- `size = 01, Q = x`
- `size = 1x, Q = x`

\(<\text{n}\>) \text{Is the name of the SIMD\&FP source register, encoded in the "Rn" field.}\n
**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element = 0;
integer rev_element;
for c = 0 to containers-1
    rev_element = element + elements_per_container - 1;
    for e = 0 to elements_per_container-1
        Elem[result, rev_element, esize] = Elem[operand, element, esize];
        element = element + 1;
        rev_element = rev_element - 1;
V[d] = result;
```

```
C7.2.194 REV32 (vector)

Reverse elements in 32-bit words (vector). This instruction reverses the order of 8-bit or 16-bit elements in each word of the vector in the source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

REV32 <Vd>.<T>, <Vn>.<T>

Decode for this encoding

Integer d = UInt(Rd);
Integer n = UInt(Rn);

// size=esize: B(0), H(1), S(1), D(S)
Integer esize = 8 << UInt(size);
Integer datasize = if Q == '1' then 128 else 64;

// op=REVx: 64(0), 32(1), 16(2)
Bits(2) op = o0:U;

// => op+size:
// 64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
// 32+B = 2, 32+H = 1, 32+S = X, 32+D = X
// 16+B = 1, 16+H = X, 16+S = X, 16+D = X
// 8+B = X, 8+H = X, 8+S = X, 8+D = X
// => 3-(op+size) (index bits in group)
// 64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
// 32+B = 2, 32+H = 1, 32+S = X, 32+D = X
// 16+B = 1, 16+H = X, 16+S = X, 16+D = X
// 8+B = X, 8+H = X, 8+S = X, 8+D = X

// index bits within group: 1, 2, 3
If UInt(op) + UInt(size) >= 3 then UnallocatedEncoding();

Integer container_size;
Case op of
  when '10' container_size = 16;
  when '01' container_size = 32;
  when '00' container_size = 64;
EndCase

Integer containers = datasize DIV container_size;
Integer elements_per_container = container_size DIV esize;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
8H when size = 01, Q = 1
The encoding size = 1x, Q = x is reserved.

\text{<Vn>} \text{Is the name of the SIMD\&FP source register, encoded in the "Rn" field.}

\textbf{Operation}

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element = 0;
integer rev_element;
for c = 0 to containers-1
  rev_element = element + elements_per_container - 1;
  for e = 0 to elements_per_container-1
    Elem[result, rev_element, esize] = Elem[operand, element, esize];
    element = element + 1;
    rev_element = rev_element - 1;
V[d] = result;
\end{verbatim}
C7.2.195   REV64

Reverse elements in 64-bit doublewords (vector). This instruction reverses the order of 8-bit, 16-bit, or 32-bit elements in each doubleword of the vector in the source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

REV64 <Vd>.<T>, <Vn>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

// size=size:  B(0), H(1), S(1), D(S)
integer esize = 8 << UInt(size);
ninteger datasize = if Q == '1' then 128 else 64;

// op=REVx: 64(0), 32(1), 16(2)
bits(2) op = o0:U;

// => op+size:
//    64+B = 0, 64+H = 1, 64+S = 2, 64+D = X
//    32+B = 1, 32+H = 2, 32+S = X, 32+D = X
//    16+B = 2, 16+H = X, 16+S = X, 16+D = X
//    8+B = X, 8+H = X, 8+S = X, 8+D = X
// => 3-(op+size) (index bits in group)
//    64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
//    32+B = 2, 32+H = 1, 32+S = X, 32+D = X
//    16+B = 1, 16+H = X, 16+S = X, 16+D = X
//    8+B = X, 8+H = X, 8+S = X, 8+D = X

// index bits within group: 1, 2, 3
if UInt(op) + UInt(size) >= 3 then UnallocatedEncoding();

integer container_size;
case op of
    when '10' container_size = 16;
    when '01' container_size = 32;
    when '00' container_size = 64;
endcase

integer containers = datasize DIV container_size;
integer elements_per_container = container_size DIV esize;
```

Assembler symbols

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B  when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H  when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<\n> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element = 0;
integer rev_element;
for c = 0 to containers-1
    rev_element = element + elements_per_container - 1;
    for e = 0 to elements_per_container-1
        Elem[result, rev_element, esize] = Elem[operand, element, esize];
        element = element + 1;
        rev_element = rev_element - 1;
V[d] = result;
```
C7.2.196 RSHRN, RSHRN2

Rounding Shift Right Narrow (immediate). This instruction reads each unsigned integer value from the vector in the source SIMD&FP register, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. The results are rounded. For truncated results, see SHRN, SHRN2.

The RSHRN instruction writes the vector to the lower half of the destination register and clears the upper half, while the RSHRN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant
RSHRN{2} <Vd>.<Tb>, <Vn>.<Ta>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');

Assembler symbols

2
Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb>
Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

8B when immh = 0001, Q = 0
16B when immh = 0001, Q = 1
4H when immh = 001x, Q = 0
8H when immh = 001x, Q = 1
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding $\text{immh} = 1xxx$, $Q = x$ is reserved.

$\langle Vn \rangle$ Is the name of the SIMD&FP source register, encoded in the "Rn" field.

$\langle Ta \rangle$ Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

- $8H$ when $\text{immh} = 0001$
- $4S$ when $\text{immh} = 001x$
- $2D$ when $\text{immh} = 01xx$

See Advanced SIMD modified immediate on page C4-237 when $\text{immh} = 0000$.

The encoding $\text{immh} = 1xxx$ is reserved.

$\langle \text{shift} \rangle$ Is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:

- $(16\text{-UInt}(\text{immh}:\text{immb}))$ when $\text{immh} = 0001$
- $(32\text{-UInt}(\text{immh}:\text{immb}))$ when $\text{immh} = 001x$
- $(64\text{-UInt}(\text{immh}:\text{immb}))$ when $\text{immh} = 01xx$

See Advanced SIMD modified immediate on page C4-237 when $\text{immh} = 0000$.

The encoding $\text{immh} = 1xxx$ is reserved.

**Operation**

```c
CheckFPSIMDEnabled64();
bits(\text{datasize} \times 2) \text{operand} = V[n];
bits(\text{datasize}) \text{result};
integer \text{round} = \text{if round then (1 \ll (shift - 1)) else 0;}
integer \text{element};

for e = 0 to elements-1
  element = (\text{UInt}(\text{Elem}[(\text{operand}, e, 2\times\text{esize}) + \text{round} \text{const}) \gg \text{shift));
  \text{Elem}[(\text{result}, e, \text{esize}) = \text{element}<\text{esize}-1:0>];

Vpart[d, part] = result;
```

Operation CheckFPAdvSIMDEnabled64();

```c
bits(\text{datasize} \times 2) \text{operand} = V[n];
bits(\text{datasize}) \text{result};
integer \text{round} = \text{if round then (1 \ll (shift - 1)) else 0;}
integer \text{element};

for e = 0 to elements-1
  element = (\text{UInt}(\text{Elem}[(\text{operand}, e, 2\times\text{esize}) + \text{round} \text{const}) \gg \text{shift));
  \text{Elem}[(\text{result}, e, \text{esize}) = \text{element}<\text{esize}-1:0>];

Vpart[d, part] = result;
```
Rounding Subtract returning High Narrow. This instruction subtracts each vector element of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.

The results are rounded. For truncated results, see SUBHN, SUBHN2.

The RSUBHN instruction writes the vector to the lower half of the destination register and clears the upper half, while the RSUBHN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant
RSUBHN(2) <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean round = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta>  Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand1 = V[n];
bits(2*datasize) operand2 = V[m];
bits(datasize) result;
integer round_const = if round then 1 << (esize - 1) else 0;
bits(2*esize) element1;
bits(2*esize) element2;
bits(2*esize) sum;
for e = 0 to elements-1
    element1 = Elem[operand1, e, 2*esize];
    element2 = Elem[operand2, e, 2*esize];
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    sum = sum + round_const;
    Elem[result, e, esize] = sum<2*esize-1:esize>;
Vpart[d, part] = result;
```
C7.2.198   SABA

Signed Absolute difference and Accumulate. This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the elements of the vector of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

SABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean accumulate = (ac == '1');

Assembler symbols

Vd   Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
T    Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
     8B  when size = 00, Q = 0
     16B when size = 00, Q = 1
     4H  when size = 01, Q = 0
     8H  when size = 01, Q = 1
     2S  when size = 10, Q = 0
     4S  when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

Vn   Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
Vm   Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) absdiff;
result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    absdiff = Abs(element1-element2)<esize-1:0>;
    Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
V[d] = result;
C7.2.199  SABAL, SABAL2

Signed Absolute difference and Accumulate Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The SABAL instruction extracts each source vector from the lower half of each source register, while the SABAL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

SABAL{2} <Vd>.<T{a}>, <Vn>.<T{b}>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean accumulate = (op == '0');
boolean unsigned = (U == '1');

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T{a}>  Is an arrangement specifier, encoded in the "size" field. It can have the following values:
8H when size = 00
4S when size = 01
2D when size = 10

The encoding size = 11 is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<T{b}>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
88 when size = 00, Q = 0
168 when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) absdiff;

result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    absdiff = Abs(element1-element2)<2*esize-1:0>;
    Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
V[d] = result;
C7.2.200 SABD

Signed Absolute Difference. This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, places the absolute values of the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8 7 6 5</th>
<th>4 3 2 1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U</td>
<td>ac</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### Three registers of the same type variant

SABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

### Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size == '11' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;

- boolean unsigned = (U == '1');
- boolean accumulate = (ac == '1');

### Assembler symbols

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1
- The encoding size = 11, Q = x is reserved.

- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) absdiff;
```
result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    absdiff = Abs(element1-element2)<esize-1:0>;
    Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
V[d] = result;
C7.2.201 SABDL, SABDL2

Signed Absolute Difference Long. This instruction subtracts the vector elements of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, places the absolute value of the results into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The SABDL instruction writes the vector to the lower half of the destination register and clears the upper half, while the SABDL2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant
SABDL[2] <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean accumulate = (op == '0');
boolean unsigned = (U == '1');
```

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

absent when Q = 0

[absent] when Q = 0

[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H when size = 00

4S when size = 01

2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

88 when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<\m>

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) absdiff;

result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    absdiff = Abs(element1-element2)<2*esize-1:0>;
    Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
V[d] = result;
Signed Add and Accumulate Long Pairwise. This instruction adds pairs of adjacent signed integer values from the vector in the source SIMD&FP register and accumulates the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Vector variant**
SADALP <Vd>.<Ta>, <Vn>.<Tb>

**Decode for this encoding**
integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV (2 * esize);
boolean acc = (op == '1');
boolean unsigned = (U == '1');

**Assembler symbols**

Vd Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

Ta Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 4H when size = 00, Q = 0
- 8H when size = 00, Q = 1
- 2S when size = 01, Q = 0
- 4S when size = 01, Q = 1
- 1D when size = 10, Q = 0
- 2D when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

Vn Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Tb Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

bits(2*esize) sum;
integer op1;
integer op2;

result = if acc then V[d] else Zeros();
for e = 0 to elements-1
  op1 = Int(Elem[operand, 2*e+0, esize], unsigned);
  op2 = Int(Elem[operand, 2*e+1, esize], unsigned);
  sum = (op1+op2)<2*esize-1:0>;
  Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;

V[d] = result;
C7.2.203  SADDL, SADDL2

Signed Add Long (vector). This instruction adds each vector element in the lower or upper half of the first source SIMD&FP register to the corresponding vector element of the second source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The SADDL instruction extracts each source vector from the lower half of each source register, while the SADDL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

SADDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

Assembler symbols

2     Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd>   Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Ta>   Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H when size = 00
4S when size = 01
2D when size = 10

The encoding size = 11 is reserved.

<Vn>   Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Tb>   Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H     when size = 01, Q = 0
8H     when size = 01, Q = 1
2S     when size = 10, Q = 0
4S     when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vm>     Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  if sub_op then
    sum = element1 - element2;
  else
    sum = element1 + element2;
  Elem[result, e, 2*esize] = sum<2*esize-1:0>;

V[d] = result;
C7.2.204  SADDLP

Signed Add Long Pairwise. This instruction adds pairs of adjacent signed integer values from the vector in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

SADDLP <Vd>.<Ta>, <Vn>.<Tb>

Decode for this encoding

```plaintext
d = UInt(Rd);
n = UInt(Rn);
if size == '11' then ReservedValue();
esize = 8 << UInt(size);
datasize = if Q == '1' then 128 else 64;
elements = datasize DIV (2 * esize);
acc = (op == '1');
unsigned = (U == '1');
```

Assembler symbols

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Ta>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `4H` when size == 00, Q = 0
  - `8H` when size == 00, Q = 1
  - `2S` when size == 01, Q = 0
  - `4S` when size == 01, Q = 1
  - `1D` when size == 10, Q = 0
  - `2D` when size == 10, Q = 1

The encoding size = 11, Q = x is reserved.

- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- `<Tb>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `8B` when size == 00, Q = 0
  - `16B` when size == 00, Q = 1
  - `4H` when size == 01, Q = 0
  - `8H` when size == 01, Q = 1
  - `2S` when size == 10, Q = 0
  - `4S` when size == 10, Q = 1

The encoding size = 11, Q = x is reserved.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

bits(2*esize) sum;
integer op1;
integer op2;

result = if acc then V[d] else Zeros();
for e = 0 to elements-1
    op1 = Int(Elem[operand, 2*e+0, esize], unsigned);
    op2 = Int(Elem[operand, 2*e+1, esize], unsigned);
    sum = (op1+op2)<2*esize-1:0>;
    Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;

V[d] = result;
C7.2.205  SADDLV

Signed Add Long across Vector. This instruction adds every vector element in the source SIMD&FP register together, and writes the scalar result to the destination SIMD&FP register. The destination scalar is twice as long as the source vector elements. All the values in this instruction are signed integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant

SADDLV <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<V>  Is the destination width specifier, encoded in the "size" field. It can have the following values:

    H when size = 00
    S when size = 01
    D when size = 10

The encoding size = 11 is reserved.

<d>  Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

    8B when size = 00, Q = 0
    16B when size = 00, Q = 1
    4H when size = 01, Q = 0
    8H when size = 01, Q = 1
    4S when size = 10, Q = 1

The following encodings are reserved:

- size = 10, Q = 0.
- size = 11, Q = x.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
integer sum;

sum = Int(Elem[operand, 0, esize], unsigned);
for e = 1 to elements-1
    sum = sum + Int(Elem[operand, e, esize], unsigned);

V[d] = sum<2*esize-1:0>;
C7.2.206 SADDW, SADDW2

Signed Add Wide. This instruction adds vector elements of the first source SIMD&FP register to the corresponding vector elements in the lower or upper half of the second source SIMD&FP register, places the results in a vector, and writes the vector to the SIMD&FP destination register.

The SADDW instruction extracts the second source vector from the lower half of the second source register, while the SADDW2 instruction extracts the second source vector from the upper half of the second source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

SADDW(2) <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
8H when size = 00
4S when size = 01
2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
88 when size = 00, Q = 0
16B  when size = 00, Q = 1
4H   when size = 01, Q = 0
8H   when size = 01, Q = 1
2S   when size = 10, Q = 0
4S   when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

Operation

CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand1 = V[n];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, 2*esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    Elem[result, e, 2*esize] = sum<2*esize-1:0>;

V[d] = result;
C7.2.207   SCVTF (vector, fixed-point)

Signed fixed-point Convert to Floating-point (vector). This instruction converts each element in a vector from
fixed-point to floating-point using the rounding mode that is specified by the FPCR, and writes the result to the
SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception
results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and
Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh = 1 1 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

SCVTF <V><d>, <V><n>, #<fbits>

Decode for this encoding

integer d =(UInt(Rd));
integer n = UInt(Rn);

if immh == '00xx' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = esize;
integer elements = 1;

integer frnbits = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRoundingMode(FPCR);

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 0 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh = 1 1 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

SCVTF <Vd>.<T>, <Vn>.<T>, #<fbits>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if imm == '0000' then "Advanced SIMD modified immediate";
if imm == '00xx' then ReservedValue();
if imm<3>:Q == '10' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer frachbits = (esize + 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRoundingMode(FPCR);

Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
S when immh = 01xx
D when immh = 1xxx
The encoding immh = 00xx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1
2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The following encodings are reserved:
• immh = 0001, Q = x.
• immh = 001x, Q = x.
• immh = 1xxx, Q = 0.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in the "immh:immb" field. It can have the following values:
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
The encoding immh = 000x is reserved.
For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in the "immh:immb" field. It can have the following values:
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The following encodings are reserved:
• immh = 0001.
• immh = 001x.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;
for e = 0 to elements-1
   element = Elem(operand, e, esize);
Elem[result, e, esize] = FixedToFP(element, fracbits, unsigned, FPCR, rounding);

V[d] = result;
C7.2.208  SCVTF (vector, integer)

Signed integer Convert to Floating-point (vector). This instruction converts each element in a vector from signed integer to floating-point using the rounding mode that is specified by the FPCR, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | sz | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
Rn | Rd |
```

**Scalar variant**

SCVTF <V><d>, <V><n>

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);

esize = 32 << UInt(sz);
datasize = esize;
elements = 1;
unsigned = (U == '1');
```

Vector

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | sz | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
Rn | Rd |
```

**Vector variant**

SCVTF <Vd>.<T>, <Vn>.<T>

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
esize = 32 << UInt(sz);
datasize = if Q == '1' then 128 else 64;
elements = datasize DIV esize;
unsigned = (U == '1');
```

**Assembler symbols**

`<V>` Is a width specifier, encoded in the "sz" field. It can have the following values:

- S when sz = 0
- D when sz = 1
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
FPRounding rounding = FPRoundingMode(FPCR);
bits(esize) element;
for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FixedToFP(element, 0, unsigned, FPCR, rounding);
V[d] = result;
C7.2.209 SCVTF (scalar, fixed-point)

Signed fixed-point Convert to Floating-point (scalar). This instruction converts the signed value in the 32-bit or 64-bit general-purpose source register to a floating-point value using the rounding mode that is specified by the FPCR, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

32-bit to single-precision variant

Applies when $sf == 0$ && $type == 00$.

SCVTF $<Sd>, <Wn>, #<fbits>

32-bit to double-precision variant

Applies when $sf == 0$ && $type == 01$.

SCVTF $<Dd>, <Wn>, #<fbits>

64-bit to single-precision variant

Applies when $sf == 1$ && $type == 00$.

SCVTF $<Sd>, <Xn>, #<fbits>

64-bit to double-precision variant

Applies when $sf == 1$ && $type == 01$.

SCVTF $<Dd>, <Xn>, #<fbits>

Decode for all variants of this encoding

integer $d = UInt(Rd)$;
integer $n = UInt(Rn)$;

integer intsize = if $sf == '1$' then 64 else 32;
integer fltsize;
FPRounding rounding;

case type of
case type of
when '00' fltsize = 32;
when '01' fltsize = 64;
when '1x' UnallocatedEncoding();

if $sf == '0$' && scale<5> == '0' then UnallocatedEncoding();
integer fracbits = 64 - UInt(scale);

rounding = FPRoundingMode(FPCR);
Assembler symbols

<\texttt{Dd}> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<\texttt{Sd}> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<\texttt{Xn}> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

<\texttt{Wn}> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<\texttt{fbits}> For the 32-bit to double-precision and 32-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 32, encoded as 64 minus "scale". For the 64-bit to double-precision and 64-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 64, encoded as 64 minus "scale".

Operation

\begin{verbatim}
  CheckFPAdvSIMDEnabled64();
  bits(fltsize) fltval;
  bits(intsize) intval;

  intval = X[n];
  fltval = FixedToFP(intval, fracbits, FALSE, FPCR, rounding);
  V[d] = fltval;
\end{verbatim}
C7.2.210 SCVTF (scalar, integer)

Signed integer Convert to Floating-point (scalar). This instruction converts the signed integer value in the general-purpose source register to a floating-point value using the rounding mode that is specified by the FPCR, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

32-bit to single-precision variant
Applies when \( sf = 0 \) \&\& \( type = 00 \).

SCVTF <Sd>, <Wn>

32-bit to double-precision variant
Applies when \( sf = 0 \) \&\& \( type = 01 \).

SCVTF <Dd>, <Wn>

64-bit to single-precision variant
Applies when \( sf = 1 \) \&\& \( type = 00 \).

SCVTF <Sd>, <Xn>

64-bit to double-precision variant
Applies when \( sf = 1 \) \&\& \( type = 01 \).

SCVTF <Dd>, <Xn>

Decode for all variants of this encoding

integer \( d = \) UInt(Rd);
integer \( n = \) UInt(Rn);

integer intsize = if \( sf = '1' \) then 64 else 32;
integer fltsize;
FPRounding rounding;

case type of
when '00'
fltsize = 32;
when '01'
fltsize = 64;
when '10'
UnallocatedEncoding();
when '11'
UnallocatedEncoding();
rounding = FPRoundingMode(FPCR);
Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

CheckFPAvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize)intval;

intval = X[n];
fltval = FixedToFP(intval, 0, FALSE, FPCR, rounding);
V[d] = fltval;
C7.2.211 SHA1C

SHA1 hash update (choose)

```
[31 30 29 28|27 26 25 24|23 22 21 20]  16|15 14 13 12|11 10 9  | 5 4  | 0 |
0 1 0 1 1 1 0 0 0 | Rm 0 0 0 0 | Rn | Rd |
```

**Advanced SIMD variant**

SHA1C <Qd>, <Sn>, <Vm>.45

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

- <Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```java
CheckCryptoEnabled64();

bits(128) X = V[d];
bits(32) Y = V[n];    // Note: 32 not 128 bits wide
bits(128) W = V[m];
bits(32) t;
for e = 0 to 3
  t = SHAchoose(X<63:32>, X<95:64>, X<127:96>);
  Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
  X<63:32> = ROL(X<63:32>, 30);
  <Y, X> = ROL(Y:X, 32);
V[d] = X;
```
C7.2.212 SHA1H

SHA1 fixed rotate

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
  0 1 0 1 1 1 0 | 0 1 0 1 0 0 0 0 0 1 0 Rn | Rd
```

**Advanced SIMD variant**

SHA1H <Sd>, <Sn>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

- `<Sd>`: Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Sn>`: Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```plaintext
CheckCryptoEnabled64();

bits(32) operand = V[n]; // read element [0] only, [1-3] zeroed
V[d] = ROL(operand, 30);
```
C7.2.213 SHA1M

SHA1 hash update (majority)

Advanced SIMD variant
SHA1M <Qd>, <Sn>, <Vm>.45

Decode for this encoding

integer d = UInt(Rd);  
integer n = UInt(Rn);  
integer m = UInt(Rm);  
if !HaveCryptoExt() then UnallocatedEncoding();

Assembler symbols

<Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckCryptoEnabled64();  
bits(128) X = V[d];  
bits(32) Y = V[n]; // Note: 32 not 128 bits wide  
bits(128) W = V[m];  
bits(32) t;  
for e = 0 to 3  
t = SHAmajority(X<63:32>, X<95:64>, X<127:96>);  
Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];  
X<63:32> = ROL(X<63:32>, 30);  
<Y, X> = ROL(Y:X, 32);  
V[d] = X;
C7.2.214 SHA1P

SHA1 hash update (parity)

```
[31 30 29 28|27 26 25 24|23 22 21 20] 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 0 0 0 | Rm 0 0 0 1 0 0 | Rn | Rd |
```

**Advanced SIMD variant**

SHA1P <Qd>, <Sn>, <Vm>.45

**Decode for this encoding**

```cpp
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

- `<Qd>` Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- `<Sn>` Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```cpp
CheckCryptoEnabled64();

bits(128) X = V[d];
bits(32) Y = V[n];  // Note: 32 not 128 bits wide
bits(128) W = V[m];
bits(32) t;
for e = 0 to 3
    t = SHAparity(X<63:32>, X<95:64>, X<127:96>);
    Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
    X<63:32> = ROL(X<63:32>, 30);
    <Y, X> = ROL(Y:X, 32);
V[d] = X;
```

01011110
000
001
00
Rm Rn Rd
31 30 29 28|27 26 25 24|23 22 21 20|16|15 14 13 12|11 10 9 | 5 4 | 0 |
C7.2.215   SHA1SU0

SHA1 schedule update 0

Advanced SIMD variant
SHA1SU0 <Vd>.4S, <Vn>.4S, <Vm>.4S

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if !HaveCryptoExt() then UnallocatedEncoding();

Assembler symbols

<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckCryptoEnabled64();

bits(128) operand1 = V[d];
bits(128) operand2 = V[n];
bits(128) operand3 = V[m];
bits(128) result;
result = operand2<63:0>:operand1<127:64>;
result = result EOR operand1 EOR operand3;
V[d] = result;
C7.2.216 SHA1SU1

SHA1 schedule update 1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| 0 1 0 1 1 1 0 | 0 0 1 0 1 0 0 0 0 0 0 1 | 1 0 | Ln | Rd |

**Advanced SIMD variant**

SHA1SU1 <Vd>.4S, <Vn>.4S

**Decode for this encoding**

```plaintext
type d = UInt(Rd);
type n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

<vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.

<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```plaintext
CheckCryptoEnabled64();

bits(128) operand1 = V[d];
bits(128) operand2 = V[n];
bits(128) result;
bits(128) T = operand1 EOR LSR(operand2, 32);
result<31:0> = ROL(T<31:0>, 1);
result<63:32> = ROL(T<63:32>, 1);
result<95:64> = ROL(T<95:64>, 1);
result<127:96> = ROL(T<127:96>, 1) EOR ROL(T<31:0>, 2);
V[d] = result;
```

01011110
0x0 00
0x0 10100
0x0 00001
0x0 10
0x0 Rn
0x0 Rd
C7.2.217   SHA256H2

SHA256 hash update (part 2)

```
[31 30 29 28 27 26 25 24 23 22 21 20]
```

Advanced SIMD variant

SHA256H2 <Qd>, <Qn>, <Vm>.4S

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if !HaveCryptoExt() then UnallocatedEncoding();
```

Assembler symbols

```
<Qd>        Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
<Qn>        Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
<Vm>        Is the name of the third SIMD&FP source register, encoded in the "Rm" field.
```

Operation

```
CheckCryptoEnabled64();

bits(128) result;
result = SHA256hash(V[n], V[d], V[m], FALSE);
V[d] = result;
```
C7.2.218 SHA256H

SHA256 hash update (part 1)

```
0 1 0 1 1 1 0 0 0 0 Rm 0 1 0 0 0 0 Rn | Rd
```

**Advanced SIMD variant**

SHA256H <Qd>, <Qn>, <Vm>.4S

**Decode for this encoding**

```c
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

- `<Qd>` Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- `<Qn>` Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckCryptoEnabled64();

bits(128) result;
result = SHA256hash(V[d], V[n], V[m], TRUE);
V[d] = result;
```
C7.2.219 SHA256SU0

SHA256 schedule update 0

```
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Rn | Rd |
```

Advanced SIMD variant

SHA256SU0 <Vd>.4S, <Vn>.4S

Decode for this encoding

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
if !HaveCryptoExt() then UnallocatedEncoding();
```

Assembler symbols

- `<Vd>` is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- `<Vn>` is the name of the second SIMD&FP source register, encoded in the "Rn" field.

Operation

```java
CheckCryptoEnabled64();

bits(128) operand1 = V[d];
bits(128) operand2 = V[n];
bits(128) result;
bits(128) T = operand2<31:0>:operand1<127:32>;
bits(32) elt;

for e = 0 to 3
    elt = Elem[T, e, 32];
    elt = ROR(elt, 7) EOR ROR(elt, 18) EOR LSR(elt, 3);
    Elem[result, e, 32] = elt + Elem[operand1, e, 32];

V[d] = result;
```
C7.2.220   SHA256SU1

SHA256 schedule update 1

```
| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 |  5 4 |  0 |
| 0 1 0 1 1 1 0 0 0 | 0 0 | 0 1 1 0 0 | 0 0 |
```

**Advanced SIMD variant**

SHA256SU1 <Vd>.4S, <Vn>.4S, <Vm>.4S

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if !HaveCryptoExt() then UnallocatedEncoding();
```

**Assembler symbols**

- `<Vd>` is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- `<Vn>` is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` is the name of the third SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```
CheckCryptoEnabled64();

bits(128) operand1 = V[d];
bits(128) operand2 = V[n];
bits(128) operand3 = V[m];
bits(128) result;
bits(128) T0 = operand3<31:0>:operand2<127:32>;
bits(64) T1;
bits(32) elt;
T1 = operand3<127:64>;
for e = 0 to 1
    elt = Elem[T1, e, 32];
    elt = ROR(elt, 17) EOR ROR(elt, 19) EOR LSR(elt, 10);
    elt = elt + Elem[operand1, e, 32] + Elem[T0, e, 32];
    Elem[result, e, 32] = elt;
T1 = result<63:0>;
for e = 2 to 3
    elt = Elem[T1, e-2, 32];
    elt = ROR(elt, 17) EOR ROR(elt, 19) EOR LSR(elt, 10);
    elt = elt + Elem[operand1, e, 32] + Elem[T0, e, 32];
    Elem[result, e, 32] = elt;
V[d] = result;
```
C7.2.221 **SHADD**

Signed Halving Add. This instruction adds corresponding signed integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see **SRHADD**.

Depending on the settings in the **CPACR_EL1**, **CPTR_EL2**, and **CPTR_EL3** registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
</tr>
</tbody>
</table>

Three registers of the same type variant
SHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size-Q" field. It can have the following values:

- **8B** when size = 00, Q = 0
- **16B** when size = 00, Q = 1
- **4H** when size = 01, Q = 0
- **8H** when size = 01, Q = 1
- **2S** when size = 10, Q = 0
- **4S** when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer sum;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    sum = element1 + element2;
    Elem[result, e, esize] = sum<esize:1>;

V[d] = result;
C7.2.222  SHL

Shift Left (immediate). This instruction reads each value from a vector, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22     | 19 18 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | =0000 | immh | 0 | 1 | 0 | 1 | 0 | 1 | Rd | Rn |
```

Scalar variant

SHL <V><d>, <V><n>, #<shift>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;
integer shift = UInt(immh:immb) - esize;
```

Vector

```
| 31 30 29 28|27 26 25 24|23 22     | 19 18 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | =0000 | immh | 0 | 1 | 0 | 1 | 0 | 1 | Rd | Rn |
```

Vector variant

SHL <Vd>.<T>, <Vn>.<T>, #<shift>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> == '0000' then SEE "Advanced SIMD modified immediate"
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer shift = UInt(immh:immb) - esize;
```

Assembler symbols

```
<V>
Is a width specifier, encoded in the "immh" field. It can have the following values:
D when immh = 1xxx
The encoding immh = 0xxx is reserved.
```
<d> Is the number of the SIMD&FP destination register, in the "Rd" field.
</d>

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
</n>

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
</Vd>

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1
- 2D when immh = 1xxx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
</Vn>

<shift> For the scalar variant: is the left shift amount, in the range 0 to 63, encoded in the "immh:immb" field. It can have the following values:
- (UInt(immh:immb)-64) when immh = 1xxx

The encoding immh = 0xxx is reserved.

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:
- (UInt(immh:immb)-8) when immh = 0001
- (UInt(immh:immb)-16) when immh = 001x
- (UInt(immh:immb)-32) when immh = 01xx
- (UInt(immh:immb)-64) when immh = 1xxx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

for e = 0 to elements-1
    Elem[result, e, esize] = LSL(Elem[operand, e, esize], shift);
V[d] = result;
C7.2.223   SHLL, SHLL2

Shift Left Long (by element size). This instruction reads each vector element in the lower or upper half of the source SIMD&FP register, left shifts each result by the element size, writes the final result to a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The SHLL instruction extracts vector elements from the lower half of the source register, while the SHLL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant
SHLL[2] <Vd>,<Ta>, <Vn>,<Tb>, #<shift>

Decode for this encoding
integer d = UInt(Rd);
integer n = UInt(Rn);

if size == '11' then ReservedValue();
integer esize = 8 * UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = esize;
boolean unsigned = FALSE;    // Or TRUE without change of functionality

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
8H when size = 00
4S when size = 01
2D when size = 10
The encoding size = 11 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<shift> Is the left shift amount, which must be equal to the source element width in bits, encoded in the "size" field. It can have the following values:
8 when size = 00
16 when size = 01
32 when size = 10

The encoding size = 11 is reserved.

**Operation**

```
CheckFPAdvSIMDEnabled64();
bis(datasize) operand = Vpart[n, part];
bis(2*datasize) result;
integer element;

for e = 0 to elements-1
    element = Int(Elem[operand, e, esize], unsigned) << shift;
    Elem[result, e, 2*esize] = element<2*esize-1:0>;

V[d] = result;
```
C7.2.224  **SHRN, SHRN2**

Shift Right Narrow (immediate). This instruction reads each unsigned integer value from the source SIMD&FP register, right shifts each result by an immediate value, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. The results are truncated. For rounded results, see RSHRN, RSHRN2.

The RSHRN instruction writes the vector to the lower half of the destination register and clears the upper half, while the RSHRN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>l=0000</td>
</tr>
</tbody>
</table>

**Vector variant**

SHRN[2] <Vd>,<Tb>,<Vn>,<Ta>,,<shift>

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh[3] == '1' then ReservedValue();

esize = 8 << HighestSetBit(immh);
data = 64;
part = UInt(Q);
elements = data DIV esize;

shift = (2 * esize) - UInt(immh:immb);
round = (op == '1');
```

**Assembler symbols**

2

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb>

Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 00lx, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

- \(8H\) when immh = 0001
- \(4S\) when immh = 001x
- \(2D\) when immh = 01xx

See *Advanced SIMD modified immediate on page C4-237* when immh = 0000.

The encoding immh = 1xxx is reserved.

<shift> Is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:

- \((16\text{-}\text{UInt}(\text{immh}:\text{immb}))\) when immh = 0001
- \((32\text{-}\text{UInt}(\text{immh}:\text{immb}))\) when immh = 001x
- \((64\text{-}\text{UInt}(\text{immh}:\text{immb}))\) when immh = 01xx

See *Advanced SIMD modified immediate on page C4-237* when immh = 0000.

The encoding immh = 1xxx is reserved.

**Operation**

CheckFPAdvSIMDEnabled64();  
bits(datasize*2) operand = V[n];  
bits(datasize) result;  
integer round_const = if round then (1 << (shift - 1)) else 0;  
integer element;  
for e = 0 to elements-1  
    element = (UInt(Elem[operand, e, 2*esize]) + round_const) >> shift;  
    Elem[result, e, esize] = element<esize-1:0>;  

Vpart[d, part] = result;
C7.2.225 SHSUB

Signed Halving Subtract. This instruction subtracts the elements in the vector in the second source SIMD&FP register from the corresponding elements in the vector in the first source SIMD&FP register, shifts each result right one bit, places each result into elements of a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Three registers of the same type variant

SHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B  when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H  when size = 01, Q = 0
  8H  when size = 01, Q = 1
  2S  when size = 10, Q = 0
  4S  when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer diff;
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
element2 = Int(Elem[operand2, e, esize], unsigned);
diff = element1 - element2;
Elem[result, e, esize] = diff<esize:1>;

V[d] = result;
C7.2.226 SLI

Shift Left and Insert (immediate). This instruction reads each vector element in the source SIMD&FP register, left shifts each vector element by an immediate value, and inserts the result into the corresponding vector element in the destination SIMD&FP register such that the new zero bits created by the shift are not inserted but retain their existing value. Bits shifted out of the left of each vector element in the source register are lost.

The following figure shows an example of the operation of shift left by 3 for an 8-bit vector element.

![Diagram showing the operation of SLI](image)

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
| 31 30 29 28|27 26 25 24|23 22 | 19 18 |16|15 14|12|11 10 9 | 5 4 | 0 |
|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | !=0000 | immh | Rd | Rn |
```

**Scalar variant**

SLI <V><d>, <V><n>, #<shift>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;
integer shift = UInt(immh:immb) - esize;
```

**Vector**

```
| 31 30 29 28|27 26 25 24|23 22 | 19 18 |16|15 14|12|11 10 9 | 5 4 | 0 |
|---|---|---|---|---|---|---|
| 0 | Q | 1 | 0 | 1 | 1 | 1 | 1 | !=0000 | immh | Rd | Rn |
```

**Vector variant**

SLI <Vd>.<T>, <Vn>.<T>, #<shift>
Decode for this encoding

```c
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer shift = UInt(immh:immb) - esize;
```

Assembler symbols

```c
<V>
Is a width specifier, encoded in the "immh" field. It can have the following values:
D when immh = 1xxx
The encoding immh = 0xxx is reserved.

<d>
Is the number of the SIMD&FP destination register, in the "Rd" field.

<n>
Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

</d>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>
Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
8B when immh = 0001, Q = 0
16B when immh = 0001, Q = 1
4H when immh = 001x, Q = 0
8H when immh = 001x, Q = 1
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1
2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = 0 is reserved.

</vn>
Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift>
For the scalar variant: is the left shift amount, in the range 0 to 63, encoded in the "immh:immb" field. It can have the following values:
(UInt(immh:immb)-64) when immh = 1xxx
The encoding immh = 0xxx is reserved.
For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:
(UInt(immh:immb)-8) when immh = 0001
(UInt(immh:immb)-16) when immh = 001x
(UInt(immh:immb)-32) when immh = 01xx
(UInt(immh:immb)-64) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
```

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2 = V[d];
bits(datasize) result;
```
bits(size) mask = LSL(Ones(size), shift);
bits(size) shifted;

for e = 0 to elements-1
    shifted = LSL(Elem[operand, e, size], shift);
    Elem[result, e, size] = (Elem[operand2, e, size] AND NOT(mask)) OR shifted;
V[d] = result;
C7.2.227 SMAX

Signed Maximum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the larger of each pair of signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

SMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
  2S when size = 10, Q = 0
  4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer maxmin;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
    Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.228  SMAXP

Signed Maximum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the largest of each pair of signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
[31 30 29 28][27 26 25 24][23 22 21 20]   [16|15 14 13 12|11 10 9 ]   [5 4 | 0 ]
  0 | Q | 0 | 1 | 1 | 0 | size | 1 | Rm | 1 | 0 | 0 | 1 | Rn | Rd | 0 | 1
   U

Three registers of the same type variant
SMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
   8B when size = 00, Q = 0
   16B when size = 00, Q = 1
   4H when size = 01, Q = 0
   8H when size = 01, Q = 1
   2S when size = 10, Q = 0
   4S when size = 10, Q = 1

   The encoding size = 11, Q = x is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
integer element1;
integer element2;
```
integer maxmin;

for e = 0 to elements-1
    element1 = Int(Elem[concat, 2*e, esize], unsigned);
    element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
    maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
    Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.229  SMAXV

Signed Maximum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are signed integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
0 |  Q  | 0  | 1  | 1  | 0  | size: 1 1 0 0 0 0 1 0 1 0 1 0 | Rd |
    U  op          Rn
```

Advanced SIMD variant

SMAXV <V><d>, <Vn>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean min = (op == '1');

**Assembler symbols**

<\V>  Is the destination width specifier, encoded in the "size" field. It can have the following values:

B when size = 00
H when size = 01
S when size = 10

The encoding size = 11 is reserved.

<\d>  Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<\T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
4S when size = 10, Q = 1

The following encodings are reserved:

- size = 10, Q = 0.
- size = 11, Q = x.
### Operation

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
integer maxmin;
integer element;

maxmin = Int(Elem[operand, 0, esize], unsigned);
for e = 1 to elements-1
    element = Int(Elem[operand, e, esize], unsigned);
    maxmin = if min then Min(maxmin, element) else Max(maxmin, element);

V[d] = maxmin-[esize-1:0];
```
C7.2.230   SMIN

Signed Minimum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the smaller of each of the two signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

SMIN <Vd>..<T>, <Vn>..<T>, <Vm>..<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
  2S when size = 10, Q = 0
  4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer maxmin;
for e = 0 to elements-1
    element1 = Int(Operand1, e, esize, unsigned);
    element2 = Int(Operand2, e, esize, unsigned);
    maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
    Elem[result, e, esize] = maxmin<esize-1:0>;
V[d] = result;
C7.2.231  SMINP

Signed Minimum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the smallest of each pair of signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

| [31 30 29 28] | [27 26 25 24] | [23 22 21 20] | 16|15|14|13|12|11|10|9 | 5 | 4 | 0 |
|--------------|--------------|--------------|---|---|---|---|---|---|---|---|---|---|
| 0 | Q | 0 | 1 | 1 | 0 | size | 1 | Rm | 1 | 0 | 1 | 0 | 1 | 1 | Rn | Rd |
| U | o1 |

Three registers of the same type variant

SMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decoding for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size == '11' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;
- boolean unsigned = (U == '1');
- boolean minimum = (o1 == '1');

Assembler symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1
- The encoding size = 11, Q = x is reserved.

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
integer element1;
integer element2;
integer maxmin;

for e = 0 to elements-1
    element1 = Int(Elem[concat, 2*e, esize], unsigned);
    element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
    maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
    Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.232   **SMINV**

Signed Minimum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are signed integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```plaintext
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9  |  5 4 |  0]
| 0 | Q | 0 | 1 | 1 | 1 | 0 | size | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | Rd  |
| U | op |

Advanced SIMD variant

SMINV <V><d>, <Vn>.<T>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean min = (op == '1');
```

**Assembler symbols**

- **<V>**
  - Is the destination width specifier, encoded in the "size" field. It can have the following values:
    - B when size = 00
    - H when size = 01
    - S when size = 10
  - The encoding size = 11 is reserved.
- **<d>**
  - Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
- **<Vn>**
  - Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- **<T>**
  - Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
    - 8B when size = 00, Q = 0
    - 16B when size = 00, Q = 1
    - 4H when size = 01, Q = 0
    - 8H when size = 01, Q = 1
    - 4S when size = 10, Q = 1
  - The following encodings are reserved:
    - size = 10, Q = 0.
    - size = 11, Q = x.
Operation

CheckFPAdvSIMDEnabled64();
b bits(datasize) operand = V[n];
integer maxmin;
integer element;

maxmin = Int(Elem[operand, 0, esize], unsigned);
for e = 1 to elements-1
    element = Int(Elem[operand, e, esize], unsigned);
    maxmin = if min then Min(maxmin, element) else Max(maxmin, element);

V[d] = maxmin-esize-1:0;
SMLAL, SMLAL2 (by element)

Signed Multiply-Add Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element in the second source SIMD&FP register, and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are signed integer values.

The SMLAL instruction extracts vector elements from the lower half of the first source register, while the SMLAL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```plaintext
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>size</td>
</tr>
</tbody>
</table>
```

Vector variant

`SMLAL[2] <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]`

Decode for this encoding

```plaintext
integer idxsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean sub_op = (o2 == '1');
```

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

4S when size = 01
20 when size = 10
The following encodings are reserved:
- \(\text{size} = 00\).
- \(\text{size} = 11\).

\(\text{\textless} Vn\) is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(\text{\textless} Tb\) is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
- \(4H\) when \(\text{size} = 01, Q = 0\)
- \(8H\) when \(\text{size} = 01, Q = 1\)
- \(2S\) when \(\text{size} = 10, Q = 0\)
- \(4S\) when \(\text{size} = 10, Q = 1\)

The following encodings are reserved:
- \(\text{size} = 00, Q = x\).
- \(\text{size} = 11, Q = x\).

\(\text{\textless} Vm\) is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
- \(0:Rm\) when \(\text{size} = 01\)
- \(M:Rm\) when \(\text{size} = 10\)

The following encodings are reserved:
- \(\text{size} = 00\).
- \(\text{size} = 11\).

Restricted to V0-V15 when element size \(\text{\textless} Ts\) is H.

\(\text{\textless} Ts\) is an element size specifier, encoded in the "size" field. It can have the following values:
- \(H\) when \(\text{size} = 01\)
- \(S\) when \(\text{size} = 10\)

The following encodings are reserved:
- \(\text{size} = 00\).
- \(\text{size} = 11\).

\(\text{\textless} index\) is the element index, encoded in the "size:L:H:M" field. It can have the following values:
- \(H:L:M\) when \(\text{size} = 01\)
- \(H:L\) when \(\text{size} = 10\)

The following encodings are reserved:
- \(\text{size} = 00\).
- \(\text{size} = 11\).

**Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(idxdatasize) operand2 = V[m];
bits(2+datasize) operand3 = V[d];
bits(2+datasize) result;
integer element1;
integer element2;
bits(2+esize) product;

element2 = Int(Elem[operand2, index, esize], unsigned);
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  product = (element1+element2)<<2+esize-1:0>;
```

_C7 A64 Advanced SIMD and Floating-point Instruction Descriptions_
_C7.2 Alphabetical list of A64 floating-point and Advanced SIMD instructions_
if sub_op then
    Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
else
    Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] + product;

V[d] = result;
C7.2.234  SMLAL, SMLAL2 (vector)

Signed Multiply-Add Long (vector). This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The SMLAL instruction extracts each source vector from the lower half of each source register, while the SMLAL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

SMLAL{2} <Vd>,<Ta>, <Vn>,<Tb>, <Vm>.<Tb>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');
```

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<\V_m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n, part];
bits(datasize) operand2 = V[m, part];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
bits(2*esize) accum;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    product = (element1*element2)<<2*esize-1:0>;
    if sub_op then
        accum = Elem[operand3, e, 2*esize] - product;
    else
        accum = Elem[operand3, e, 2*esize] + product;
    Elem[result, e, 2*esize] = accum;

V[d] = result;
```
C7.2.235 **SMLSL, SMLSL2 (by element)**

Signed Multiply-Subtract Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The SMLSL instruction extracts vector elements from the lower half of the first source register, while the SMLSL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Vector variant**

\[ \text{SMLSL\{} \langle Vd\rangle, \langle Ta\rangle, \langle Vn\rangle, \langle Tb\rangle, \langle Vm\rangle, \langle Ts\rangle | \langle index\rangle \]  

**Decode for this encoding**

```plaintext
type idxdsize = if H == '1' then 128 else 64;
type index;
type Rmhi;

case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean sub_op = (o2 == '1');
```

**Assembler symbols**

- **2** Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
  - [absent] when Q = 0
  - [present] when Q = 1

- **\langle Vd\rangle** Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

- **\langle Ta\rangle** Is an arrangement specifier, encoded in the "size" field. It can have the following values:
  - 4S when size = 01
  - 20 when size = 10

The following encodings are reserved:
- size = 00.
• size = 11.

\(<Vn>\)  
Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Tb>\)  
Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

\(4H\) when \(size = 01, Q = 0\)
\(8H\) when \(size = 01, Q = 1\)
\(2S\) when \(size = 10, Q = 0\)
\(4S\) when \(size = 10, Q = 1\)

The following encodings are reserved:
• \(size = 00, Q = x\).
• \(size = 11, Q = x\).

\(<Vm>\)  
Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

\(0:Rm\) when \(size = 01\)
\(M:Rm\) when \(size = 10\)

The following encodings are reserved:
• \(size = 00\).
• \(size = 11\).

Restricted to V0-V15 when element size \(<Ts>\) is H.

\(<Ts>\)  
Is an element size specifier, encoded in the "size" field. It can have the following values:

\(H\) when \(size = 01\)
\(S\) when \(size = 10\)

The following encodings are reserved:
• \(size = 00\).
• \(size = 11\).

\(<index>\)  
Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

\(H:L:M\) when \(size = 01\)
\(H:L\) when \(size = 10\)

The following encodings are reserved:
• \(size = 00\).
• \(size = 11\).

**Operation**

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(idxsize) operand2 = V[m];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;

element2 = Int(Elem[operand2, index, esize], unsigned);
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  product = (element1*element2)<2*esize-1:0>;
  if sub_op then
    Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
  else

Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] + product;

V[d] = result;
SMLSL, SMLSL2 (vector)

Signed Multiply-Subtract Long (vector). This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The SMLSL instruction extracts each source vector from the lower half of each source register, while the SMLSL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant
SMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');
```

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
bits(2*esize) accum;

for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  product = (element1*element2)<2*esize-1:0>;
  if sub_op then
    accum = Elem[operand3, e, 2*esize] - product;
  else
    accum = Elem[operand3, e, 2*esize] + product;
  Elem[result, e, 2*esize] = accum;

V[d] = result;
```
C7.2.237  SMOV

Signed Move vector element to general-purpose register. This instruction reads the signed integer from the source SIMD&FP register, sign-extends it to form a 32-bit or 64-bit value, and writes the result to destination general-purpose register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

32-bit variant

Applies when \( Q = 0 \).

\[
\text{SMOV } \langle Wd \rangle, \langle Vn \rangle.\langle Ts \rangle[\langle index \rangle]
\]

64-bit variant

Applies when \( Q = 1 \).

\[
\text{SMOV } \langle Xd \rangle, \langle Vn \rangle.\langle Ts \rangle[\langle index \rangle]
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer size; } \\
\text{case } Q:imm5 \text{ of} \\
& \quad \text{when 'xxxxx1' size } = 0; \quad \text{// SMOV } [WX]d, Vn.B \\
& \quad \text{when 'xxxx10' size } = 1; \quad \text{// SMOV } [WX]d, Vn.H \\
& \quad \text{when '1xx100' size } = 2; \quad \text{// SMOV } Xd, Vn.S \\
& \quad \text{otherwise UnallocatedEncoding();}
\end{align*}
\]

\[
\begin{align*}
\text{integer idxdsize } &= \text{if } imm5<4> = '1' \text{ then 128 else 64; } \\
\text{integer index } &= \text{UInt}(imm5<4:size+1>); \\
\text{integer esize } &= 8 << size; \\
\text{integer datasize } &= \text{if } Q = '1' \text{ then 64 else 32;}
\end{align*}
\]

Assembler symbols

\[
\begin{align*}
\langle Wd \rangle & \quad \text{Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
\langle Xd \rangle & \quad \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.} \\
\langle Vn \rangle & \quad \text{Is the name of the SIMD&FP source register, encoded in the "Rn" field.} \\
\langle Ts \rangle & \quad \text{For the 32-bit variant: is an element size specifier, encoded in the "imm5" field. It can have the following values:} \\
& \quad \text{B when } imm5 = xxxx1 \\
& \quad \text{H when } imm5 = xxxx10 \\
& \quad \text{The encoding } imm5 = xxxx00 \text{ is reserved.} \\
& \quad \text{For the 64-bit variant: is an element size specifier, encoded in the "imm5" field. It can have the following values:} \\
& \quad \text{B when } imm5 = xxxx1
\end{align*}
\]
H when imm5 = xxxx10
S when imm5 = xx100

The encoding imm5 = xx000 is reserved.

For the 32-bit variant: is the element index encoded in the "imm5" field. It can have the following values:

- imm5<4:1> when imm5 = xxxx1
- imm5<4:2> when imm5 = xx10

The encoding imm5 = xxx00 is reserved.

For the 64-bit variant: is the element index encoded in the "imm5" field. It can have the following values:

- imm5<4:1> when imm5 = xxxx1
- imm5<4:2> when imm5 = xx10
- imm5<4:3> when imm5 = xx100

The encoding imm5 = xx000 is reserved.

Operation

```
CheckFPAdvSIMDEnabled64();
bits(idxdsize) operand = V[n];

X[d] = SignExtend(Elem[operand, index, esize], datasize);
```
C7.2.238   SMULL, SMULL2 (by element)

Signed Multiply Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The SMULL instruction extracts vector elements from the lower half of the first source register, while the SMULL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16 15 14 13</th>
<th>12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>0 0 1 1</td>
<td>1 1 size</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1 0 1 0 H</td>
<td>0</td>
</tr>
<tr>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

SMULL(2) <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsiz = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

type index = UInt(index);
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
intrinsic elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
  [absent] when Q = 0
  [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
  45 when size = 01
  2D when size = 10
The following encodings are reserved:
  • size = 00.
  • size = 11.
\(<V_n>\) Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<T_b>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- \(4H\) when \(size = 01, Q = 0\)
- \(8H\) when \(size = 01, Q = 1\)
- \(2S\) when \(size = 10, Q = 0\)
- \(4S\) when \(size = 10, Q = 1\)

The following encodings are reserved:
- \(size = 00, Q = x\).
- \(size = 11, Q = x\).

\(<V_m>\) Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

- \(0:Rm\) when \(size = 01\)
- \(M:Rm\) when \(size = 10\)

The following encodings are reserved:
- \(size = 00\).
- \(size = 11\).

Restricted to V0-V15 when element size \(<T_s>\) is H.

\(<T_s>\) Is an element size specifier, encoded in the "size" field. It can have the following values:

- \(H\) when \(size = 01\)
- \(S\) when \(size = 10\)

The following encodings are reserved:
- \(size = 00\).
- \(size = 11\).

\(<index>\) Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

- \(H:L:M\) when \(size = 01\)
- \(H:L\) when \(size = 10\)

The following encodings are reserved:
- \(size = 00\).
- \(size = 11\).

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
basis(idxsizg) operand2 = V[m];
basis(2*datasize) result;
integer element1;
integer element2;
basis(2*esize) product;

element2 = Int(Elem[operand2, index, esize], unsigned);
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  product = (element1*element2)<2*esize-1:0>;
  Elem[result, e, 2*esize] = product;

V[d] = result;
```
C7.2.239   SMULL, SMULL2 (vector)

Signed Multiply Long (vector). This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register.

The destination vector elements are twice as long as the elements that are multiplied.

The SMULL instruction extracts each source vector from the lower half of each source register, while the SMULL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>16 15 14 13 12 11 10  9</th>
<th>5  4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Rm</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Three registers, not all the same type variant**

SMULL[2] <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
```

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8H when size = 00, Q = 0
- 168 when size = 00, Q = 1
The encoding size = 11, Q = x is reserved.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    Elem[result, e, 2*esize] = (element1*element2)<2*esize-1:0>;

V[d] = result;
```
C7.2.240 SQABS

Signed saturating Absolute value. This instruction reads each vector element from the source SIMD&FP register, puts the absolute value of the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>size 1 0 0 0 0 0 0 1 1 1 0</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Scalar variant

SQABS <V><d>, <V><n>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean neg = ('U == '1');
```

Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0</td>
<td>size 1 0 0 0 0 0 0 1 1 1 0</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Vector variant

SQABS <Vd>.<T>, <Vn>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean neg = ('U == '1');
```

Assembler symbols

*<V>*

Is a width specifier, encoded in the "size" field. It can have the following values:

- B when size = 00
- H when size = 01
- S when size = 10
D  
  When size = 11

<\text{d}>  
  Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\text{n}>  
  Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<\text{Vd}>  
  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\text{T}>  
  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

\begin{itemize}
  \item 8B  
    \begin{itemize}
      \item when size = 00, Q = 0
    \end{itemize}
  \item 16B  
    \begin{itemize}
      \item when size = 00, Q = 1
    \end{itemize}
  \item 4H  
    \begin{itemize}
      \item when size = 01, Q = 0
    \end{itemize}
  \item 8H  
    \begin{itemize}
      \item when size = 01, Q = 1
    \end{itemize}
  \item 2S  
    \begin{itemize}
      \item when size = 10, Q = 0
    \end{itemize}
  \item 4S  
    \begin{itemize}
      \item when size = 10, Q = 1
    \end{itemize}
  \item 2D  
    \begin{itemize}
      \item when size = 11, Q = 0
    \end{itemize}
\end{itemize}

The encoding size = 11, Q = 0 is reserved.

<\text{Vn}>  
  Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\textbf{Operation for all encodings}

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean sat;

for e = 0 to elements-1
  element = SInt(Elem[operand, e, esize]);
  if neg then
    element = -element;
  else
    element = Abs(element);
  (Elem[result, e, esize], sat) = SignedSatQ(element, esize);
  if sat then FPSR.QC = '1';

V[d] = result;
\end{verbatim}
C7.2.241  SQADD

Signed saturating Add. This instruction adds the values of corresponding elements of the two source SIMD&FP registers, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
[31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
0 1 0 1 1 1 0 size 1 Rm 0 0 0 0 1 1 Rn 0 0 Rd
```

Scalar variant

SQADD <V><d>, <V><n>, <V><m>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
```

Vector

```
[31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
0 1 0 1 1 0 size 1 Rm 0 0 0 0 1 1 Rn 0 0 Rd
```

Vector variant

SQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
```

Assembler symbols

<
Is a width specifier, encoded in the "size" field. It can have the following values:

B when size = 00
H when size = 01
S when size = 10
D \quad \text{when size = 11}

\langle d \rangle \quad \text{Is the number of the SIMD\&FP destination register, in the "Rd" field.}

\langle n \rangle \quad \text{Is the number of the first SIMD\&FP source register, encoded in the "Rn" field.}

\langle m \rangle \quad \text{Is the number of the second SIMD\&FP source register, encoded in the "Rm" field.}

\langle Vd \rangle \quad \text{Is the name of the SIMD\&FP destination register, encoded in the "Rd" field.}

\langle T \rangle \quad \text{Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:}

- \text{8B when size = 00, Q = 0}
- \text{16B when size = 00, Q = 1}
- \text{4H when size = 01, Q = 0}
- \text{8H when size = 01, Q = 1}
- \text{2S when size = 10, Q = 0}
- \text{4S when size = 10, Q = 1}
- \text{2D when size = 11, Q = 1}

The encoding size = 11, Q = 0 is reserved.

\langle Vn \rangle \quad \text{Is the name of the first SIMD\&FP source register, encoded in the "Rn" field.}

\langle Vm \rangle \quad \text{Is the name of the second SIMD\&FP source register, encoded in the "Rm" field.}

\textbf{Operation for all encodings}

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer sum;
boolean sat;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    sum = element1 + element2;
    (Elem[result, e, esize], sat) = SatQ(sum, esize, unsigned);
    if sat then FPSR.QC = '1';

V[d] = result;
\end{verbatim}
C7.2.242  SQDMLAL, SQDMLAL2 (by element)

Signed saturating Doubling Multiply-Add Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, and accumulates the final results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQDMLAL instruction extracts vector elements from the lower half of the first source register, while the SQDMLAL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1</td>
<td>size</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>0 0 1 1</td>
<td>H</td>
<td>0</td>
</tr>
</tbody>
</table>

Scalar variant

SQDMLAL <Va><Gb>, <Vb><n>, <Vm>.<Ts>[<index>]

Decode for this encoding

```plaintext
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
integer part = 0;

boolean sub_op = (o2 == '1');
```

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 0 0 1 1 1 1</td>
<td>size</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>0 0 1 1</td>
<td>H</td>
<td>0</td>
</tr>
</tbody>
</table>

Vector variant

SQDMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
**Decode for this encoding**

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o2 == '1');

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
  [absent] when Q = 0
  [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
  4S when size = 01
  2D when size = 10

The following encodings are reserved:
  • size = 00.
  • size = 11.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
  2S when size = 10, Q = 0
  4S when size = 10, Q = 1

The following encodings are reserved:
  • size = 00, Q = x.
  • size = 11, Q = x.

<Va> Is the destination width specifier, encoded in the "size" field. It can have the following values:
  S when size = 01
  D when size = 10

The following encodings are reserved:
  • size = 00.
  • size = 11.
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in the "size" field. It can have the following values:

- H when size = 01
- S when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

- 0:Rm when size = 01
- M:Rm when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:

- H when size = 01
- S when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

- H:L:M when size = 01
- H:L when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(idxsize) operand2 = V[m];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
integer accum;
boolean sat1;
boolean sat2;

element2 = SInt(Elem[operand2, index, esize]);
for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    (product, sat1) = SignedSatQ(2 * element1 * element2, 2 * esize);
    if sub_op then
        accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);
    else
```
accum = SInt(Elem[operand3, e, 2+esize]) + SInt(product);
(Elem[result, e, 2+esize], sat2) = SignedSatQ(accum, 2 + esize);
if sat1 || sat2 then FPSR.QC = '1';
V[d] = result;
C7.2.243   SQDMLAL, SQDMLAL2 (vector)

Signed saturating Doubling Multiply-Add Long. This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, doubles the results, and accumulates the final results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQDMLAL instruction extracts each source vector from the lower half of each source register, while the SQDMLAL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 1 0 1 1 1 0 | size 1 | Rm 1 0 0 1 0 0 | Rn | Rd |
```

**Scalar variant**

SQDMLAL <Va><d>, <Vb><n>, <Vb><m>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '00' || size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
integer part = 0;
boolean sub_op = (o1 == '1');
```

**Vector**

```
| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 0 0 1 1 1 0 | size 1 | Rm 1 0 0 1 0 0 | Rn | Rd |
```

**Vector variant**

SQDMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '00' || size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
```
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[absent]</td>
<td>when Q = 0</td>
</tr>
<tr>
<td>[present]</td>
<td>when Q = 1</td>
</tr>
</tbody>
</table>

\[Vd\] Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\[Ta\] Is an arrangement specifier, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4S</td>
<td>when size = 01</td>
</tr>
<tr>
<td>2D</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

- size = 00.
- size = 11.

\[Vn\] Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\[Tb\] Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4H</td>
<td>when size = 01, Q = 0</td>
</tr>
<tr>
<td>8H</td>
<td>when size = 01, Q = 1</td>
</tr>
<tr>
<td>2S</td>
<td>when size = 10, Q = 0</td>
</tr>
<tr>
<td>4S</td>
<td>when size = 10, Q = 1</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

- size = 00, Q = x.
- size = 11, Q = x.

\[Vm\] Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

\[Va\] Is the destination width specifier, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>when size = 01</td>
</tr>
<tr>
<td>D</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

- size = 00.
- size = 11.

\[d\] Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\[Vb\] Is the source width specifier, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>when size = 01</td>
</tr>
<tr>
<td>S</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

- size = 00.
- size = 11.

\[n\] Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\[m\] Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2+esize) product;
integer accum;
boolean sat1;
boolean sat2;

for e = 0 to elements-1
  element1 = SInt(Elem[operand1, e, esize]);
  element2 = SInt(Elem[operand2, e, esize]);
  (product, sat1) = SignedSatQ(2 * element1 * element2, 2 * esize);
  if sub_op then
    accum = SInt(Elem[operand3, e, 2+esize]) - SInt(product);
  else
    accum = SInt(Elem[operand3, e, 2+esize]) + SInt(product);
  (Elem[result, e, 2+esize], sat2) = SignedSatQ(accum, 2 * esize);
  if sat1 || sat2 then FPSR.QC = '1';

V[d] = result;
C7.2.244  SQDMLSL, SQDMLSL2 (by element)

Signed saturating Doubling Multiply-Subtract Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, and subtracts the final results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQDMLSL instruction extracts vector elements from the lower half of the first source register, while the SQDMLSL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

| 31 30 29 28|27 26 25 24|23 22 21 20|19 | 16|15|14|13|12|11|10|9 | 5 | 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | size | L | M | Rm | 0 | 1 | 1 | H | 0 | Rn | Rd |

**Scalar variant**

SQDMLSL <Va><d>, <Vb><n>, <Vm><Ts>[<index>]

**Decode for this encoding**

```
integer idxdsz = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
    when '01' index = UInt(H:L:M); Rmhi = '0';
    when '10' index = UInt(H:L); Rmhi = M;
    otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
```

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
integer part = 0;

boolean sub_op = (o2 == '1');

**Vector**

| 31 30 29 28|27 26 25 24|23 22 21 20|19 | 16|15|14|13|12|11|10|9 | 5 | 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | Q | 0 | 0 | 1 | 1 | 1 | size | L | M | Rm | 0 | 1 | 1 | H | 0 | Rn | Rd |

**Vector variant**

SQDMLSL{2} <Vd>, <Ta>, <Vn>, <Tb>, <Vm>, <Ts>[<index>]
Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;

case size of
    when '01' index = UInt(H:L:M); Rmhi = '0';
    when '10' index = UInt(H:L); Rmhi = M;
otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o2 == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
4S when size = 01
2D when size = 10

The following encodings are reserved:
• size = 00.
• size = 11.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The following encodings are reserved:
• size = 00, Q = x.
• size = 11, Q = x.

<Va> Is the destination width specifier, encoded in the "size" field. It can have the following values:
S when size = 01
D when size = 10

The following encodings are reserved:
• size = 00.
• size = 11.
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in the "size" field. It can have the following values:

H when size = 01
S when size = 10

The following encodings are reserved:
- size = 00
- size = 11

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

0:Rm when size = 01
M:Rm when size = 10

The following encodings are reserved:
- size = 00
- size = 11

Restricted to V0-V15 when element size <Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:

H when size = 01
S when size = 10

The following encodings are reserved:
- size = 00
- size = 11

<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

H:L:M when size = 01
H:L when size = 10

The following encodings are reserved:
- size = 00
- size = 11

Operation for all encodings

\[
\text{CheckFPAdvSIMDEnabled64();}
\text{bits(datasize) operand1 = Vpart[n, part];}
\text{bits(idxsizedsize) operand2 = V[m];}
\text{bits(2*datasize) operand3 = V[d];}
\text{bits(2*datasize) result;}
\text{integer element1;}
\text{integer element2;}
\text{bits(2*esize) product;}
\text{integer accum;}
\text{boolean sat1;}
\text{boolean sat2;}
\]

\[
\text{element2 = SInt(Elem[operand2, index, esize]);}
\text{for } e = 0 \text{ to elements-1}
\text{element1 = SInt(Elem[operand1, e, esize]);}
\text{(product, sat1) = SignedSatQ(2 * element1 * element2, 2 * esize);}
\text{if sub_op then}
\text{accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);}
\text{else}
\]
accum = SInt(Elem(operand3, e, 2*esize)) + SInt(product);
(Elem(result, e, 2*esize), sat2) = SignedSatQ(accum, 2 * esize);
if sat1 || sat2 then FPSR.QC = '1';
V[d] = result;
C7.2.245 SQDMLSL, SQDMLSL2 (vector)

Signed saturating Doubling Multiply-Subtract Long. This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, doubles the results, and subtracts the final results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQDMLSL instruction extracts each source vector from the lower half of each source register, while the SQDMLSL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>0 1 0 1 1 1 0</th>
<th>size 1</th>
<th>Rm 1 0 1 1 0 0</th>
<th>Rn</th>
<th>Rd</th>
</tr>
</thead>
</table>

**Scalar variant**

SQDMLSL <Va><d>, <Vb><n>, <Vb><m>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '00' || size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
integer part = 0;

boolean sub_op = (o1 == '1');

**Vector**

<table>
<thead>
<tr>
<th>0 1 0 0 1 1 1 0</th>
<th>size 1</th>
<th>Rm 1 0 1 1 0 0</th>
<th>Rn</th>
<th>Rd</th>
</tr>
</thead>
</table>

**Vector variant**

SQDMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '00' || size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');

**Assembler symbols**

\[ 2 \]

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

\(<V_d>\)

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T_a>\)

Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 4S when size = 01
- 2D when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

\(<V_n>\)

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<T_b>\)

Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The following encodings are reserved:

- size = 00, Q = x.
- size = 11, Q = x.

\(<V_m>\)

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

\(<V_a>\)

Is the destination width specifier, encoded in the "size" field. It can have the following values:

- S when size = 01
- D when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

\(<d>\)

Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

\(<v_b>\)

Is the source width specifier, encoded in the "size" field. It can have the following values:

- H when size = 01
- S when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

\(<n>\)

Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<m>\)

Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
integer accum;
boolean sat1;
boolean sat2;

for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    element2 = SInt(Elem[operand2, e, esize]);
    (product, sat1) = SignedSatQ(2 * element1 * element2, 2 * esize);
    if sub_op then
        accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);
    else
        accum = SInt(Elem[operand3, e, 2*esize]) + SInt(product);
    (Elem[result, e, 2*esize], sat2) = SignedSatQ(accum, 2 * esize);
    if sat1 || sat2 then FPSR.QC = '1';

V[d] = result;
C7.2.246  SQDMULH (by element)

Signed saturating Doubling Multiply returning High half (by element). This instruction multiplies each vector element in the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see SQRDMULH (by element).

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1</td>
<td>size</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1 1 0</td>
<td>0</td>
</tr>
</tbody>
</table>

Scalar variant

SQDMULH <V><d>, <V><n>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
when '01' index = UInt(H:L:M); Rmhi = '0';
when '10' index = UInt(H:L); Rmhi = M;
otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

boolean round = (op == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1</td>
<td>size</td>
<td>L</td>
<td>M</td>
<td>Rm</td>
<td>1 1 0</td>
<td>0</td>
</tr>
</tbody>
</table>

Vector variant

SQDMULH <Vd>.<T>, <Vm>.<T>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
when '01' index = UInt(H:L:M); Rmhi = '0';
when '10' index = UInt(H:L); Rmhi = M;
otherwise UnallocatedEncoding();
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean round = (op == '1');

**Assembler symbols**

<\em>\text{V}<>\text{d} Is a width specifier, encoded in the "size" field. It can have the following values:

\begin{align*}
  H & \text{ when size} = 01 \\
  S & \text{ when size} = 10 \\
\end{align*}

The following encodings are reserved:

- size = 00.
- size = 11.

<\em>d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<\em>n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\em>Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\em>T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

\begin{align*}
  4H & \text{ when size} = 01, Q = 0 \\
  8H & \text{ when size} = 01, Q = 1 \\
  2S & \text{ when size} = 10, Q = 0 \\
  4S & \text{ when size} = 10, Q = 1 \\
\end{align*}

The following encodings are reserved:

- size = 00, Q = x.
- size = 11, Q = x.

<\em>Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\em>Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

\begin{align*}
  0:Rm & \text{ when size} = 01 \\
  M:Rm & \text{ when size} = 10 \\
\end{align*}

The following encodings are reserved:

- size = 00.
- size = 11.

Restricted to V0-V15 when element size \text{<Ts>} is H.

<\text{T}s> Is an element size specifier, encoded in the "size" field. It can have the following values:

\begin{align*}
  H & \text{ when size} = 01 \\
  S & \text{ when size} = 10 \\
\end{align*}

The following encodings are reserved:

- size = 00.
- size = 11.
<index> Is the element index, encoded in the "size:L:HM" field. It can have the following values:

- H:LM when size = 01
- H:L when size = 10

The following encodings are reserved:

- size = 00
- size = 11

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(dataSize) operand1 = V[n];
bits(idxsize) operand2 = V[m];
bits(dataSize) result;
integer round_const = if round then 1 << (esize - 1) else 0;
integer element1;
integer element2;
integer product;
boolean sat;
element2 = SInt(Elem[operand2, index, esize]);
for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    product = (2 * element1 * element2) + round_const;
    // The following only saturates if element1 and element2 equal -(2^(esize-1))
    (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
    if sat then FPSR.QC = '1';
V[d] = result;
```

C7.2.247  SQDMULH (vector)

Signed saturating Doubling Multiply returning High half. This instruction multiplies the values of corresponding elements of the two source SIMD&FP registers, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see SQRDMULH (vector).

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>size 1</td>
<td>Rm 1 0 1 1 0</td>
<td>1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

SQDMULH <V><cb>, <V><cn>, <V><cn>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' || size == '00' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean rounding = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 0 1 1 1 0</td>
<td>size 1</td>
<td>Rm 1 0 1 1 0</td>
<td>1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' || size == '00' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = datasize DIV esize;
boolean rounding = (U == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

H when size = 01
5 when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<d> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is an arrangement specifier, encoded in the "size-Q" field. It can have the following values:
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The following encodings are reserved:
- size = 00, Q = x.
- size = 11, Q = x.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer round_const = if rounding then 1 << (esize - 1) else 0;
integer element1;
integer element2;
integer product;
boolean sat;

for e = 0 to elements-1
  element1 = SInt(Elem[operand1, e, esize]);
  element2 = SInt(Elem[operand2, e, esize]);
  product = (2 * element1 * element2) + round_const;
  (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
  if sat then FPSR.QC = '1';

V[d] = result;
```
C7.2.248 SQDMULL, SQDMULL2 (by element)

Signed saturating Doubling Multiply Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the final results in a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQDMULL instruction extracts the first source vector from the lower half of the first source register, while the SQDMULL2 instruction extracts the first source vector from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 0 1 1 1 | size L M Rm | 1 0 1 1 | H 0 | Rn | Rd |
```

Scalar variant

SQDMULL <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]

Decode for this encoding

```
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
integer part = 0;
```

Vector

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 0 0 1 1 1 | size L M Rm | 1 0 1 1 | H 0 | Rn | Rd |
```

Vector variant

SQDMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

Decode for this encoding

```
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
when '01' index = UInt(H:L:M); Rmhi = '0';
when '10' index = UInt(H:L); Rmhi = M;
otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

**Assembler symbols**

2      Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd>    Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>    Is an arrangement specifier, encoded in the "size" field. It can have the following values:
4S      when size = 01
2D      when size = 10

The following encodings are reserved:
• size = 00.
• size = 11.

<Vn>    Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb>    Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
4H      when size = 01, Q = 0
8H      when size = 01, Q = 1
2S      when size = 10, Q = 0
4S      when size = 10, Q = 1

The following encodings are reserved:
• size = 00, Q = x.
• size = 11, Q = x.

<Va>    Is the destination width specifier, encoded in the "size" field. It can have the following values:
S       when size = 01
D       when size = 10

The following encodings are reserved:
• size = 00.
• size = 11.

<d>     Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<vb>    Is the source width specifier, encoded in the "size" field. It can have the following values:
H       when size = 01
S       when size = 10
The following encodings are reserved:
  • size = 00.
  • size = 11.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
  0:Rm  when size = 01
  M:Rm  when size = 10

The following encodings are reserved:
  • size = 00.
  • size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:
  H  when size = 01
  S  when size = 10

The following encodings are reserved:
  • size = 00.
  • size = 11.

<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:
  H:L:M  when size = 01
  H:L  when size = 10

The following encodings are reserved:
  • size = 00.
  • size = 11.

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = Vpart[n, part];
bits(indexsize) operand2 = V[m];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
boolean sat;

  element2 = SInt(Elem[operand2, index, esize]);
  for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    (product, sat) = SignedSatQ(2 * element1 * element2, 2 * esize);
    Elem[result, e, 2*esize] = product;
    if sat then FPSR.QC = '1';

  V[d] = result;
C7.2.249  SQDMULL, SQDMULL2 (vector)

Signed saturating Doubling Multiply Long. This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, doubles the results, places the final results in a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQDMULL instruction extracts each source vector from the lower half of each source register, while the SQDMULL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | size | 1 | Rm | 1 | 1 | 0 | 1 | 0 | Rn | 0 | Rd |
```

**Scalar variant**

SQDMULL <Va><d>, <Vb><n>, <Vb><m>

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);
m = UInt(Rm);
if size == '00' || size == '11' then ReservedValue();
esize = 8 << UInt(size);
datasize = esize;
elements = 1;
part = 0;
```

Vector

```
| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | size | 1 | Rm | 1 | 1 | 0 | 1 | 0 | Rn | 0 | Rd |
```

**Vector variant**

SQDMULL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);
m = UInt(Rm);
if size == '00' || size == '11' then ReservedValue();
esize = 8 << UInt(size);
datasize = esize;
elements = 64;
part = UInt(Q);
elements = datasize DIV esize;
```
Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

〈Vd〉 Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

〈Ta〉 Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 4S when size = 01
- 2D when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

〈Vn〉 Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

〈 Tb〉 Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The following encodings are reserved:

- size = 00, Q = x.
- size = 11, Q = x.

〈Vm〉 Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

〈Va〉 Is the destination width specifier, encoded in the "size" field. It can have the following values:

- S when size = 01
- D when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

〈d〉 Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

〈Vb〉 Is the source width specifier, encoded in the "size" field. It can have the following values:

- H when size = 01
- S when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

〈n〉 Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

〈m〉 Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
boolean sat;

for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    element2 = SInt(Elem[operand2, e, esize]);
    (product, sat) = SignedSatQ(2 * element1 * element2, 2 * esize);
    Elem[result, e, 2*esize] = product;
    if sat then FPSR.QC = '1';

V[d] = result;
C7.2.250 SQNEG

Signed saturating Negate. This instruction reads each vector element from the source SIMD&FP register, negates each value, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR_QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 1 1 1 1 1 0 | 1 0 0 0 0 0 1 1 1 0 | Rn | Rd |
```

**Scalar variant**

SQNEG <V><d>, <V><n>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean neg = (U == '1');
```

**Vector**

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 |
0 0 1 1 1 1 0 | 1 0 0 0 0 0 1 1 1 0 | Rn | Rd |
```

**Vector variant**

SQNEG <Vd>.<T>, <Vn>.<T>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean neg = (U == '1');
```

**Assembler symbols**

<Y> Is a width specifier, encoded in the "size" field. It can have the following values:

- B when size = 00
- H when size = 01
- S when size = 10
D     when size = 11

<d>  Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<n>  Is the number of the SIMD&FP source register, encoded in the "Rn" field.
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
     8B     when size = 00, Q = 0
     16B    when size = 00, Q = 1
     4H     when size = 01, Q = 0
     8H     when size = 01, Q = 1
     2S     when size = 10, Q = 0
     4S     when size = 10, Q = 1
     2D     when size = 11, Q = 1
     The encoding size = 11, Q = 0 is reserved.
<Vn>  Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean sat;

for e = 0 to elements-1
    element = SInt(Elem[operand, e, esize]);
    if neg then
        element = -element;
    else
        element = Abs(element);
    (Elem[result, e, esize], sat) = SignedSatQ(element, esize);
    if sat then FPSR.QC = '1';

V[d] = result;
### C7.2.251 SQRDMULH (by element)

Signed saturating Rounding Doubling Multiply returning High half (by element). This instruction multiplies each vector element in the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.

The results are rounded. For truncated results, see **SQMULH (by element)**.

If any of the results overflows, they are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Scalar

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 14|13|12|11 10 9 | 5 4 | 0 |
| 0 1 0 | 1 1 1 1 | size | L | M | Rm | 1 1 0 | 1 | H | 0 | Rn | Rd |

**Scalar variant**

SQRDMULH <V><d>, <V><n>, <Vm>.<Ts>[<index>]

**Decode for this encoding**

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean round = (op == '1');

#### Vector

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 14|13|12|11 10 9 | 5 4 | 0 |
| 0 Q 0 | 0 1 1 1 | size | L | M | Rm | 1 1 0 | 1 | H | 0 | Rn | Rd |

**Vector variant**

SQRDMULH <Vd>.<T>, <Vm>.<T>, <Vm>.<Ts>[<index>]

**Decode for this encoding**

integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
when '10' index = UInt(H:L); Rmhi = M;
otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);

integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean round = (op == '1');

Assembler symbols

<\V> Is a width specifier, encoded in the "size" field. It can have the following values:
   H when size = 01
   S when size = 10
The following encodings are reserved:
   • size = 00.
   • size = 11.

<\d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
   4H when size = 01, Q = 0
   8H when size = 01, Q = 1
   2S when size = 10, Q = 0
   4S when size = 10, Q = 1
The following encodings are reserved:
   • size = 00, Q = x.
   • size = 11, Q = x.

<\Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
   0:Rm when size = 01
   M:Rm when size = 10
The following encodings are reserved:
   • size = 00.
   • size = 11.
Restricted to V0-V15 when element size <\Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:
   H when size = 01
   S when size = 10
The following encodings are reserved:
   • size = 00.
   • size = 11.
<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

- H:L:M when size = 01
- H:L when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(idxsiz) operand2 = V[m];
bits(datasize) result;
integer round_const = if round then 1 << (esize - 1) else 0;
integer element1;
integer element2;
integer product;
boolean sat;

element2 = SInt(Elem[operand2, index, esize]);
for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    product = (2 * element1 * element2) + round_const;
    // The following only saturates if element1 and element2 equal -(2^(esize-1))
    (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
    if sat then FPSR.QC = '1';

V[d] = result;
```
C7.2.252 SQRDMULH (vector)

Signed saturating Rounding Doubling Multiply returning High half. This instruction multiplies the values of corresponding elements of the two source SIMD&FP registers, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.

The results are rounded. For truncated results, see SQDMULH (vector).

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
</tr>
<tr>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

SQRDMULH <V><d>, <V><n>, <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' || size == '00' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean rounding = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
<tr>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' || size == '00' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean rounding = (U == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

H when size = 01
The following encodings are reserved:

- size = 00
- size = 11

<s>
Is the number of the SIMD&FP destination register, in the "Rd" field.
</s>

<n>
Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
</n>

<m>
Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
</m>

<Vd>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
</Vd>

<T>
Is an arrangement specifier, encoded in the "size-Q" field. It can have the following values:

- 04H when size = 01, Q = 0
- 84H when size = 01, Q = 1
- 22S when size = 10, Q = 0
- 42S when size = 10, Q = 1

The following encodings are reserved:

- size = 00, Q = x
- size = 11, Q = x

<n>
Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
</n>

<m>
Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
</m>

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer round_const = if rounding then 1 << (esize - 1) else 0;
integer element1;
integer element2;
integer product;
boolean sat;
for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    element2 = SInt(Elem[operand2, e, esize]);
    product = (2 * element1 * element2) + round_const;
    (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
    if sat then FPSR.QC = '1';
V[d] = result;
```

C7.2.253  SQRSHL

Signed saturating Rounding Shift Left (register). This instruction takes each vector element in the first source SIMD&FP register, shifts it by a value from the least significant byte of the corresponding vector element of the second source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are rounded. For truncated results, see SQSHL (register).

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

\[
\begin{array}{c|c|c|c|c|c} 
0 & 1 & 0 & 1 & 1 & 0 \\
\hline
\text{size} & 1 & \text{Rm} & 0 & 1 & 0 \\
\end{array}
\]

Scalar variant

SQRSHL \(<V><d>, <V><n>, <V><m>

Decode for this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(\text{Rd}); \\
\text{integer } n &= \text{UInt}(\text{Rn}); \\
\text{integer } m &= \text{UInt}(\text{Rm}); \\
\text{integer esize} &= 8 \ll \text{UInt}(\text{size}); \\
\text{integer datasize} &= \text{esize}; \\
\text{integer elements} &= 1; \\
\text{boolean unsigned} &= (U == '1'); \\
\text{boolean rounding} &= (R == '1'); \\
\text{boolean saturating} &= (S == '1'); \\
\text{if } S == '0' \&\& \text{ size } != '11' \text{ then ReservedValue();}
\end{align*}
\]

Vector

\[
\begin{array}{c|c|c|c|c|c|c} 
0 & Q & 0 & 1 & 1 & 1 & 0 \\
\hline
\text{size} & 1 & \text{Rm} & 0 & 1 & 0 & 1 \\
\end{array}
\]

Vector variant

SQRSHL \(<Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(\text{Rd}); \\
\text{integer } n &= \text{UInt}(\text{Rn}); \\
\text{integer } m &= \text{UInt}(\text{Rm}); \\
\text{if } \text{size}:Q == '110' \text{ then ReservedValue();} \\
\text{integer esize} &= 8 \ll \text{UInt}(\text{size}); \\
\text{integer datasize} &= \text{if } Q == '1' \text{ then 128 else } 64; \\
\text{integer elements} &= \text{datasize} \div \text{esize}; \\
\text{boolean unsigned} &= (U == '1'); \\
\text{boolean rounding} &= (R == '1'); \\
\text{boolean saturating} &= (S == '1');
\end{align*}
\]
Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:
- B when size = 00
- H when size = 01
- S when size = 10
- D when size = 11

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

VN> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;

for e = 0 to elements-1
    shift = SInt(Elem[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1);   // 0 for left shift, 2^(n-1) for right shift
        element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
        if saturating then
            (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
            if sat then FPSR.QC = '1';
        else
            Elem[result, e, esize] = element<esize-1:0>;
    
V[d] = result;
SQRSHRN, SQRSHRN2

Signed saturating Rounded Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are signed integer values. The destination vector elements are half as long as the source vector elements. The results are rounded. For truncated results, see SQRSHRN, SQRSHRN2.

The SQRSHRN instruction writes the vector to the lower half of the destination register and clears the upper half, while the SQRSHRN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Scalar

| 31 30 29 28|27 26 25 24|23 22 | 19 18 |16|15|14|13|12|11|10| 9 | 5 | 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| U | immh | op |

**Scalar variant**

SQRSHRN <Vb><d>, <Va><n>, #<shift>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then ReservedValue();
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = esize;
integer elements = 1;
integer part = 0;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');

### Vector

| 31 30 29 28|27 26 25 24|23 22 | 19 18 |16|15|14|13|12|11|10| 9 | 5 | 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| U | immh | op |

**Vector variant**

SQRSHRN[2] <Vb><Tb>, <Vn><Ta>, #<shift>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then see "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper
 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have
  the following values:
  [absent] when Q = 0
  [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Tb> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
  8B when immh = 0001, Q = 0
  16B when immh = 0001, Q = 1
  4H when immh = 001x, Q = 0
  8H when immh = 001x, Q = 1
  2S when immh = 01xx, Q = 0
  4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:
  8H when immh = 0001
  4S when immh = 001x
  2D when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

<Vb> Is the destination width specifier, encoded in the "immh" field. It can have the following values:
  B when immh = 0001
  H when immh = 001x
  S when immh = 01xx

The following encodings are reserved:
  • immh = 0000.
  • immh = 1xxx.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.
</a> Is the source width specifier, encoded in the "immh" field. It can have the following values:
  H when immh = 0001
  S when immh = 001x
  D when immh = 01xx
The following encodings are reserved:

- $\text{immh} = 0000$
- $\text{immh} = 1xxx$

$n$ is the number of the first SIMD&FP source register, encoded in the "Rn" field.

$\text{shift}$

For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in the "immh:immb" field. It can have the following values:

- \(16-\text{UInt}(\text{immh:immb})\) when $\text{immh} = 0001$
- \(32-\text{UInt}(\text{immh:immb})\) when $\text{immh} = 001x$
- \(64-\text{UInt}(\text{immh:immb})\) when $\text{immh} = 01xx$

The following encodings are reserved:

- $\text{immh} = 0000$
- $\text{immh} = 1xxx$

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:

- \(16-\text{UInt}(\text{immh:immb})\) when $\text{immh} = 0001$
- \(32-\text{UInt}(\text{immh:immb})\) when $\text{immh} = 001x$
- \(64-\text{UInt}(\text{immh:immb})\) when $\text{immh} = 01xx$

See Advanced SIMD modified immediate on page C4-237 when $\text{immh} = 0000$.

The encoding $\text{immh} = 1xxx$ is reserved.

**Operation for all encodings**

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize*2) operand = V[n];
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
boolean sat;
for e = 0 to elements-1
  element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
  (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
  if sat then FPSR.QC = '1';
Vpart[d, part] = result;
```
C7.2.255  SQRSHRUN, SQRSHRUN2

Signed saturating Rounded Shift Right Unsigned Narrow (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, right shifts each value by an immediate value, saturates the result to an unsigned integer value that is half the original width, places the final result into a vector, and writes the vector to the destination SIMD&FP register. The results are rounded. For truncated results, see SQRSHRUN, SQRSHRUN2.

The SQRSHRUN instruction writes the vector to the lower half of the destination register and clears the upper half, while the SQRSHRUN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td>1 0 0 0</td>
<td>1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

SQRSHRUN <Vb><d>, <Va><n>, #<shift>

Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then ReservedValue();
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = esize;
integer elements = 1;
integer part = 0;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
```

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td>1 0 0 0</td>
<td>1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

SQRSHRUN(2) <Vb>,<Tb>, <Vn>,<Ta>, #<shift>

Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
```
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x. The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

- 8H when immh = 0001
- 4S when immh = 001x
- 2D when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000. The encoding immh = 1xxx is reserved.

<Vb> Is the destination width specifier, encoded in the "immh" field. It can have the following values:

- B when immh = 0001
- H when immh = 001x
- S when immh = 01xx

The following encodings are reserved:

- immh = 0000.
- immh = 1xxx.

<B> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in the "immh" field. It can have the following values:

- H when immh = 0001
- S when immh = 001x
- D when immh = 01xx

The following encodings are reserved:

- immh = 0000.
- immh = 1xxx.
<\text{n}> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\text{shift}> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in the "immh:immb" field. It can have the following values:

- (16-UInt(immh:immb)) when \text{immh} = 0001
- (32-UInt(immh:immb)) when \text{immh} = 001x
- (64-UInt(immh:immb)) when \text{immh} = 01xx

The following encodings are reserved:
- \text{immh} = 0000.
- \text{immh} = 1xxx.

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:

- (16-UInt(immh:immb)) when \text{immh} = 0001
- (32-UInt(immh:immb)) when \text{immh} = 001x
- (64-UInt(immh:immb)) when \text{immh} = 01xx

See \textit{Advanced SIMD modified immediate on page C4-237} when \text{immh} = 0000.

The encoding \text{immh} = 1xxx is reserved.

\textbf{Operation for all encodings}

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize*2) operand = V[n];
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
boolean sat;
for e = 0 to elements-1
  element = (SInt(Elem[operand, e, 2*esize]) + round_const) >> shift;
  (Elem[result, e, esize], sat) = UnsignedSatQ(element, esize);
  if sat then FPSR.QC = '1';
Vpart[d, part] = result;
\end{verbatim}
C7.2.256 SQSHL (immediate)

Signed saturating Shift Left (immediate). This instruction reads each vector element in the source SIMD&FP register, shifts each result by an immediate value, places the final result in a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see UQRSHL.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18 16</th>
<th>15 14 13</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1 0</td>
<td>l=0000</td>
<td>immb 0 1 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

SQSHL <V><d>, <V><n>, #<shift>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = esize;
integer elements = 1;

integer shift = UInt(immh:immb) - esize;

boolean src_unsigned;
boolean dst_unsigned;
case op:U of
  when '00' UnallocatedEncoding();
  when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
  when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
  when '11' src_unsigned = TRUE; dst_unsigned = TRUE;
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18 16</th>
<th>15 14 13</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 0</td>
<td>l=0000</td>
<td>immb 0 1 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

SQSHL <Vd>.<T>, <Vn>.<T>, #<shift>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
```
integer elements = datasize DIV esize;
integer shift = UInt(immh:immb) - esize;

boolean src_unsigned;
boolean dst_unsigned;

case op:U of
  when '00' UnallocatedEncoding();
  when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
  when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
  when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
  B when immh = 0001
  H when immh = 001x
  S when immh = 01xx
  D when immh = 1xxx
The encoding immh = 0000 is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
  8B when immh = 0001, Q = 0
  16B when immh = 0001, Q = 1
  4H when immh = 001x, Q = 0
  8H when immh = 001x, Q = 1
  2S when immh = 01xx, Q = 0
  4S when immh = 01xx, Q = 1
  2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the left shift amount, in the range 0 to the operand width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:
  (UInt(immh:immb)-8) when immh = 0001
  (UInt(immh:immb)-16) when immh = 001x
  (UInt(immh:immb)-32) when immh = 01xx
  (UInt(immh:immb)-64) when immh = 1xxx
The encoding immh = 0000 is reserved.
For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:
  (UInt(immh:immb)-8) when immh = 0001
  (UInt(immh:immb)-16) when immh = 001x
  (UInt(immh:immb)-32) when immh = 01xx
  (UInt(immh:immb)-64) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean sat;

for e = 0 to elements-1
    element = Int(Elem[operand, e, esize], src_unsigned) << shift;
    (Elem[result, e, esize], sat) = SatQ(element, esize, dst_unsigned);
    if sat then FPSR.QC = '1';

V[d] = result;
```
C7.2.257   SQSHL (register)

Signed saturating Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts each element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are truncated. For rounded results, see SQRSHL.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>size 1</td>
<td>Rm 0 1 0</td>
<td>0 1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

SQSHL <V><d>, <V><n>, <V><m>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' && size != '11' then ReservedValue();
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 0 1 1 1 0</td>
<td>size 1</td>
<td>Rm 0 1 0</td>
<td>0 1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

SQSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
```
Assembler symbols

<\V> is a width specifier, encoded in the "size" field. It can have the following values:

- B when size = 00
- H when size = 01
- S when size = 10
- D when size = 11

<\d> is the number of the SIMD&FP destination register, in the "Rd" field.

<\n> is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\Vd> is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\T> is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\Vn> is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\Vm> is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;

for e = 0 to elements-1
    shift = SInt(Elem[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
    element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
    if saturating then
        (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
        if sat then FPSR.QC = '1';
    else
        Elem[result, e, esize] = element<esize-1:0>;
    V[d] = result;
### C7.2.258 SQSHLU

Signed saturating Shift Left Unsigned (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, shifts each value by an immediate value, saturates the shifted result to an unsigned integer value, places the result in a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see UQRSHL.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

![Scalar Instruction Format](image)

**Scalar variant**

SQSHLU <V><d>, <V><n>, #<shift>

**Decode for this encoding**

```c
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = esize;
integer elements = 1;
integer shift = UInt(immh:immb) - esize;

boolean src_unsigned;
boolean dst_unsigned;
case op:U of
    when '00' UnallocatedEncoding();
    when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
    when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
    when '11' src_unsigned = TRUE; dst_unsigned = TRUE;
```

**Vector**

![Vector Instruction Format](image)

**Vector variant**

SQSHLU <Vd>.<T>, <Vn>.<T>, #<shift>

**Decode for this encoding**

```c
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
```
integer elements = datasize DIV esize;
integer shift = UInt(immh:immb) - esize;

boolean src_unsigned;
boolean dst_unsigned;
case op:U of
  when '00' UnallocatedEncoding();
  when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
  when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
  when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

**Assembler symbols**

\(<V>\) Is a width specifier, encoded in the "immh" field. It can have the following values:

- B when immh = 0001
- H when immh = 001x
- S when immh = 01xx
- D when immh = 1xxx

The encoding immh = 0000 is reserved.

\(<d>\) Is the number of the SIMD&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1
- 2D when immh = 1xxx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.

The encoding immh = 1xxx, Q = 0 is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\(<\text{shift}>\) For the scalar variant: is the left shift amount, in the range 0 to the operand width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:

- (UInt(immh:immb)-8) when immh = 0001
- (UInt(immh:immb)-16) when immh = 001x
- (UInt(immh:immb)-32) when immh = 01xx
- (UInt(immh:immb)-64) when immh = 1xxx

The encoding immh = 0000 is reserved.

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:

- (UInt(immh:immb)-8) when immh = 0001
- (UInt(immh:immb)-16) when immh = 001x
- (UInt(immh:immb)-32) when immh = 01xx
- (UInt(immh:immb)-64) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean sat;

for e = 0 to elements-1
    element = Int(Elem[operand, e, esize], src_unsigned) << shift;
    (Elem[result, e, esize], sat) = SatQ(element, esize, dst_unsigned);
    if sat then FPSR.QC = '1';

V[d] = result;
```
C7.2.259   SQSHRN, SQSHRN2

Signed saturating Shift Right Narrow (immediate). This instruction reads each vector element in the source
SIMD&FP register, right shifts and truncates each result by an immediate value, saturates each shifted result to a
value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper
half of the destination SIMD&FP register. All the values in this instruction are signed integer values. The destination
vector elements are half as long as the source vector elements. For rounded results, see SQRSRN, SQRSRN2.

The SQSHRN instruction writes the vector to the lower half of the destination register and clears the upper half, while
the SQSHRN2 instruction writes the vector to the upper half of the destination register without affecting the other bits
of the register.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

**Scalar variant**

**Decode for this encoding**

```plaintext
type d = UInt(Rd);
type n = UInt(Rn);

if immh == '0000' then ReservedValue();
if immh<3> == '1' then ReservedValue();
type esize = 8 << HighestSetBit(immh);
type elements = 1;
type part = 0;

type shift = (2 * esize) - UInt(immh:immb);
type round = (op == '1');
type unsigned = (U == '1');
```

**Vector**

**Vector variant**

**Decode for this encoding**

```plaintext
type d = UInt(Rd);
type n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
type esize = 8 << HighestSetBit(immh);
```
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
   [absent] when Q = 0
   [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Tb> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
   8B when immh = 0001, Q = 0
   16B when immh = 0001, Q = 1
   4H when immh = 001x, Q = 0
   8H when immh = 001x, Q = 1
   2S when immh = 01xx, Q = 0
   4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:
   8H when immh = 0001
   4S when immh = 001x
   2D when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

<Vb> Is the destination width specifier, encoded in the "immh" field. It can have the following values:
   B when immh = 0001
   H when immh = 001x
   S when immh = 01xx

The following encodings are reserved:
   • immh = 0000.
   • immh = 1xxx.

d  Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in the "immh" field. It can have the following values:
   H when immh = 0001
   S when immh = 001x
   D when immh = 01xx
The following encodings are reserved:

- \( \text{immh} = 0000 \).
- \( \text{immh} = 1xxx \).

\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<\text{shift}>\) For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in the "immh:immb" field. It can have the following values:

- \(16-\text{UInt}(\text{immh:immb})\) when \(\text{immh} = 0001\)
- \(32-\text{UInt}(\text{immh:immb})\) when \(\text{immh} = 001x\)
- \(64-\text{UInt}(\text{immh:immb})\) when \(\text{immh} = 01xx\)

The following encodings are reserved:

- \( \text{immh} = 0000 \).
- \( \text{immh} = 1xxx \).

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:

- \(16-\text{UInt}(\text{immh:immb})\) when \(\text{immh} = 0001\)
- \(32-\text{UInt}(\text{immh:immb})\) when \(\text{immh} = 001x\)
- \(64-\text{UInt}(\text{immh:immb})\) when \(\text{immh} = 01xx\)

See Advanced SIMD modified immediate on page C4-237 when \(\text{immh} = 0000\).

The encoding \( \text{immh} = 1xxx \) is reserved.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
b_bits(\text{datasize}\times2) \text{operand} = V[n];
b_bits(\text{datasize}) \text{result};
integer \text{round\_const} = \text{if round then } (1 \ll (\text{shift} - 1)) \text{ else } 0;
integer \text{element};
boolean \text{sat};

\text{for } e = 0 \text{ to elements}\_\text{-1}
\text{element} = (\text{Int}(\text{Elem}[\text{operand}, e, 2\times\text{esize}], \text{unsigned}) + \text{round\_const}) \ll \text{shift};
(\text{Elem}[\text{result}, e, \text{esize}], \text{sat}) = \text{SatQ}(\text{element, esize, unsigned});
\text{if sat then FPSCR.QC = '1'};

V_{\text{part}[d, part]} = \text{result};
```

C7.2.260 SQSHRUN, SQSHRUN2

Signed saturating Shift Right Unsigned Narrow (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, right shifts each value by an immediate value, saturated the result to an unsigned integer value that is half the original width, places the final result into a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see SQRSRUN, SQSHRUN2.

The SQSHRUN instruction writes the vector to the lower half of the destination register and clears the upper half, while the SQSHRUN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

[31 30 29 28 | 27 26 25 24 | 23 22 | 19 18 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 5 | 4 | 0]

Scalar variant

SQSHRUN <Vb><d>, <Va><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then ReservedValue();
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = esize;
integer elements = 1;
integer part = 0;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');

Vector

[31 30 29 28 | 27 26 25 24 | 23 22 | 19 18 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 5 | 4 | 0]

Vector variant

SQSHRUN{2} <Vd>.<Tb>, <Vn>.<Ta>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
8B when immh = 0001, Q = 0
16B when immh = 0001, Q = 1
4H when immh = 001x, Q = 0
8H when immh = 001x, Q = 1
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:
8H when immh = 0001
4S when immh = 001x
2D when immh = 01xx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

<Vb> Is the destination width specifier, encoded in the "immh" field. It can have the following values:
B when immh = 0001
H when immh = 001x
S when immh = 01xx
The following encodings are reserved:
• immh = 0000.
• immh = 1xxx.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in the "immh" field. It can have the following values:
H when immh = 0001
S when immh = 001x
D when immh = 01xx
The following encodings are reserved:
• immh = 0000.
• immh = 1xxx.
<Rn> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in the "immh:immb" field. It can have the following values:

(16-UInt(immh:immb)) when immh = 0001
(32-UInt(immh:immb)) when immh = 001x
(64-UInt(immh:immb)) when immh = 01xx

The following encodings are reserved:

• immh = 0000.
• immh = 1xxx.

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:

(16-UInt(immh:immb)) when immh = 0001
(32-UInt(immh:immb)) when immh = 001x
(64-UInt(immh:immb)) when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

The encoding immh = 1xxx is reserved.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize*2) operand = V[n];
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
boolean sat;
for e = 0 to elements-1
    element = (SInt(Elem[operand, e, 2*esize]) + round_const) >> shift;
    (Elem[result, e, esize], sat) = UnsignedSatQ(element, esize);
    if sat then FPSR.QC = '1';
Vpart[d, part] = result;
C7.2.261   SQSUB

Signed saturating Subtract. This instruction subtracts the element values of the second source SIMD&FP register from the corresponding element values of the first source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
</tbody>
</table>

Scalar variant

SQSUB <V><d>., <V><n>., <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
</tbody>
</table>

Vector variant

SQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

B   when size = 00
H   when size = 01
S   when size = 10
D when size = 11

<\text{d}> Is the number of the SIMD&FP destination register, in the "Rd" field.

<\text{n}> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\text{m}> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\text{Vd}> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\text{T}> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

\begin{itemize}
  \item 8B when size = 00, Q = 0
  \item 16B when size = 00, Q = 1
  \item 4H when size = 01, Q = 0
  \item 8H when size = 01, Q = 1
  \item 2S when size = 10, Q = 0
  \item 4S when size = 10, Q = 1
  \item 2D when size = 11, Q = 1
\end{itemize}

The encoding size = 11, Q = 0 is reserved.

<\text{Vn}> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\text{Vm}> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

\textbf{Operation for all encodings}

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer diff;
boolean sat;

for e = 0 to elements-1
           element1 = Int(Elem[operand1, e, esize], unsigned);
           element2 = Int(Elem[operand2, e, esize], unsigned);
           diff = element1 - element2;
           (Elem[result, e, esize], sat) = SatQ(diff, esize, unsigned);
           if sat then FPSR.QC = '1';

V[d] = result;
\end{verbatim}
C7.2.262 SQXTN, SQXTN2

Signed saturating extract Narrow. This instruction reads each vector element from the source SIMD&FP register, saturates the value to half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQXTN instruction writes the vector to the lower half of the destination register and clears the upper half, while the SQXTN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
0 1 0 1 1 1 0 size 1 0 0 0 0 1 0 1 0 1 0 1 0 Rn Rd
```

Scalar variant

SQXTN <Vb><d>, <Va><n>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
```

Vector

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 | 5 4 | 0 ]
0 Q 0 1 1 1 0 size 1 0 0 0 0 1 0 1 0 1 0 1 0 Rn Rd
```

Vector variant

SQXTN{2} <Vb>.<Tb>, <Vn>.<Ta>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
```
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
8H when size = 00
4S when size = 01
2D when size = 10

The encoding size = 11 is reserved.

<Vb> Is the destination width specifier, encoded in the "size" field. It can have the following values:
B when size = 00
H when size = 01
S when size = 10

The encoding size = 11 is reserved.

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Va> Is the source width specifier, encoded in the "size" field. It can have the following values:
H when size = 00
S when size = 01
D when size = 10

The encoding size = 11 is reserved.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand = V[n];
bits(datasize) result;
bits(2*esize) element;
boolean sat;
for e = 0 to elements-1 
    element = Elem[operand, e, 2*esize];
    (Elem[result, e, esize], sat) = SatQ(Int(element, unsigned), esize, unsigned);
    if sat then FPSR.QC = '1';

    Vpart[d, part] = result;
C7.2.263 SQXTUN, SQXTUN2

Signed saturating extract Unsigned Narrow. This instruction reads each signed integer value in the vector of the source SIMD&FP register, saturates the value to an unsigned integer value that is half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The SQXTUN instruction writes the vector to the lower half of the destination register and clears the upper half, while the SQXTUN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0</td>
<td>size 1 0 0 0 1 0 1 0</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

SQXTUN <Vb><cb>, <Va><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer part = 0;
integer elements = 1;

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 1 0</td>
<td>size 1 0 0 0 1 0 1 0</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

SQXTUN2 {2} <Vb>.<Tb>, <Vn>.<Ta>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
- [absent] when $Q = 0$
- [present] when $Q = 1$

$<Vd>$ Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

$<Tb>$ Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
- 8B when $size = 00, Q = 0$
- 16B when $size = 00, Q = 1$
- 4H when $size = 01, Q = 0$
- 8H when $size = 01, Q = 1$
- 2S when $size = 10, Q = 0$
- 4S when $size = 10, Q = 1$

The encoding $size = 11, Q = x$ is reserved.

$<Vn>$ Is the name of the SIMD&FP source register, encoded in the "Rn" field.

$<Ta>$ Is an arrangement specifier, encoded in the "size" field. It can have the following values:
- 8H when $size = 00$
- 4S when $size = 01$
- 2D when $size = 10$

The encoding $size = 11$ is reserved.

$<Vb>$ Is the destination width specifier, encoded in the "size" field. It can have the following values:
- B when $size = 00$
- H when $size = 01$
- S when $size = 10$

The encoding $size = 11$ is reserved.

$<d>$ Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

$<Va>$ Is the source width specifier, encoded in the "size" field. It can have the following values:
- H when $size = 00$
- S when $size = 01$
- D when $size = 10$

The encoding $size = 11$ is reserved.

$<n>$ Is the number of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand = V[n];
bits(datasize) result;
bits(2*esize) element;
boolean sat;
for e = 0 to elements-1
 element = Elem[operand, e, 2*esize];
(Elem[result, e, esize], sat) = UnsignedSatQ(SInt(element), esize);
if sat then FPSR.QC = '1';

Vpart[d, part] = result;
Signed Rounding Halving Add. This instruction adds corresponding signed integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are rounded. For truncated results, see SHADD.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

SRHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```plaintext
ingTEGER d = UInt(Rd);
ingTEGER n = UInt(Rn);
ingTEGER m = UInt(Rm);
if size == '11' then ReservedValue();
ingTEGER esize = 8 << UInt(size);
ingTEGER datasize = if Q == '1' then 128 else 64;
ingTEGER elements = datasize DIV esize;
boolean unsigned = (U == '1');
```

Assembler symbols

- `<Vd>` is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `8B` when size = 00, Q = 0
  - `16B` when size = 00, Q = 1
  - `4H` when size = 01, Q = 0
  - `8H` when size = 01, Q = 1
  - `2S` when size = 10, Q = 0
  - `4S` when size = 10, Q = 1
  - The encoding size = 11, Q = x is reserved.
- `<Vn>` is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
```
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  Elem[result, e, esize] = (element1+element2+1)<esize:1>;

V[d] = result;
C7.2.265   SRI

Shift Right and Insert (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each vector element by an immediate value, and inserts the result into the corresponding vector element in the destination SIMD&FP register such that the new zero bits created by the shift are not inserted but retain their existing value. Bits shifted out of the right of each vector element of the source register are lost.

The following figure shows an example of the operation of shift right by 3 for an 8-bit vector element.

Scalar

Scalar variant

SRI <V><d>, <V><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;

integer shift = (esize * 2) - UInt(immh:immb);

Vector

Vector variant

SRI <Vd>.<T>, <Vn>.<T>, #<shift>
Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer shift = (esize * 2) - UInt(immh:immb);

Assembler symbols

\(<V>\) Is a width specifier, encoded in the "immh" field. It can have the following values:
\[\]
D when immh = 1xxx
The encoding immh = 0xxx is reserved.
\[\]
\(<d>\) Is the number of the SIMD&FP destination register, in the "Rd" field.
\[\]
\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
\[\]
\(</d>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
\[\]
\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
\[\]
\(<T>\) Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
\[\]
8 when immh = 0001, Q = 0
16 when immh = 0001, Q = 1
4H when immh = 001x, Q = 0
8H when immh = 001x, Q = 1
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1
2D when immh = 1xxx, Q = 1
\[\]
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = 0 is reserved.
\[\]
\(</Vd>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.
\[\]
\(<shift>\) For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:
\[\]
(128-UInt(immh:immb)) when immh = 1xxx
The encoding immh = 0xxx is reserved.
For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:
\[\]
(16-UInt(immh:immb)) when immh = 0001
(32-UInt(immh:immb)) when immh = 001x
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
\[\]
Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2 = V[d];
bits(datasize) result;
bits(esize) mask = LSR(Ones(esize), shift);
bits(esize) shifted;

for e = 0 to elements-1
  shifted = LSR(Elem[operand, e, esize], shift);
  Elem[result, e, esize] = (Elem[operand2, e, esize] AND NOT(mask)) OR shifted;
  V[d] = result;
C7.2.266  

**SRSHL**

Signed Rounding Shift Left (register). This instruction takes each signed integer value in the vector of the first source SIMD&FP register, shifts it by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a rounding right shift. For a truncating shift, see **SSHLL**.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
<td>0 1 0</td>
<td>1 0</td>
<td>Rn</td>
<td>Rd</td>
</tr>
<tr>
<td>U</td>
<td>R</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Scalar variant**

SRSHL <V><d>, <V><n>, <V><m>

*Decode for this encoding*

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' && size != '11' then ReservedValue();
```

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 1 1 1 0</td>
<td>size</td>
<td>1</td>
<td>Rn</td>
<td>0 1 0</td>
<td>1 0</td>
</tr>
<tr>
<td>U</td>
<td>R</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Vector variant**

SRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

*Decode for this encoding*

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
```
Assembler symbols

<V>
Is a width specifier, encoded in the "size" field. It can have the following values:

- D when size = 11

The following encodings are reserved:

- size = 0x.
- size = 10.

<d>
Is the number of the SIMD&FP destination register, in the "Rd" field.

<n>
Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m>
Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>
Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<Vn>
Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>
Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bv<datasize> operand1 = V[n];
bv<datasize> operand2 = V[m];
bv<datasize> result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;

for e = 0 to elements-1
    shift = SInt(Elem[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1);   // 0 for left shift, 2^(n-1) for right shift
        element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
        if saturating then
            (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
            if sat then FPSR.QC = '1';
        else
            Elem[result, e, esize] = element<esize-1:0>;
    end

V[d] = result;
Signed Rounding Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, places the final result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are rounded. For truncated results, see SSRR.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
| 31 30 29 28| 27 26 25 24| 23 22 | 19 18 | 16|15 14 13 12|11 10 9 | 5 4 | 0 | 0 1 0 1 1 1 1 0 | !=0000 | immb | 0 0 0 1 0 0 1 | Rn | Rd |
|----------|----------|-------|-------|---|---------|------|----|----|-------------|-------|-------|
| U        | immhh    | o1 o0 |       |   |         |      |    |    |             |       |       |
```

**Scalar variant**

SRSHR <V><d>, <V><n>, #<shift>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
```

**Vector**

```
| 31 30 29 28| 27 26 25 24| 23 22 | 19 18 | 16|15 14 13 12|11 10 9 | 5 4 | 0 | 0 0 0 0 1 1 1 1 0 | !=0000 | immb | 0 0 0 1 0 0 1 | Rn | Rd |
|----------|----------|-------|-------|---|---------|------|----|----|-------------|-------|-------|
| U        | immhh    | o1 o0 |       |   |         |      |    |    |             |       |       |
```

**Vector variant**

SRSHR <Vd>.<T>, <Vn>.<T>, #<shift>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
```
Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
   D when immh = 1xxx
   The encoding immh = 0xxx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
   8B when immh = 0001, Q = 0
   16B when immh = 0001, Q = 1
   4H when immh = 001x, Q = 0
   8H when immh = 001x, Q = 1
   2S when immh = 01xx, Q = 0
   4S when immh = 01xx, Q = 1
   2D when immh = 1xxx, Q = 1

   See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
   The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:
   (128-UInt(immh:immb)) when immh = 1xxx
   The encoding immh = 0xxx is reserved.

   For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:
   (16-UInt(immh:immb)) when immh = 0001
   (32-UInt(immh:immb)) when immh = 001x
   (64-UInt(immh:immb)) when immh = 01xx
   (128-UInt(immh:immb)) when immh = 1xxx

   See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

Operation for all encodings

CheckFPAdSimDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2;
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;

operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
   element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
   Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;

V[d] = result;
C7.2.268  **SRSRA**

Signed Rounding Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are rounded. For truncated results, see SSRA.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Scalar

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1 0</td>
<td>1 0 0 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>U  immh</td>
<td>o1 o0</td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

SRSRA `<V><d>, <V><n>, #<shift>`

**Decode for this encoding**

```java
type integer d = UInt(Rd);
integer n = UInt(Rn);

if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
```

### Vector

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 1 0</td>
<td>1 0 0 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>U  immh</td>
<td>o1 o0</td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

SRSRA `<Vd>.<T>, <Vn>.<T>, #<shift>`

**Decode for this encoding**

```java
type integer d = UInt(Rd);
integer n = UInt(Rn);

if immh<3> != '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
```
Assembler symbols

\(<V>\) Is a width specifier, encoded in the "immh" field. It can have the following values:

- **D** when \(immh = 1xxx\)
  - The encoding \(immh = 0xxx\) is reserved.

\(<d>\) Is the number of the SIMD&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

- **8B** when \(immh = 0001, Q = 0\)
- **16B** when \(immh = 0001, Q = 1\)
- **4H** when \(immh = 001x, Q = 0\)
- **8H** when \(immh = 001x, Q = 1\)
- **2S** when \(immh = 01xx, Q = 0\)
- **4S** when \(immh = 01xx, Q = 1\)
- **2D** when \(immh = 1xxx, Q = 1\)

See Advanced SIMD modified immediate on page C4-237 when \(immh = 0000, Q = x\).

- The encoding \(immh = 1xxx, Q = 0\) is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\(<\text{shift}>\) For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:

- \((128-\text{UInt}(immh:immb))\) when \(immh = 1xxx\)
  - The encoding \(immh = 0xxx\) is reserved.

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:

- \((16-\text{UInt}(immh:immb))\) when \(immh = 0001\)
- \((32-\text{UInt}(immh:immb))\) when \(immh = 001x\)
- \((64-\text{UInt}(immh:immb))\) when \(immh = 01xx\)
- \((128-\text{UInt}(immh:immb))\) when \(immh = 1xxx\)

See Advanced SIMD modified immediate on page C4-237 when \(immh = 0000\).

Operation for all encodings

\[
\begin{align*}
\text{CheckFPAdvSIMDEnabled64}(); \\
\text{bits}(\text{datasize}) \text{ operand} &= V[n]; \\
\text{bits}(\text{datasize}) \text{ operand2}; \\
\text{bits}(\text{datasize}) \text{ result}; \\
\text{integer} \text{ round\_const} &= \text{if round then } (1 \ll (\text{shift} - 1)) \text{ else 0}; \\
\text{integer} \text{ element}; \\
\text{operand2} &= \text{if accumulate then } V[d] \text{ else } \text{Zeros}(); \\
\text{for } e &= 0 \text{ to elements-1} \\
\text{element} &= (\text{Int}([\text{Elem}[\text{operand}, e, \text{esize}], \text{unsigned}] + \text{round\_const}) \ll \text{shift}; \\
\text{Elem}[\text{result}, e, \text{esize}] &= \text{Elem}[\text{operand2}, e, \text{esize}] + \text{element}<\text{esize}-1:0>; \\
V[d] &= \text{result};
\end{align*}
\]
C7.2.269  SSHL

Signed Shift Left (register). This instruction takes each signed integer value in the vector of the first source SIMD&FP register, shifts each value by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a truncating right shift. For a rounding shift, see SRSHL.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size 1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rm</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rd</td>
</tr>
</tbody>
</table>

**Scalar variant**

SSHL <V><d>, <V><n>, <V><m>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' && size != '11' then ReservedValue();

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size 1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rm</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rd</td>
</tr>
</tbody>
</table>

**Vector variant**

SSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
Assembler symbols

\(<V>\) Is a width specifier, encoded in the "size" field. It can have the following values:
- 0 when size = 11

The following encodings are reserved:
- size = 0x.
- size = 10.

\(<d>\) Is the number of the SIMD&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<m>\) Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

\(<Vn>\) Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Vm>\) Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

```
checkfpadvsimdenabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;
for e = 0 to elements-1
    shift = sint(Element[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1);  // 0 for left shift, 2^(n-1) for right shift
        element = (int(Element[operand2, e, esize], unsigned) + round_const) << shift;
    if saturating then
        (Element[result, e, esize], sat) = satq(element, esize, unsigned);
        if sat then Fpsr.qc = '1';
    else
        Element[result, e, esize] = element<esize-1:0>;

V[d] = result;
```
C7.2.270 SSHLL, SSHLL2

Signed Shift Left Long (immediate). This instruction reads each vector element from the source SIMD&FP register, left shifts each vector element by the specified shift amount, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The SSHLL instruction extracts vector elements from the lower half of the source register, while the SSHLL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias SXTL, SXTL2. See Alias conditions for details of when each alias is preferred.

### Vector variant

SSHLL[2] <Vd>,<Ta>, <Vn>,<Tb>, #<shift>

### Decode for this encoding

```plaintext
d = Uint(Rd);
n = Uint(Rn);
if imm == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
datasize = 64;
p = Uint(Q);
elements = datasize DIV esize;
shift = Uint(immh:immb) - esize;
unsigned = (U == '1');
```

### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>SXTL, SXTL2</td>
<td>immh == '000' &amp; BitCount(immh) == 1</td>
</tr>
</tbody>
</table>

### Assembler symbols

- **2**
  - Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
    - [absent] when Q = 0
    - [present] when Q = 1
  - Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

- **<Vd>**
  - Is an arrangement specifier, encoded in the "immh" field. It can have the following values:
    - 8H when immh = 0001
    - 4S when immh = 001x
2D when immh = 01xx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

\(<Vn>\) is the name of the SIMD&FP source register, encoded in the "Rn" field.

\(<Tb>\) is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

\(<shift>\) is the left shift amount, in the range 0 to the source element width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:

- (UInt(immh:immb)-8) when immh = 0001
- (UInt(immh:immb)-16) when immh = 001x
- (UInt(immh:immb)-32) when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = Vpart[n, part];
bits(datasize*2) result;
integer element;
for e = 0 to elements-1
    element = Int(Elem[operand, e, esize], unsigned) << shift;
    Elem[result, e, 2*esize] = element<2*esize-1:0>;
V[d] = result;
```
C7.2.271  SSHR

Signed Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, places the final result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are truncated. For rounded results, see SRSHR.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1 0</td>
<td>=0000</td>
<td>immh 0 0 0 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

SSHR <V><d>, <V><n>, #<shift>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 1 1 1 0</td>
<td>=0000</td>
<td>immh 0 0 0 0 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

SSHR <Vd>.<T>, <Vn>.<T>, #<shift>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
```
Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
   D  when immh = 1xxx
   The encoding immh = 0xxx is reserved.
<d> Is the number of the SIMD&FP destination register, in the "Rd" field.
<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
   8B  when immh = 0001, Q = 0
   16B when immh = 0001, Q = 1
   4H  when immh = 001x, Q = 0
   8H  when immh = 001x, Q = 1
   2S  when immh = 01xx, Q = 0
   4S  when immh = 01xx, Q = 1
   2D  when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
   The encoding immh = 1xxx, Q = 0 is reserved.
<n> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:
   (128-UInt(immh:immb)) when immh = 1xxx
   The encoding immh = 0xxx is reserved.
   For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:
   (16-UInt(immh:immb)) when immh = 0001
   (32-UInt(immh:immb)) when immh = 001x
   (64-UInt(immh:immb)) when immh = 01xx
   (128-UInt(immh:immb)) when immh = 1xxx
   See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
b bits(datasize) operand = V[n];
b bits(datasize) operand2;
b bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;

operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
   element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
   Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
V[d] = result;
C7.2.272 SSRA

Signed Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are truncated. For rounded results, see SRSRA.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

Scalar variant

SSRA \textless V \textgreater <\textless d>, \textless V \textgreater <\textless n>, #\textless shift>  

\textbf{Decode for this encoding}

\begin{verbatim}
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
\end{verbatim}

Vector

Vector variant

SSRA \textless Vd>.<T>, \textless Vn>.<T>, #\textless shift>  

\textbf{Decode for this encoding}

\begin{verbatim}
integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
\end{verbatim}
Assembler symbols

<\V> Is a width specifier, encoded in the "immh" field. It can have the following values:

D when immh = 1xxx

The encoding immh = 0xxx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

8B when immh = 0001, Q = 0

16B when immh = 0001, Q = 1

4H when immh = 001x, Q = 0

8H when immh = 001x, Q = 1

2S when immh = 01xx, Q = 0

4S when immh = 01xx, Q = 1

2D when immh = 1xxx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.

The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:

(128-UInt(immh:immb)) when immh = 1xxx

The encoding immh = 0xxx is reserved.

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:

(16-UInt(immh:immb)) when immh = 0001

(32-UInt(immh:immb)) when immh = 001x

(64-UInt(immh:immb)) when immh = 01xx

(128-UInt(immh:immb)) when immh = 1xxx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2;
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;

operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
    Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
V[d] = result;
C7.2.273 SSUBL, SSUBL2

Signed Subtract Long. This instruction subtracts each vector element in the lower or upper half of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The destination vector elements are twice as long as the source vector elements.

The SSUBL instruction extracts each source vector from the lower half of each source register, while the SSUBL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

SSUBL{2} <Vd>,<Ta>, <Vn>,<Tb>, <Vm>,<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H when size = 00
4S when size = 01
2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8H when size = 00, Q = 0
16H when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  if sub_op then
    sum = element1 - element2;
  else
    sum = element1 + element2;
  Elem[result, e, 2*esize] = sum<2*esize-1:0>;

V[d] = result;
### C7.2.274 SSUBW, SSUBW2

Signed Subtract Wide. This instruction subtracts each vector element in the lower or upper half of the second source SIMD&FP register from the corresponding vector element in the first source SIMD&FP register, places the result in a vector, and writes the vector to the SIMD&FP destination register. All the values in this instruction are signed integer values.

The SSUBW instruction extracts the second source vector from the lower half of the second source register, while the SSUBW2 instruction extracts the second source vector from the upper half of the second source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 1 1 1 0</td>
<td>size 1</td>
<td>Rm 0 0 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
</tr>
</tbody>
</table>

#### Three registers, not all the same type variant

SSUBW(2) <Vd>..<Ta>, <Vn>..<Ta>, <Vm>..<Tb>

#### Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);

if size == '11' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = 64;
- integer part = UInt(Q);
- integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

#### Assembler symbols

- **2** Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
  - [absent] when Q = 0
  - [present] when Q = 1

- **<Vd>** Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

- **<Ta>** Is an arrangement specifier, encoded in the "size" field. It can have the following values:
  - 8H when size = 00
  - 4S when size = 01
  - 2D when size = 10

The encoding size = 11 is reserved.

- **<Vn>** Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

- **<Vm>** Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
b_bits(2*datasize) operand1 = V[n];
b_bits(datasize) operand2 = Vpart[m, part];
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, 2*esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    Elem[result, e, 2*esize] = sum<2*esize-1:0>;
V[d] = result;
```
C7.2.275    ST1 (multiple structures)

Store multiple single-element structures from one, two, three, or four registers. This instruction stores elements to memory from one, two, three, or four SIMD&FP registers, without interleaving. Every element of each register is stored.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

L   opcode

One register variant

Applies when opcode == 0111.

ST1 { <Vt>.<T> }, [<Xn|SP>]

Two registers variant

Applies when opcode == 1010.

ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]

Three registers variant

Applies when opcode == 0110.

ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]

Four registers variant

Applies when opcode == 0010.

ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

L   opcode

One register, immediate offset variant

Applies when Rm == 11111 && opcode == 0111.

ST1 { <Vt>.<T> }, [<Xn|SP>], <imm>

One register, register offset variant

Applies when Rm != 11111 && opcode == 0111.
ST1 \{ <Vt>.<T> \}, [<Xn|SP>], <Xm>

**Two registers, immediate offset variant**
Applies when \( Rm = 11111 \) \& opcode == 1010.

ST1 \{ <Vt>.<T>, <Vt2>.<T> \}, [<Xn|SP>], <imm>

**Two registers, register offset variant**
Applies when \( Rm != 11111 \) \& opcode == 1010.

ST1 \{ <Vt>.<T>, <Vt2>.<T> \}, [<Xn|SP>], <Xm>

**Three registers, immediate offset variant**
Applies when \( Rm = 11111 \) \& opcode == 0110.

ST1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>], <imm>

**Three registers, register offset variant**
Applies when \( Rm != 11111 \) \& opcode == 0110.

ST1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>], <Xm>

**Four registers, immediate offset variant**
Applies when \( Rm = 11111 \) \& opcode == 0010.

ST1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> \}, [<Xn|SP>], <imm>

**Four registers, register offset variant**
Applies when \( Rm != 11111 \) \& opcode == 0010.

ST1 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> \}, [<Xn|SP>], <Xm>

**Decode for all variants of this encoding**

integer \( t = \text{UInt}(Rt) \);
integer \( n = \text{UInt}(Rn) \);
integer \( m = \text{UInt}(Rm) \);
boolean \( wback = \text{TRUE} \);

**Assembler symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 1D when size = 11, Q = 0
- 2D when size = 11, Q = 1

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
<Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> For the one register, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

#8 when Q = 0
#16 when Q = 1

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

#16 when Q = 0
#32 when Q = 1

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

#24 when Q = 0
#48 when Q = 1

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

#32 when Q = 0
#64 when Q = 1

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared decode for all encodings**

```plaintext
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt; // number of iterations
integer selem; // structure elements

case opcode of
when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
otherwise UnallocatedEncoding();

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then ReservedValue();
```

**Operation for all encodings**

```plaintext
CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
    CheckSPAAlignment();
    address = SP;
```
else
  address = X[n];
offs = Zeros();
for r = 0 to rpt-1
  for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1
      rval = V[tt];
      if memop == MemOp_LOAD then
        Mem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
      V[tt] = rval;
      else // memop == MemOp_STORE
        Mem[address+offs, ebytes, AccType_VEC] = Mem[rval, e, esize];
      offs = offs + ebytes;
      tt = (tt + 1) MOD 32;
  if wback then
    if m != 31 then
      offs = X[m];
    if n == 31 then
      SP[] = address + offs;
    else
      X[n] = address + offs;
ST1 (single structure)

Store a single-element structure from one lane of one register. This instruction stores the specified element of a SIMD&FP register to memory.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

8-bit variant

Applies when opcode == 000.

ST1 { <Vt>.B }[<index>], [<Xn|SP>]

16-bit variant

Applies when opcode == 010 && size == x0.

ST1 { <Vt>.H }[<index>], [<Xn|SP>]

32-bit variant

Applies when opcode == 100 && size == 00.

ST1 { <Vt>.S }[<index>], [<Xn|SP>]

64-bit variant

Applies when opcode == 100 && S == 0 && size == 01.

ST1 { <Vt>.D }[<index>], [<Xn|SP>]

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

8-bit, immediate offset variant

Applies when Rm == 11111 && opcode == 000.

ST1 { <Vt>.B }[<index>], [<Xn|SP>], #1

8-bit, register offset variant

Applies when Rm != 11111 && opcode == 000.

ST1 { <Vt>.B }[<index>], [<Xn|SP>], <Xm>
16-bit, immediate offset variant
Applies when Rm == 11111 & opcode == 010 & size == x0.
ST1 { <Vt>.H }[<index>], [<Xn|SP>], #2

16-bit, register offset variant
Applies when Rm != 11111 & opcode == 010 & size == x0.
ST1 { <Vt>.H }[<index>], [<Xn|SP>], <Xm>

32-bit, immediate offset variant
Applies when Rm == 11111 & opcode == 100 & size == 00.
ST1 { <Vt>.S }[<index>], [<Xn|SP>], #4

32-bit, register offset variant
Applies when Rm != 11111 & opcode == 100 & size == 00.
ST1 { <Vt>.S }[<index>], [<Xn|SP>], <Xm>

64-bit, immediate offset variant
Applies when Rm == 11111 & opcode == 100 & S == 0 & size == 01.
ST1 { <Vt>.D }[<index>], [<Xn|SP>], #8

64-bit, register offset variant
Applies when Rm != 11111 & opcode == 100 & S == 0 & size == 01.
ST1 { <Vt>.D }[<index>], [<Xn|SP>], <Xm>

Decode for all variants of this encoding
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;

Assembler symbols
<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
<index> For the 8-bit variant: is the element index, encoded in "Q:S:size".
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".
For the 32-bit variant: is the element index, encoded in "Q:S".
For the 64-bit variant: is the element index, encoded in "Q".
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings
integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;
case scale of
when 3 
  // load and replicate
  if L == '0' || S == '1' then UnallocatedEncoding();
  scale = UInt(size);
  replicate = TRUE;
when 0
  index = UInt(Q:S:size);  // B[0-15]
when 1
  if size<0> == '1' then UnallocatedEncoding();
  index = UInt(Q:S:size<1>);  // H[0-7]
when 2
  if size<1> == '1' then UnallocatedEncoding();
  if size<0> == '0' then
    index = UInt(Q:S);  // S[0-3]
  else
    if S == '1' then UnallocatedEncoding();
    index = UInt(Q);  // D[0-1]
    scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
if replicate then
  // load and replicate to all elements
  for s = 0 to selem-1
    element = Mem[address+offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
    V[t] = Replicate(element, datasize DIV esize);
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
else
  // load/store one element per register
  for s = 0 to selem-1
    rval = V[t];
    if memop == MemOp_LOAD then
      // insert into one lane of 128-bit register
      Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
      V[t] = rval;
    else // memop == MemOp_STORE
      // extract from one lane of 128-bit register
      Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
      offs = offs + ebytes;
      t = (t + 1) MOD 32;
if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
SP[] = address + offs;
else
X[n] = address + offs;
ST2 (multiple structures)

Store multiple 2-element structures from two registers. This instruction stores multiple 2-element structures from two SIMD&FP registers to memory, with interleaving. Every element of each register is stored.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 0 1 1 0 0 0</td>
<td>0 0 0 0 0 0</td>
<td>1 0 0 0</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>
```

L opcode

No offset variant

ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]

Decode for this encoding

```java
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

Post-index

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0 0 1 1 0 0 0</td>
<td>0 0 0 0</td>
<td>size</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>
```

L opcode

Immediate offset variant

Applies when Rm = 11111.

ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>

Register offset variant

Applies when Rm != 11111.

ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>

Decode for all variants of this encoding

```java
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
boolean wback = TRUE;
```

Assembler symbols

```
<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
```
25 when size = 10, Q = 0
45 when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<\imm> Is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

#16 when Q = 0
#32 when Q = 1

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt; // number of iterations
integer selem; // structure elements

case opcode of
when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
when '0100' rpt = 3; selem = 3; // LD/ST3 (3 registers)
when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
otherwise UnallocatedEncoding();

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then ReservedValue();

Operation for all encodings

CheckFPAdvsSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];
offs = Zeros();
for r = 0 to rpt-1
    for e = 0 to elements-1
        tt = (t + r) MOD 32;
        for s = 0 to selem-1
            rval = V[tt];
            if memop == MemOp_LOAD then
                Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
V[tt] = rval;
else // memop == MemOp_STORE
    Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
offs = offs + ebytes;
tt = (tt + 1) MOD 32;

if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;
C7.2.278  ST2 (single structure)

Store single 2-element structure from one lane of two registers. This instruction stores a 2-element structure to memory from corresponding elements of two SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0 | Q | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | x | x | 0 | S | size | Rn | Rt |
| L | R | opcode |

8-bit variant

Applies when opcode == 000.

ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>]

16-bit variant

Applies when opcode == 010 && size == x0.

ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>]

32-bit variant

Applies when opcode == 100 && size == 00.

ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>]

64-bit variant

Applies when opcode == 100 && S == 0 && size == 01.

ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>]

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0 | Q | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | x | x | 0 | S | size | Rn | Rt |
| L | R | opcode |

8-bit, immediate offset variant

Applies when Rm == 11111 && opcode == 000.

ST2 { <Vt>.B, <Vt2>.B }[<index>], [Xn|SP>], #2

8-bit, register offset variant

Applies when Rm != 11111 && opcode == 000.

ST2 { <Vt>.B, <Vt2>.B }[<index>], [Xn|SP>], <Xm>
**16-bit, immediate offset variant**

Applies when \( Rm = 11111 \) && opcode == 010 && size == x0.

\[
\text{ST2} \{ \langle \text{Vt} \rangle., \langle \text{Vt2} \rangle.H \} [\langle \text{index} \rangle], \langle \text{Xn|SP} \rangle, #4
\]

**16-bit, register offset variant**

Applies when \( Rm != 11111 \) && opcode == 010 && size == x0.

\[
\text{ST2} \{ \langle \text{Vt} \rangle., \langle \text{Vt2} \rangle.H \} [\langle \text{index} \rangle], \langle \text{Xn|SP} \rangle, \langle \text{Xm} \rangle
\]

**32-bit, immediate offset variant**

Applies when \( Rm = 11111 \) && opcode == 100 && size == 00.

\[
\text{ST2} \{ \langle \text{Vt} \rangle.S, \langle \text{Vt2} \rangle.S \} [\langle \text{index} \rangle], \langle \text{Xn|SP} \rangle, #8
\]

**32-bit, register offset variant**

Applies when \( Rm != 11111 \) && opcode == 100 && size == 00.

\[
\text{ST2} \{ \langle \text{Vt} \rangle.S, \langle \text{Vt2} \rangle.S \} [\langle \text{index} \rangle], \langle \text{Xn|SP} \rangle, \langle \text{Xm} \rangle
\]

**64-bit, immediate offset variant**

Applies when \( Rm = 11111 \) && opcode == 100 && \( S == 0 \) && size == 01.

\[
\text{ST2} \{ \langle \text{Vt} \rangle.D, \langle \text{Vt2} \rangle.D \} [\langle \text{index} \rangle], \langle \text{Xn|SP} \rangle, #16
\]

**64-bit, register offset variant**

Applies when \( Rm != 11111 \) && opcode == 100 && \( S == 0 \) && size == 01.

\[
\text{ST2} \{ \langle \text{Vt} \rangle.D, \langle \text{Vt2} \rangle.D \} [\langle \text{index} \rangle], \langle \text{Xn|SP} \rangle, \langle \text{Xm} \rangle
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{integer } t &= \text{UInt}(Rt); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } m &= \text{UInt}(Rm); \\
\text{boolean } wback &= \text{TRUE};
\end{align*}
\]

**Assembler symbols**

- \( \langle \text{Vt} \rangle \): Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- \( \langle \text{Vt2} \rangle \): Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- \( \langle \text{index} \rangle \): For the 8-bit variant: is the element index, encoded in "Q:S:size". For the 16-bit variant: is the element index, encoded in "Q:S:size<1>". For the 32-bit variant: is the element index, encoded in "Q:S". For the 64-bit variant: is the element index, encoded in "Q".
- \( \langle \text{Xn|SP} \rangle \): Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- \( \langle \text{Xm} \rangle \): Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared decode for all encodings**

\[
\begin{align*}
\text{integer } \text{scale} &= \text{UInt}(\text{opcode}<2:1>); \\
\text{integer } \text{selem} &= \text{UInt}(\text{opcode}<0>:R) + 1; \\
\text{boolean } \text{replicate} &= \text{FALSE}; \\
\text{integer } \text{index} &= \text{ }
\end{align*}
\]
case scale of
when 3
    // load and replicate
    if L == '0' || S == '1' then UnallocatedEncoding();
    scale = UInt(size);
    replicate = TRUE;
when 0
    index = UInt(Q:S:size);  // B[0-15]
when 1
    if size<0> == '1' then UnallocatedEncoding();
    index = UInt(Q:S:size<1>);  // H[0-7]
when 2
    if size<1> == '1' then UnallocatedEncoding();
    if size<0> == '0' then
        index = UInt(Q:S);  // S[0-3]
    else
        if S == '1' then UnallocatedEncoding();
        index = UInt(Q);  // D[0-1]
        scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

offs = Zeros();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, AccType_VEC];
        // replicate to fill 128- or 64-bit register
        V[t] = Replicate(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t];
        if memop == MemOp_LOAD then
            // insert into one lane of 128-bit register
            Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
            V[t] = rval;
        else if memop == MemOp_STORE then
            // extract from one lane of 128-bit register
            Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
            offs = offs + ebytes;
            t = (t + 1) MOD 32;

if wback then
    if m != 31 then


offs = X[n];
if n == 31 then
  SP[] = address + offs;
else
  X[n] = address + offs;
### C7.2.279 ST3 (multiple structures)

Store multiple 3-element structures from three registers. This instruction stores multiple 3-element structures to memory from three SIMD&FP registers, with interleaving. Every element of each register is stored.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### No offset

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Rt</th>
<th>Rn</th>
<th>size</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

No offset variant

ST3 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>]

**Decode for this encoding**

- integer \( t = \text{UInt}(Rt); \)
- integer \( n = \text{UInt}(Rn); \)
- integer \( m = \text{integer}_\text{UNKNOWN}; \)
- boolean \( wback = \text{FALSE}; \)

**Post-index**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Rm</th>
<th>Rn</th>
<th>size</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Immediate offset variant

Applies when \( Rm = 11111. \)

ST3 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>], \(<\text{imm}>\)

Register offset variant

Applies when \( Rm \neq 11111. \)

ST3 \{ <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> \}, [<Xn|SP>], \(<Xm>\)

**Decode for all variants of this encoding**

- integer \( t = \text{UInt}(Rt); \)
- integer \( n = \text{UInt}(Rn); \)
- integer \( m = \text{UInt}(Rm); \)
- boolean \( wback = \text{TRUE}; \)

**Assembler symbols**

- \(<Vt>\) Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- \(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - \(8B\) when \( \text{size} = 00, Q = 0 \)
  - \(16B\) when \( \text{size} = 00, Q = 1 \)
  - \(4H\) when \( \text{size} = 01, Q = 0 \)
  - \(8H\) when \( \text{size} = 01, Q = 1 \)
C7 A64 Advanced SIMD and Floating-point Instruction Descriptions
C7.2 Alphabetical list of A64 floating-point and Advanced SIMD instructions

25 when \( \text{size} = 10, Q = 0 \)

45 when \( \text{size} = 10, Q = 1 \)

20 when \( \text{size} = 11, Q = 1 \)

The encoding \( \text{size} = 11, Q = 0 \) is reserved.

\(<\text{Vt}_2>\) Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

\(<\text{Vt}_3>\) Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

\(<\text{Xn}\mid\text{SP}>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<\text{imm}>\) Is the post-index immediate offset, encoded in the "Q" field. It can have the following values:

\#24 when \( Q = 0 \)

\#48 when \( Q = 1 \)

\(<\text{Xm}>\) Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared decode for all encodings**

\[\text{MemOp memop} = \text{if } L = '1' \text{ then } \text{MemOp\_LOAD} \text{ else } \text{MemOp\_STORE};\]

\[\text{integer datasize} = \text{if } Q = '1' \text{ then } 128 \text{ else } 64;\]

\[\text{integer esize} = 8 << \text{UInt(size)};\]

\[\text{integer elements} = \text{datasize DIV esize};\]

\[\text{integer rpt}; \quad // \text{number of iterations}\]

\[\text{integer selen}; \quad // \text{structure elements}\]

\[\text{case opcode of}\]

\[\quad \text{when } '0000' \text{ rpt} = 1; \text{ selen} = 4; \quad // \text{LD/ST4 (4 registers)}\]

\[\quad \text{when } '0010' \text{ rpt} = 4; \text{ selen} = 1; \quad // \text{LD/ST1 (4 registers)}\]

\[\quad \text{when } '0100' \text{ rpt} = 1; \text{ selen} = 3; \quad // \text{LD/ST3 (3 registers)}\]

\[\quad \text{when } '0110' \text{ rpt} = 3; \text{ selen} = 1; \quad // \text{LD/ST1 (3 registers)}\]

\[\quad \text{when } '0111' \text{ rpt} = 1; \text{ selen} = 1; \quad // \text{LD/ST1 (1 register)}\]

\[\quad \text{when } '1000' \text{ rpt} = 1; \text{ selen} = 2; \quad // \text{LD/ST2 (2 registers)}\]

\[\quad \text{when } '1010' \text{ rpt} = 2; \text{ selen} = 1; \quad // \text{LD/ST1 (2 registers)}\]

\[\quad \text{otherwise UnallocatedEncoding}();\]

\[\quad // .1D format only permitted with LD1 & ST1\]

\[\quad \text{if } \text{size\_Q} = '110' \text{ && } \text{selen} =! 1 \text{ then ReservedValue}();\]

**Operation for all encodings**

\[\text{CheckFPAdvSIMDEnabled64}();\]

\[\text{bits(64)} \text{ address};\]

\[\text{bits(64)} \text{ offs};\]

\[\text{bits(\text{datasize}) rval};\]

\[\text{integer e, r, s, tt};\]

\[\text{constant integer ebytes} = \text{esize DIV 8};\]

\[\text{if } n == 31 \text{ then}\]

\[\quad \text{CheckSPA1ignment}();\]

\[\quad \text{address} = \text{SP}[];\]

\[\text{else}\]

\[\quad \text{address} = \text{X}[n];\]

\[\text{offs} = \text{Zeros}();\]

\[\text{for } r = 0 \text{ to rpt-1}\]

\[\quad \text{for } e = 0 \text{ to elements-1}\]

\[\quad \quad \text{tt} = (t + r) \text{ MOD 32};\]

\[\quad \quad \text{for } s = 0 \text{ to selen-1}\]

\[\quad \quad \quad \text{rval} = V[tt];\]
if memop == MemOp_LOAD then
    Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
    V[tt] = rval;
else // memop == MemOp_STORE
    Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
offs = offs + ebytes;
    tt = (tt + 1) MOD 32;
if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;
C7.2.280  ST3 (single structure)

Store single 3-element structure from one lane of three registers. This instruction stores a 3-element structure to memory from corresponding elements of three SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

8-bit variant

Applies when opcode == 001.


16-bit variant

Applies when opcode == 011 && size == x0.

ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>]

32-bit variant

Applies when opcode == 101 && size == 00.

ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>]

64-bit variant

Applies when opcode == 101 && S == 0 && size == 01.

ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>]

Decode for all variants of this encoding

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;

Post-index

8-bit, immediate offset variant

Applies when Rm == 11111 & opcode == 001.

ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [Xn|SP], #3

8-bit, register offset variant

Applies when Rm != 11111 & opcode == 001.

ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [Xn|SP], <Xm>
16-bit, immediate offset variant
Applies when \( Rm = 11111 \) \&\& opcode == 011 \&\& size == x0.
\[
\text{ST3 } \{ <Vt>.H, <Vt2>.H, <Vt3>.H \}[<index>], [<Xn|SP>], #6
\]

16-bit, register offset variant
Applies when \( Rm != 11111 \) \&\& opcode == 011 \&\& size == x0.
\[
\text{ST3 } \{ <Vt>.H, <Vt2>.H, <Vt3>.H \}[<index>], [<Xn|SP>], <Xm>
\]

32-bit, immediate offset variant
Applies when \( Rm == 11111 \) \&\& opcode == 101 \&\& size == 00.
\[
\text{ST3 } \{ <Vt>.S, <Vt2>.S, <Vt3>.S \}[<index>], [<Xn|SP>], #12
\]

32-bit, register offset variant
Applies when \( Rm != 11111 \) \&\& opcode == 101 \&\& size == 00.
\[
\text{ST3 } \{ <Vt>.S, <Vt2>.S, <Vt3>.S \}[<index>], [<Xn|SP>], <Xm>
\]

64-bit, immediate offset variant
Applies when \( Rm == 11111 \) \&\& opcode == 101 \&\& S == 0 \&\& size == 01.
\[
\text{ST3 } \{ <Vt>.D, <Vt2>.D, <Vt3>.D \}[<index>], [<Xn|SP>], #24
\]

64-bit, register offset variant
Applies when \( Rm != 11111 \) \&\& opcode == 101 \&\& S == 0 \&\& size == 01.
\[
\text{ST3 } \{ <Vt>.D, <Vt2>.D, <Vt3>.D \}[<index>], [<Xn|SP>], <Xm>
\]

Decode for all variants of this encoding
\[
\text{integer } t = \text{UInt}(Rt); \\
\text{integer } n = \text{UInt}(Rn); \\
\text{integer } m = \text{UInt}(Rm); \\
\text{boolean } \text{wback} = \text{TRUE};
\]

Assembler symbols

\(<Vt>\) Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

\(<Vt2>\) Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

\(<Vt3>\) Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

\(<\text{index}>\) For the 8-bit variant: is the element index, encoded in "Q:S:size".
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".
For the 32-bit variant: is the element index, encoded in "Q:S".
For the 64-bit variant: is the element index, encoded in "Q".

\(<\text{Xn}\text{|SP}>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<Xm>\) Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.
Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
   when 3
      // load and replicate
      if L == '0' || S == '1' then UnallocatedEncoding();
      scale = UInt(size);
      replicate = TRUE;
   when 0
      index = UInt(Q:S:size);    // B[0-15]
   when 1
      if size<0> == '1' then UnallocatedEncoding();
      index = UInt(Q:S:size<1>);    // H[0-7]
   when 2
      if size<1> == '1' then UnallocatedEncoding();
      if size<0> == '0' then
         index = UInt(Q:S);    // S[0-3]
      else
         if S == '1' then UnallocatedEncoding();
         index = UInt(Q);    // D[0-1]
      scale = 3;
     
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
   CheckSPAlignment();
   address = SP[];
else
   address = X[n];

offs = Zeros();
if replicate then
   // load and replicate to all elements
   for s = 0 to selem-1
      element = Mem[address+offs, ebytes, AccType_VEC];
      // replicate to fill 128- or 64-bit register
      V[t] = Replicate(element, datasize DIV esize);
      offs = offs + ebytes;
      t = (t + 1) MOD 32;
else
   // load/store one element per register
   for s = 0 to selem-1
      rval = V[t];
      if memop == MemOp_LOAD then
         // insert into one lane of 128-bit register
         Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
         V[t] = rval;
      else
         // memop == MemOp_STORE
         // extract from one lane of 128-bit register
Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;

if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[0] = address + offs;
  else
    X[n] = address + offs;
C7.2.281  ST4 (multiple structures)

Store multiple 4-element structures from four registers. This instruction stores multiple 4-element structures to memory from four SIMD&FP registers, with interleaving. Every element of each register is stored.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

No offset

\[
\begin{array}{c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c} 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 10 & 9 & 5 & 4 & 0 \\ \hline 0 & Q & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \text{size} & Rn & Rt \end{array}
\]

No offset variant

ST4 { \langle Vt\rangle.<T>, \langle Vt2\rangle.<T>, \langle Vt3\rangle.<T>, \langle Vt4\rangle.<T> }, [\langle Xn\rangle|SP]

Decode for this encoding

\[
\begin{align*}
\text{integer } t &= \text{UInt(Rt)}; \\
\text{integer } n &= \text{UInt(Rn)}; \\
\text{integer } m &= \text{integer UNKNOWN}; \\
\text{boolean }\ wback &= \text{FALSE};
\end{align*}
\]

Post-index

\[
\begin{array}{c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c} 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 10 & 9 & 5 & 4 & 0 \\ \hline 0 & Q & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & \text{size} & Rn & Rt \end{array}
\]

Immediate offset variant

Applies when \( Rm = 11111. \)

ST4 { \langle Vt\rangle.<T>, \langle Vt2\rangle.<T>, \langle Vt3\rangle.<T>, \langle Vt4\rangle.<T> }, [\langle Xn\rangle|SP], <imm>

Register offset variant

Applies when \( Rm \neq 11111. \)

ST4 { \langle Vt\rangle.<T>, \langle Vt2\rangle.<T>, \langle Vt3\rangle.<T>, \langle Vt4\rangle.<T> }, [\langle Xn\rangle|SP], <Xm>

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } t &= \text{UInt(Rt)}; \\
\text{integer } n &= \text{UInt(Rn)}; \\
\text{integer } m &= \text{UInt(Rm)}; \\
\text{boolean }\ wback &= \text{TRUE};
\end{align*}
\]

Assembler symbols

\[
\begin{align*}
\langle Vt\rangle & \quad \text{Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.} \\
\langle T\rangle & \quad \text{Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:}
\end{align*}
\]

\[
\begin{align*}
8B & \quad \text{when } size = 00, Q = 0 \\
16B & \quad \text{when } size = 00, Q = 1 \\
4H & \quad \text{when } size = 01, Q = 0 \\
8H & \quad \text{when } size = 01, Q = 1
\end{align*}
\]
when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1
The encoding size = 11, Q = 0 is reserved.

<vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
<vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
<vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm> Is the post-index immediate offset, encoded in the "Q" field. It can have the following values:
#32 when Q = 0
#64 when Q = 1
<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared decode for all encodings

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << UInt(size);
integer elements = datasize DIV esize;

integer rpt; // number of iterations
integer selem; // structure elements

case opcode of
  when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
  when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
  when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
  when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
  when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
  when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
  when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
  otherwise UnallocatedEncoding();

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then ReservedValue();

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
for r = 0 to rpt-1
  for e = 0 to elements-1
    tt = (t + r) MOD 32;
    for s = 0 to selem-1

2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1
The encoding size = 11, Q = 0 is reserved.
rval = V[tt];
if memop == MemOp_LOAD then
    Elem[rval, e, esize] = Mem[address+offs, ebytes, AccType_VEC];
    V[tt] = rval;
else // memop == MemOp_STORE
    Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
offs = offs + ebytes;
end // memop

tt = (tt + 1) MOD 32;

if wback then
    if m != 31 then
        offs = X[m];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n] = address + offs;
end // wback
C7.2.282 ST4 (single structure)

Store single 4-element structure from one lane of four registers. This instruction stores a 4-element structure to memory from corresponding elements of four SIMD&FP registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**No offset**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>L</td>
<td>R</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**8-bit variant**

Applies when opcode == 001.


**16-bit variant**

Applies when opcode == 011 && size == x0.


**32-bit variant**

Applies when opcode == 101 && size == 00.


**64-bit variant**

Applies when opcode == 101 && S == 0 && size == 01.


**Decode for all variants of this encoding**

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
```

**Post-index**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>L</td>
<td>R</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**8-bit, immediate offset variant**

Applies when Rm == 11111 && opcode == 001.


**8-bit, register offset variant**

Applies when Rm != 11111 && opcode == 001.

**16-bit, immediate offset variant**

Applies when \( Rm == 11111 \) \&\& \( \text{opcode} == 011 \) \&\& \( \text{size} == x0 \).

\[
\text{ST4} \{ \langle Vt \rangle.H, \langle Vt2 \rangle.H, \langle Vt3 \rangle.H, \langle Vt4 \rangle.H \} [\langle \text{index} \rangle], [\langle Xn|SP \rangle], \#8
\]

**16-bit, register offset variant**

Applies when \( Rm != 11111 \) \&\& \( \text{opcode} == 011 \) \&\& \( \text{size} == x0 \).

\[
\text{ST4} \{ \langle Vt \rangle.H, \langle Vt2 \rangle.H, \langle Vt3 \rangle.H, \langle Vt4 \rangle.H \} [\langle \text{index} \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle
\]

**32-bit, immediate offset variant**

Applies when \( Rm == 11111 \) \&\& \( \text{opcode} == 101 \) \&\& \( \text{size} == 00 \).

\[
\text{ST4} \{ \langle Vt \rangle.S, \langle Vt2 \rangle.S, \langle Vt3 \rangle.S, \langle Vt4 \rangle.S \} [\langle \text{index} \rangle], [\langle Xn|SP \rangle], \#16
\]

**32-bit, register offset variant**

Applies when \( Rm != 11111 \) \&\& \( \text{opcode} == 101 \) \&\& \( \text{size} == 00 \).

\[
\text{ST4} \{ \langle Vt \rangle.S, \langle Vt2 \rangle.S, \langle Vt3 \rangle.S, \langle Vt4 \rangle.S \} [\langle \text{index} \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle
\]

**64-bit, immediate offset variant**

Applies when \( Rm == 11111 \) \&\& \( \text{opcode} == 101 \) \&\& \( S == 0 \) \&\& \( \text{size} == 01 \).

\[
\text{ST4} \{ \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D, \langle Vt4 \rangle.D \} [\langle \text{index} \rangle], [\langle Xn|SP \rangle], \#32
\]

**64-bit, register offset variant**

Applies when \( Rm != 11111 \) \&\& \( \text{opcode} == 101 \) \&\& \( S == 0 \) \&\& \( \text{size} == 01 \).

\[
\text{ST4} \{ \langle Vt \rangle.D, \langle Vt2 \rangle.D, \langle Vt3 \rangle.D, \langle Vt4 \rangle.D \} [\langle \text{index} \rangle], [\langle Xn|SP \rangle], \langle Xm \rangle
\]

**Decode for all variants of this encoding**

\[
\text{integer } t = \text{UInt}(Rt);
\text{integer } n = \text{UInt}(Rn);
\text{integer } m = \text{UInt}(Rm);
\text{boolean } wback = \text{TRUE};
\]

**Assembler symbols**

\(<\text{Vt}>\quad\text{Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.}\)

\(<\text{Vt2}>\quad\text{Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.}\)

\(<\text{Vt3}>\quad\text{Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.}\)

\(<\text{Vt4}>\quad\text{Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.}\)

\(<\text{index}>\quad\text{For the 8-bit variant: is the element index, encoded in "Q:S:size".}\)

\(\text{For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".}\)

\(\text{For the 32-bit variant: is the element index, encoded in "Q:S".}\)

\(\text{For the 64-bit variant: is the element index, encoded in "Q".}\)

\(<\text{Xn}|\text{SP}>\quad\text{Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.}\)

\(<\text{Xm}>\quad\text{Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.}\)
Shared decode for all encodings

integer scale = UInt(opcode<2:1>);
integer selem = UInt(opcode<0>R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
  when 3
    // load and replicate
    if L == '0' || S == '1' then UnallocatedEncoding();
    scale = UInt(size);
    replicate = TRUE;
  when 0
    index = UInt(Q:S:size);    // B[0-15]
  when 1
    if size<0> == '1' then UnallocatedEncoding();
    index = UInt(Q:S:size<1>);    // H[0-7]
  when 2
    if size<1> == '1' then UnallocatedEncoding();
    if size<0> == '0' then
      index = UInt(Q:S);    // S[0-3]
    else
      if S == '1' then UnallocatedEncoding();
      index = UInt(Q);    // D[0-1]
      scale = 3;

MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];
offs = Zeros();
if replicate then
  // load and replicate to all elements
  for s = 0 to selem-1
    element = Mem[address+offs, ebytes, AccType_VEC];
    // replicate to fill 128- or 64-bit register
    V[t] = Replicate(element, datasize DIV esize);
    offs = offs + ebytes;
    t = (t + 1) MOD 32;
else
  // load/store one element per register
  for s = 0 to selem-1
    rval = V[t];
    if memop == MemOp_LOAD then
      // insert into one lane of 128-bit register
      Elem[rval, index, esize] = Mem[address+offs, ebytes, AccType_VEC];
      V[t] = rval;
    else // memop == MemOp_STORE
      // extract from one lane of 128-bit register

Mem[address+offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
offs = offs + ebytes;
t = (t + 1) MOD 32;

if wback then
  if m != 31 then
    offs = X[m];
  if n == 31 then
    SP[] = address + offs;
  else
    X[n] = address + offs;
C7.2.283   STNP (SIMD&FP)

Store Pair of SIMD&FP registers, with Non-temporal hint. This instruction stores a pair of SIMD&FP registers to memory, issuing a hint to the memory system that the access is non-temporal. The address used for the store is calculated from an address from a base register value and an immediate offset. For information about non-temporal pair instructions, see *Load/Store SIMD and Floating-point Non-temporal pair on page C3-154.*

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

32-bit variant

Applies when `opc == 00`.

STNP <St1>, <St2>, [<Xn|SP>{, #<imm>}]  

64-bit variant

Applies when `opc == 01`.

STNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]  

128-bit variant

Applies when `opc == 10`.

STNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]  

*Decode for all variants of this encoding*

// Empty.

*Assembler symbols*

- `<Dt1>`: Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- `<Dt2>`: Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- `<Qt1>`: Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- `<Qt2>`: Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- `<St1>`: Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- `<St2>`: Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- `<Xn|SP>`: Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- `<imm>`: For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as `<imm>/4`.  
  For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as `<imm>/8`.  
  For the 128-bit variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as `<imm>/16`.  

```plaintext
<table>
<thead>
<tr>
<th>[31 30 29 28][27 26 25 24][23 22 21]</th>
<th>[15 14]</th>
<th>[10 9]</th>
<th>[5 4]</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
```
Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc == '11' then UnallocatedEncoding();
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);

Operation

CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

address = address + offset;

data1 = V[t];
data2 = V[t2];
Mem[address, dbytes, AccType_VECSTREAM] = data1;
Mem[address+dbytes, dbytes, AccType_VECSTREAM] = data2;
C7.2.284   STP (SIMD&FP)

Store Pair of SIMD&FP registers. This instruction stores a pair of SIMD&FP registers to memory. The address used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Post-index**

| [31 30 29 28|27 26 25 24|23 22 21 | | 15 14 | 10 9 | 5 4 | 0 | | |
|---|---|---|---|---|---|---|---|---|
| opc | 1 | 0 | 1 | 0 | 0 | 1 | 0 | imm7 | Rt2 | Rn | Rt |

32-bit variant

Applies when opc == 00.

STP <St1>, <St2>, [<Xn|SP>], #<imm>

64-bit variant

Applies when opc == 01.

STP <Dt1>, <Dt2>, [<Xn|SP>], #<imm>

128-bit variant

Applies when opc == 10.

STP <Qt1>, <Qt2>, [<Xn|SP>], #<imm>

*Decode for all variants of this encoding*

boolean wback = TRUE;
boolean postindex = TRUE;

**Pre-index**

| [31 30 29 28|27 26 25 24|23 22 21 | | 15 14 | 10 9 | 5 4 | 0 | | |
|---|---|---|---|---|---|---|---|---|
| opc | 1 | 0 | 1 | 0 | 1 | 1 | 0 | imm7 | Rt2 | Rn | Rt |

32-bit variant

Applies when opc == 00.

STP <St1>, <St2>, [<Xn|SP>, #<imm>]!

64-bit variant

Applies when opc == 01.

STP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]!

128-bit variant

Applies when opc == 10.

STP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]!
Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = FALSE;

Signed offset

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>15 14</th>
<th>10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc 1 0 1 1</td>
<td>0 1 0 0</td>
<td>imm7</td>
<td>Rt2</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

32-bit variant
Applies when opc == 00.

STP <St1>, <St2>, [<Xn|SP>{, #<imm}>]

64-bit variant
Applies when opc == 01.

STP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm}>]

128-bit variant
Applies when opc == 10.

STP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm}>]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;

Assembler symbols

<Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.

<Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.

<Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.

<Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.

<St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.

<St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.
For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

**Shared decode for all encodings**

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc == '11' then UnallocatedEncoding();
integer scale = 2 + UInt(opc);
integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

**Operation for all encodings**

```plaintext
CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;

if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n];

if !postindex then
    address = address + offset;

data1 = V[t];
data2 = V[t2];
Mem[address, dbytes, AccType_VEC] = data1;
Mem[address+dbytes, dbytes, AccType_VEC] = data2;

if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n] = address;
```
C7.2.285  STR (immediate, SIMD&FP)

Store SIMD&FP register (immediate offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Post-index

| 31 30 29 28|27 26 25 24|23 22 21 20| | 12|11 10 9 | 5 4 | 0 |
|-------------------|-------------------|-------------------| |-------------------|-------------------|-------------------| |-------------------|-------------------|-------------------|
| size | 1 1 1 | 0 0 | x | 0 0 | imm9 | 0 1 | Rn | Rt |

8-bit variant

Applies when size == 00 && opc == 00.

STR <Bt>, [<Xn|SP>], #<simm>

16-bit variant

Applies when size == 01 && opc == 00.

STR <Ht>, [<Xn|SP>], #<simm>

32-bit variant

Applies when size == 10 && opc == 00.

STR <St>, [<Xn|SP>], #<simm>

64-bit variant

Applies when size == 11 && opc == 00.

STR <Dt>, [<Xn|SP>], #<simm>

128-bit variant

Applies when size == 00 && opc == 10.

STR <Qt>, [<Xn|SP>], #<simm>

Decode for all variants of this encoding

boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = SignExtend(imm9, 64);

Pre-index

| 31 30 29 28|27 26 25 24|23 22 21 20| | 12|11 10 9 | 5 4 | 0 |
|-------------------|-------------------|-------------------| |-------------------|-------------------|-------------------| |-------------------|-------------------|-------------------|
| size | 1 1 1 | 0 0 | x | 0 0 | imm9 | 1 1 | Rn | Rt |

8-bit variant

Applies when size == 00 && opc == 00.
STR <Bt>, [<Xn|SP>, #<simm>]!

16-bit variant
Applies when size == 01 && opc == 00.
STR <Ht>, [<Xn|SP>, #<simm>]!

32-bit variant
Applies when size == 10 && opc == 00.
STR <St>, [<Xn|SP>, #<simm>]!

64-bit variant
Applies when size == 11 && opc == 00.
STR <Dt>, [<Xn|SP>, #<simm>]!

128-bit variant
Applies when size == 00 && opc == 10.
STR <Qt>, [<Xn|SP>, #<simm>]!

Decode for all variants of this encoding
boolean wback = TRUE;
boolean postindex = FALSE;
iconteg scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = SignExtend(imm9, 64);

Unsigned offset

| [31 30 29 28][27 26 25 24][23 22 21] | 10 9 | 5 4 | 0 |
| size | 1 1 1 1 0 1 x 0 | imm12 | Rn | Rt |

8-bit variant
Applies when size == 00 && opc == 00.
STR <Bt>, [<Xn|SP>{, #<pimm>}]

16-bit variant
Applies when size == 01 && opc == 00.
STR <Ht>, [<Xn|SP>{, #<pimm>}]

32-bit variant
Applies when size == 10 && opc == 00.
STR <St>, [<Xn|SP>{, #<pimm>}]

64-bit variant
Applies when size == 11 && opc == 00.
STR <Dt>, [<Xn|SP>{, #<pimm}>]
128-bit variant
Applies when size == 00 && opc == 10.
STR <Qt>, [<Xn|SP>{, #<pimm>}]

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);

Assembler symbols

<Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
<pimm> For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.
For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.
For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.
For the 128-bit variant: is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0 and encoded in the "imm12" field as <pimm>/16.

Shared decode for all encodings

integer n = UInt(Rn);
integer t = UInt(Rt);
AccType accctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(64) address;
bits(datasize) data;
if n == 31 then
    CheckSPAilignment();
    address = SP[];
else
    address = X[n];
if !postindex then
address = address + offset;

case memop of
  when MemOp_STORE
    data = V[t];
    Mem[address, datasize DIV 8, acctype] = data;
  when MemOp_LOAD
    data = Mem[address, datasize DIV 8, acctype];
    V[t] = data;

if wback then
  if postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
C7.2.286   STR (register, SIMD&FP)

Store SIMD&FP register (register offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

8-bit variant

Applies when size == 00 && opc == 00 && option != 011.

STR <Bt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]  

8-bit variant

Applies when size == 00 && opc == 00 && option == 011.

STR <Bt>, [<Xn|SP>, <Xm>{, LSL <amount>}]  

16-bit variant

Applies when size == 01 && opc == 00.

STR <Ht>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

32-bit variant

Applies when size == 10 && opc == 00.

STR <St>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

64-bit variant

Applies when size == 11 && opc == 00.

STR <Dt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

128-bit variant

Applies when size == 00 && opc == 10.

STR <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]  

Decode for all variants of this encoding

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
if option<1> == '0' then UnallocatedEncoding();    // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;

Assembler symbols

<Bt>   Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<st> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.

<extend> For the 8-bit variant: is the index extend specifier, encoded in the "option" field. It can have the following values:

UXTW when option = 010
SXTW when option = 110
SXTX when option = 111

For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in the "option" field. It can have the following values:

UXTW when option = 010
LSL when option = 011
SXTW when option = 110
SXTX when option = 111

<amount> For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

For the 16-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

#0 when S = 0
#1 when S = 1

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

#0 when S = 0
#2 when S = 1

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

#0 when S = 0
#3 when S = 1

For the 128-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in the "S" field. It can have the following values:

#0 when S = 0
#4 when S = 1
Shared decode for all encodings

\[
\text{integer } n = \text{UInt}(Rn); \\
\text{integer } t = \text{UInt}(Rt); \\
\text{integer } m = \text{UInt}(Rm); \\
\text{AccType } \text{acctype} = \text{AccType}_{\text{VEC}}; \\
\text{MemOp } \text{memop} = \text{if } \text{opc}_{<0>} = '1' \text{ then MemOp LOAD else MemOp STORE}; \\
\text{integer } \text{datasize} = 8 \ll \text{scale};
\]

Operation

\[
\text{bits(64) } \text{offset} = \text{ExtendReg}(m, \text{extend_type}, \text{shift}); \\
\text{CheckFPAdvSIMDEnabled64}(); \\
\text{bits(64) } \text{address}; \\
\text{bits(\text{datasize}) } \text{data}; \\
\text{if } n == 31 \text{ then} \\
\quad \text{CheckSPAlignment}(); \\
\quad \text{address} = \text{SP}[]; \\
\text{else} \\
\quad \text{address} = \text{X}[n]; \\
\text{if } \text{!postindex} \text{ then} \\
\quad \text{address} = \text{address} + \text{offset}; \\
\text{case } \text{memop of} \\
\quad \text{when } \text{MemOp STORE} \\
\quad \text{data} = \text{V}[t]; \\
\quad \text{Mem[address, datasize DIV 8, acctype]} = \text{data}; \\
\text{when } \text{MemOp LOAD} \\
\quad \text{data} = \text{Mem[address, datasize DIV 8, acctype]}; \\
\quad \text{V}[t] = \text{data}; \\
\text{if } \text{wback} \text{ then} \\
\quad \text{if } \text{postindex} \text{ then} \\
\quad \quad \text{address} = \text{address} + \text{offset}; \\
\quad \text{if } n == 31 \text{ then} \\
\quad \quad \text{SP[]} = \text{address}; \\
\text{else} \\
\quad \text{X}[n] = \text{address};
\]
**C7.2.287   STUR (SIMD&FP)**

Store SIMD&FP register (unscaled offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an optional immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### 8-bit variant
Applies when \( \text{size} == 00 \land \text{opc} == 00 \).

\[ \text{STUR}<Bt>, \left[<Xn|SP>{, #<simm>}\right] \]

### 16-bit variant
Applies when \( \text{size} == 01 \land \text{opc} == 00 \).

\[ \text{STUR}<Ht>, \left[<Xn|SP>{, #<simm>}\right] \]

### 32-bit variant
Applies when \( \text{size} == 10 \land \text{opc} == 00 \).

\[ \text{STUR}<St>, \left[<Xn|SP>{, #<simm>}\right] \]

### 64-bit variant
Applies when \( \text{size} == 11 \land \text{opc} == 00 \).

\[ \text{STUR}<Dt>, \left[<Xn|SP>{, #<simm>}\right] \]

### 128-bit variant
Applies when \( \text{size} == 00 \land \text{opc} == 10 \).

\[ \text{STUR}<Qt>, \left[<Xn|SP>{, #<simm>}\right] \]

### Decode for all variants of this encoding

```
boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UnallocatedEncoding();
bits(64) offset = SignExtend(imm9, 64);
```

### Assembler symbols

- \(<Bt>\): Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- \(<Dt>\): Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- \(<Ht>\): Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- \(<Qt>\): Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- \(<St>\): Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
\(<Xn|SP>\) Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

\(<\text{simm}>\) Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

**Shared decode for all encodings**

```plaintext
integer n = UInt(Rn);
integer t = UInt(Rt);
AccType acctype = AccType_VEC;
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
integer datasize = 8 << scale;
```

**Operation**

```plaintext
CheckFPAdvSIMDEnabled64();

bits(64) address;
bits(datasize) data;

if n == 31 then
  CheckSPAlignment();
  address = SP[];
else
  address = X[n];

if !postindex then
  address = address + offset;

case memop of
  when MemOp_STORE
    data = V[t];
    Mem[address, datasize DIV 8, acctype] = data;
  when MemOp_LOAD
    data = Mem[address, datasize DIV 8, acctype];
    V[t] = data;

if wback then
  if postindex then
    address = address + offset;
  if n == 31 then
    SP[] = address;
  else
    X[n] = address;
```

C7.2.288   SUB (vector)

Subtract (vector). This instruction subtracts each vector element in the second source SIMD&FP register from the corresponding vector element in the first source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

![Scalar instruction format](image)

**Scalar variant**

SUB <V><d>, <V><n>, <V><m>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean sub_op = (U == '1');

Vector

![Vector instruction format](image)

**Vector variant**

SUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean sub_op = (U == '1');

**Assembler symbols**

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

D when size = 11

The following encodings are reserved:

- size = 0x.
- size = 10.
Is the number of the SIMD&FP destination register, in the "Rd" field.

<\n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\d> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size-Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\n> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bias(datasize) operand1 = V[n];
bias(datasize) operand2 = V[m];
bias(esize) result;
bias(esize) element1;
bias(esize) element2;

for e = 0 to elements-1
    element1 = Elem[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    if sub_op then
        Elem[result, e, esize] = element1 - element2;
    else
        Elem[result, e, esize] = element1 + element2;

V[d] = result;
```
C7.2.289  SUBHN, SUBHN2

Subtract returning High Narrow. This instruction subtracts each vector element in the second source SIMD&FP register from the corresponding vector element in the first source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are signed integer values.

The results are truncated. For rounded results, see RSUBHN, RSUBHN2.

The SUBHN instruction writes the vector to the lower half of the destination register and clears the upper half, while the SUBHN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13</th>
<th>12 11 10 9</th>
<th>8 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
```

Three registers, not all the same type variant

SUBHN(2)  <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>

Decode for this encoding

```python
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
boolean round = (U == '1');
```

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
   [absent] when Q = 0
   [present] when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
   8B  when size = 00, Q = 0
   16B when size = 00, Q = 1
   4H  when size = 01, Q = 0
   8H  when size = 01, Q = 1
   2S  when size = 10, Q = 0
   4S  when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<\Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:
- 8H when size = 00
- 4S when size = 01
- 2D when size = 10
The encoding size = 11 is reserved.

<\Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

\text{CheckFPAdvSIMDEnabled64();}
\text{bits(2*\text{datasize}) operand1 = V[n];}
\text{bits(2*\text{datasize}) operand2 = V[m];}
\text{bits(\text{datasize}) result;}
\text{integer round\_const = if round then 1 << (\text{esize} - 1) else 0;}
\text{bits(2*\text{esize}) element1;}
\text{bits(2*\text{esize}) element2;}
\text{bits(2*\text{esize}) sum;}
\text{for e = 0 to elements-1}
\hspace{1em}element1 = \text{Elem}[operand1, e, 2*\text{esize}];
\hspace{1em}element2 = \text{Elem}[operand2, e, 2*\text{esize}];
\hspace{1em}if sub\_op then
\hspace{2em}sum = element1 - element2;
\hspace{1em}else
\hspace{2em}sum = element1 + element2;
\hspace{1em}sum = sum + round\_const;
\hspace{1em}\text{Elem[result, e, \text{esize}] = sum<=\text{esize}-1:\text{esize}>;}
\text{Vpart[d, part] = result;}
C7.2.290   SUQADD

Signed saturating Accumulate of Unsigned value. This instruction adds the unsigned integer values of the vector elements in the source SIMD&FP register to corresponding signed integer values of the vector elements in the destination SIMD&FP register, and writes the resulting signed integer values to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

Scalar variant

SUQADD <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

boolean unsigned = (U == '1');

Vector

Vector variant

SUQADD <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

B when size = 00
H when size = 01
S when size = 10
D when size = 11

<db> is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<Vn> is the name of the SIMD&FP source register, encoded in the "Rn" field.

---

Operation for all encodings

\[
\begin{align*}
\text{CheckFPAdvSIMDEnabled64();} \\
\text{bits(datasize) operand = V[n];} \\
\text{bits(datasize) result;} \\
\text{bits(datasize) operand2 = V[d];} \\
\text{integer op1;} \\
\text{integer op2;} \\
\text{boolean sat;} \\
\text{for e = 0 to elements-1} \\
\quad op1 = \text{Int(Elem[operand, e, esize], !unsigned);} \\
\quad op2 = \text{Int(Elem[operand2, e, esize], unsigned);} \\
\quad (\text{Elem[result, e, esize], sat}) = \text{SatQ(op1 + op2, esize, unsigned);} \\
\quad \text{if sat then FPSR.QC = '1';} \\
\quad V[d] = result;
\end{align*}
\]
C7.2.291 SXTL, SXTL2

Signed extend Long. This instruction duplicates each vector element in the lower or upper half of the source SIMD&FP register into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The SXTL instruction extracts the source vector from the lower half of the source register, while the SXTL2 instruction extracts the source vector from the upper half of the source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the SSHLL, SSHLL2 instruction. This means that:

- The encodings in this description are named to match the encodings of SSHLL, SSHLL2.
- The description of SSHLL, SSHLL2 gives the operational pseudocode for this instruction.

**Vector variant**

SXTL{2} <Vd>.<Ta>, <Vn>.<Tb>

is equivalent to

SSHLL{2} <Vd>.<Ta>, <Vn>.<Tb>, #0

and is the preferred disassembly when BitCount(immh) == 1.

**Assembler symbols**

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

- 8H when immh = 0001
- 4S when immh = 001x
- 2D when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

The encoding immh = 1xxx is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
25  when immh = 01xx, Q = 0
45  when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.

The encoding immh = 1xxx, Q = x is reserved.

**Operation**

The description of SSHLL, SSHLL2 gives the operational pseudocode for this instruction.
C7.2.292   TBL

Table vector Lookup. This instruction reads each value from the vector elements in the index source SIMD&FP register, uses each result as an index to perform a lookup in a table of bytes that is described by one to four source table SIMD&FP registers, places the lookup result in a vector, and writes the vector to the destination SIMD&FP register. If an index is out of range for the table, the result for that lookup is 0. If more than one source register is used to describe the table, the first source register describes the lowest bytes of the table.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
| 0 | Q | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Rm | 0 | len | 0 | 0 | Rn | Rd |

**Two register table variant**

Applies when len == 01.

TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B }, <Vm>.<Ta>

**Three register table variant**

Applies when len == 10.

TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B }, <Vm>.<Ta>

**Four register table variant**

Applies when len == 11.

TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B, <Vn+3>.16B }, <Vm>.<Ta>

**Single register table variant**

Applies when len == 00.

TBL <Vd>.<Ta>, { <Vn>.16B }, <Vm>.<Ta>

**Decode for all variants of this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV 8;
integer regs = UInt(len) + 1;
boolean is_tbl = (op == '0');

**Assembler symbols**

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<Ta> Is an arrangement specifier, encoded in the "Q" field. It can have the following values:

<table>
<thead>
<tr>
<th>8B</th>
<th>16B</th>
</tr>
</thead>
<tbody>
<tr>
<td>when Q = 0</td>
<td>when Q = 1</td>
</tr>
</tbody>
</table>

<Vn> For the four register table, three register table and two register table variant: is the name of the first SIMD&FP table register, encoded in the "Rn" field.
For the single register table variant: is the name of the SIMD&FP table register, encoded in the "Rn" field.

\(<Vn+1>\) Is the name of the second SIMD&FP table register, encoded as "Rn" plus 1 modulo 32.

\(<Vn+2>\) Is the name of the third SIMD&FP table register, encoded as "Rn" plus 2 modulo 32.

\(<Vn+3>\) Is the name of the fourth SIMD&FP table register, encoded as "Rn" plus 3 modulo 32.

\(<Vm>\) Is the name of the SIMD&FP index register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdSimDEnabled64();
bias(\text{datasize}) \text{indices} = V[m];
bias(128*\text{regs}) \text{table} = \text{Zeros}();
bias(\text{datasize}) \text{result};
integer \text{index};
integer i;

// Create table from registers
for i = 0 to \text{regs}-1
  table<128*i+127:128*i> = V[n];
  n = (n + 1) \text{MOD} 32;

\text{result} = \text{if is_tbd} then \text{Zeros()} else V[d];
for i = 0 to \text{elements}-1
  index = \text{UInt}E\text{lem}[\text{indices}, i, 8]);
  if index < 16 + \text{regs} then
    \text{Elem}[\text{result}, i, 8] = \text{Elem}[\text{table}, index, 8];

V[d] = \text{result};
```
C7.2.293 TBX

Table vector lookup extension. This instruction reads each value from the vector elements in the index source SIMD&FP register, uses each result as an index to perform a lookup in a table of bytes that is described by one to four source table SIMD&FP registers, places the lookup result in a vector, and writes the vector to the destination SIMD&FP register. If an index is out of range for the table, the existing value in the vector element of the destination register is left unchanged. If more than one source register is used to describe the table, the first source register describes the lowest bytes of the table.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

### Two register table variant
Applies when `len == 01`.

\[
\text{TBX } <Vd>.<Ta>, \{ <Vn>.16B, <Vn+1>.16B \}, <Vm>.<Ta>
\]

### Three register table variant
Applies when `len == 10`.

\[
\text{TBX } <Vd>.<Ta>, \{ <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B \}, <Vm>.<Ta>
\]

### Four register table variant
Applies when `len == 11`.

\[
\text{TBX } <Vd>.<Ta>, \{ <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B, <Vn+3>.16B \}, <Vm>.<Ta>
\]

### Single register table variant
Applies when `len == 00`.

\[
\text{TBX } <Vd>.<Ta>, \{ <Vn>.16B \}, <Vm>.<Ta>
\]

### Decode for all variants of this encoding
- \( \text{integer } d = \text{UInt}(Rd); \)
- \( \text{integer } n = \text{UInt}(Rn); \)
- \( \text{integer } m = \text{UInt}(Rm); \)
- \( \text{integer } \text{datasize} = \text{if } Q = \text{'1'} \text{ then } 128 \text{ else } 64; \)
- \( \text{integer } \text{elements} = \text{datasize} \div 8; \)
- \( \text{integer } \text{regs} = \text{UInt}(\text{len}) + 1; \)
- \( \text{boolean } \text{is_tbl} = (\text{op} == \text{'0'}); \)

### Assembler symbols
- \( <Vd> \quad \text{Is the name of the SIMD&FP destination register, encoded in the "Rd" field.} \)
- \( <Ta> \quad \text{Is an arrangement specifier, encoded in the "Q" field. It can have the following values:} \)
  - \( 8B \quad \text{when } Q = 0 \)
  - \( 16B \quad \text{when } Q = 1 \)
<Vn> For the four register table, three register table and two register table variant: is the name of the first SIMD&FP table register, encoded in the "Rn" field.
For the single register table variant: is the name of the SIMD&FP table register, encoded in the "Rn" field.

<Vn+1> Is the name of the second SIMD&FP table register, encoded as "Rn" plus 1 modulo 32.

<Vn+2> Is the name of the third SIMD&FP table register, encoded as "Rn" plus 2 modulo 32.

<Vn+3> Is the name of the fourth SIMD&FP table register, encoded as "Rn" plus 3 modulo 32.

<Vm> Is the name of the SIMD&FP index register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bites(datasize) indices = V[m];
bites(128*regs) table = Zeros();
bites(datasize) result;
integer index;
integer i;

// Create table from registers
for i = 0 to regs-1
    table<128*i+127:128*i> = V[n];
    n = (n + 1) MOD 32;
result = if is_tbl then Zeros() else V[d];
for i = 0 to elements-1
    index = UInt(Elem[indices, i, 8]);
    if index < 16 * regs then
        Elem[result, i, 8] = Elem[table, index, 8];
V[d] = result;
C7.2.294   TRN1

Transpose vectors (primary). This instruction reads corresponding even-numbered vector elements from the two source SIMD&FP registers, starting at zero, places each result into consecutive elements of a vector, and writes the vector to the destination SIMD&FP register. Vector elements from the first source register are placed into even-numbered elements of the destination vector, starting at zero, while vector elements from the second source register are placed into odd-numbered elements of the destination vector.

**Note**

By using this instruction with TRN2, a 2 x 2 matrix can be transposed.

The following figure shows an example of the operation of TRN1 and TRN2 halfword operations where Q = 0.

![TRN1 and TRN2 halfword operations](image)

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant

TRN1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```latex
\begin{align*}
\text{integer } d & = \text{UInt}(Rd); \\
\text{integer } n & = \text{UInt}(Rn); \\
\text{integer } m & = \text{UInt}(Rm); \\
\text{if } \text{size}:Q & = \text{"110" then } \text{ReservedValue}(); \\
\text{integer } \text{esize} & = 8 \times \text{UInt}(\text{size}); \\
\text{integer } \text{datasize} & = \text{if } Q = \text{"1" then } 128 \text{ else } 64; \\
\text{integer } \text{elements} & = \text{datasize} \div \text{esize}; \\
\text{integer } \text{part} & = \text{UInt}(\text{op}); \\
\text{integer } \text{pairs} & = \text{elements} \div \text{2}; \\
\end{align*}
```

Assembler symbols

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when `size = 00, Q = 0`
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer p;

for p = 0 to pairs-1
    Elem[result, 2*p+0, esize] = Elem[operand1, 2*p+part, esize];
    Elem[result, 2*p+1, esize] = Elem[operand2, 2*p+part, esize];

V[d] = result;
C7.2.295 TRN2

Transpose vectors (secondary). This instruction reads corresponding odd-numbered vector elements from the two source SIMD&FP registers, places each result into consecutive elements of a vector, and writes the vector to the destination SIMD&FP register. Vector elements from the first source register are placed into even-numbered elements of the destination vector, starting at zero, while vector elements from the second source register are placed into odd-numbered elements of the destination vector.

--- Note ---
By using this instruction with TRN1, a 2 x 2 matrix can be transposed.

The following figure shows an example of the operation of TRN1 and TRN2 halfword operations where Q = 0.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant

TRN2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer part = UInt(op);
integer pairs = elements DIV 2;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

&lt;Vn&gt; Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

&lt;Vm&gt; Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer p;

for p = 0 to pairs-1
    Elem[result, 2*p+0, esize] = Elem[operand1, 2*p+part, esize];
    Elem[result, 2*p+1, esize] = Elem[operand2, 2*p+part, esize];

V[d] = result;
```
C7.2.296  UABA

Unsigned Absolute difference and Accumulate. This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the elements of the vector of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant
UABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean accumulate = (ac == '1');

Assembler symbols

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

  8B  when size = 00, Q = 0
  16B  when size = 00, Q = 1
  4H  when size = 01, Q = 0
  8H  when size = 01, Q = 1
  2S  when size = 10, Q = 0
  4S  when size = 10, Q = 1

  The encoding size = 11, Q = x is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>  Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) absdiff;
result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  absdiff = Abs(element1-element2)<esize-1:0>;
  Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
V[d] = result;
C7.2.297  **UABAL, UABAL2**

Unsigned Absolute difference and Accumulate Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

The UABAL instruction extracts each source vector from the lower half of each source register, while the UABAL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Three registers, not all the same type variant**

\[ \text{UABAL}\{2\} \ <Vd>.<Ta>, \ <Vn>.<Tb>, \ <Vm>.<Tb> \]

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean accumulate = (op == '0');
boolean unsigned = (U == '1');
```

**Assembler symbols**

2  

<table>
<thead>
<tr>
<th>2</th>
<th>0x0</th>
<th>Q1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x0</td>
<td>0</td>
</tr>
</tbody>
</table>

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent]  when Q = 0
[present]  when Q = 1

\(<Vd>\)  
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<\text{Ta}>\)  
Is an arrangement specifier, encoded in the "size" field. It can have the following values:

| 8H | when size = 00 |
| 8S | when size = 01 |
| 2D | when size = 10 |

The encoding size = 11 is reserved.

\(<\text{Vn}>\)  
Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<\text{Tb}>\)  
Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

| 8B | when size = 00, Q = 0 |
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Rm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) absdiff;

result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  absdiff = Abs(element1-element2)<<esize-1:0;
  Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
V[d] = result;
C7.2.298   UABD

Unsigned Absolute Difference (vector). This instruction subtracts the elements of the vector of the second source
SIMD&FP register from the corresponding elements of the first source SIMD&FP register, places the absolute
values of the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant
UABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean accumulate = (ac == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
   8B  when size = 00, Q = 0
   16B when size = 00, Q = 1
   4H  when size = 01, Q = 0
   8H  when size = 01, Q = 1
   2S  when size = 10, Q = 0
   4S  when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
bits(esize) absdiff;
result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    absdiff = Abs(element1-element2)<esize-1:0>;
    Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
V[d] = result;
C7.2.299 UABDL, UABDL2

Unsigned Absolute Difference Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, places the absolute value of the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

The UABDL instruction extracts each source vector from the lower half of each source register, while the UABDL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

UABDL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean accumulate = (op == '0');
boolean unsigned = (U == '1');

Assembler symbols

| 31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|-------------|-------------|-------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| 0 | Q | 1 | 0 | 1 | 1 | 0 | size | 1 | Rd |
| 0 | 1 | 1 | 0 | 0 | size:Q | Rm |
| 0 | 1 | 1 | 0 | 0 | Rn |

2

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H when size = 00
4S when size = 01
2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B  when size = 00, Q = 1
4H   when size = 01, Q = 0
8H   when size = 01, Q = 1
2S   when size = 10, Q = 0
4S   when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<\m>

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

CheckFPAdvSIMDEnabled64();
bids(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
bids(2*esize) absdiff;

result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  absdiff = Abs(element1-element2)<2*esize-1:0>;
  Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
V[d] = result;
C7.2.300  UADALP

Unsigned Add and Accumulate Long Pairwise. This instruction adds pairs of adjacent unsigned integer values from the vector in the source SIMD&FP register and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

UADALP <Vd>.<Ta>, <Vn>.<Tb>

Decode for this encoding

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV (2 * esize);
boolean acc = (op == '1');
boolean unsigned = (U == '1');
```  

Assembler symbols

- `<Vd>`: Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Ta>`: Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `4H` when size = 00, Q = 0
  - `8H` when size = 00, Q = 1
  - `2S` when size = 01, Q = 0
  - `4S` when size = 01, Q = 1
  - `1D` when size = 10, Q = 0
  - `2D` when size = 10, Q = 1
  - The encoding size = 11, Q = x is reserved.
- `<Vn>`: Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- `<Tb>`: Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `8B` when size = 00, Q = 0
  - `16B` when size = 00, Q = 1
  - `4H` when size = 01, Q = 0
  - `8H` when size = 01, Q = 1
  - `2S` when size = 10, Q = 0
  - `4S` when size = 10, Q = 1
  - The encoding size = 11, Q = x is reserved.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

bits(2*esize) sum;
integer op1;
integer op2;

result = if acc then V[d] else Zeros();
for e = 0 to elements-1
  op1 = Int(Elem[operand, 2*e+0, esize], unsigned);
  op2 = Int(Elem[operand, 2*e+1, esize], unsigned);
  sum = (op1+op2)<2*esize-1:0>;
  Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;

V[d] = result;
C7.2.301   UADDL, UADDL2

Unsigned Add Long (vector). This instruction adds each vector element in the lower or upper half of the first source
SIMD&FP register to the corresponding vector element of the second source SIMD&FP register, places the result
into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice
as long as the source vector elements. All the values in this instruction are unsigned integer values.

The UADDL instruction extracts each source vector from the lower half of each source register, while the UADDL2
instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

```
|31 30 29 28|27 26 25 24|23 22 21 20| 16|15 14 13 12|11 10 9 | 5 4 | 0 |
|0| Q | 1 | 0 | 1 | 1 | 0 | size | 1 | Rm | 0 | 0 | 0 | 0 | 0 | Rn | Rd |
|U| o1|
```

Three registers, not all the same type variant

UADDL(2) \(<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>\)

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');
```

**Assembler symbols**

2     Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent]    when Q = 0
[present]    when Q = 1

\(<Vd>\)    Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<Ta>\)    Is an arrangement specifier, encoded in the "size" field. It can have the following values:
8H     when size = 00
4S     when size = 01
2D     when size = 10
The encoding size = 11 is reserved.

\(<Vn>\)    Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Tb>\)    Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B     when size = 00, Q = 0
16B    when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  if sub_op then
    sum = element1 - element2;
  else
    sum = element1 + element2;
  Elem[result, e, 2*esize] = sum<2*esize-1:0>;

V[d] = result;
C7.2.302   UADDLP

Unsigned Add Long Pairwise. This instruction adds pairs of adjacent unsigned integer values from the vector in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
</tbody>
</table>

**Vector variant**

UADDLP <Vd>.<Ta>, <Vn>.<Tb>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV (2 * esize);
boolean acc = (op == '1');
boolean unsigned = (U == '1');
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<Ta>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 4H when size = 00, Q = 0
  - 8H when size = 00, Q = 1
  - 2S when size = 01, Q = 0
  - 4S when size = 01, Q = 1
  - 1D when size = 10, Q = 0
  - 2D when size = 10, Q = 1
  - The encoding size = 11, Q = x is reserved.
- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- `<Tb>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1
  - The encoding size = 11, Q = x is reserved.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

bits(2*esize) sum;
integer op1;
integer op2;

result = if acc then V[d] else Zeros();
for e = 0 to elements-1
  op1 = Int(Elem[operand, 2*e+0, esize], unsigned);
  op2 = Int(Elem[operand, 2*e+1, esize], unsigned);
  sum = (op1+op2)<<2*esize-1:0;
  Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;

V[d] = result;
C7.2.303  UADDLV

Unsigned sum Long across Vector. This instruction adds every vector element in the source SIMD&FP register together, and writes the scalar result to the destination SIMD&FP register. The destination scalar is twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

![Instruction Encoding](image)

**Advanced SIMD variant**

UADDLV <V><d>, <Vn>.<T>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
```

**Assembler symbols**

- `<V>` Is the destination width specifier, encoded in the "size" field. It can have the following values:
  - H when size = 00
  - S when size = 01
  - D when size = 10

  The encoding size = 11 is reserved.

- `<d>` Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.

- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 4S when size = 10, Q = 1

  The following encodings are reserved:
  - size = 10, Q = 0.
  - size = 11, Q = x.
Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
integer sum;

sum = Int(Elem[operand, 0, esize], unsigned);
for e = 1 to elements-1
    sum = sum + Int(Elem[operand, e, esize], unsigned);

V[d] = sum<2*esize-1:0>;
```
C7.2.304  UADDW, UADDW2

Unsigned Add Wide. This instruction adds the vector elements of the first source SIMD&FP register to the corresponding vector elements in the lower or upper half of the second source SIMD&FP register, places the result in a vector, and writes the vector to the SIMD&FP destination register. The vector elements of the destination register and the first source register are twice as long as the vector elements of the second source register. All the values in this instruction are unsigned integer values.

The UADDW instruction extracts vector elements from the lower half of the second source register, while the UADDW2 instruction extracts vector elements from the upper half of the second source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Rm</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Three registers, not all the same type variant

UADDW(2)  <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>

Decode for this encoding

```python
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');
```

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
<Tb> is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand1 = V[n];
bits(datasize) operand2 = Vpart[m, part];
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, 2*esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    Elem[result, e, 2*esize] = sum<2*esize-1:0>;

V[d] = result;
```
C7.2.305 UCVTF (vector, fixed-point)

Unsigned fixed-point Convert to Floating-point (vector). This instruction converts each element in a vector from
fixed-point to floating-point using the rounding mode that is specified by the FPCR, and writes the result to the
SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception
results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and
Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

| 31 30 29 28|27 26 25 24|23 22 | 19 18 |16|15 14 13 12|11 10 | 9 | 5 | 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | l=0000 | immh | 1 | 1 | 1 | 0 | 1 | Rn | Rd |

Scalar variant

UCVTF <V><d>, <V><n>, #<fbits>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '00xx' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = esize;
integer elements = 1;

integer fracbits = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRoundingMode(FPCR);

Vector

| 31 30 29 28|27 26 25 24|23 22 | 19 18 |16|15 14 13 12|11 10 | 9 | 5 | 4 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | Q | 1 | 0 | 1 | 1 | 1 | 0 | l=0000 | immh | 1 | 1 | 1 | 0 | 1 | Rn | Rd |

Vector variant

UCVTF <Vd>.<T>, <Vn>.<T>, #<fbits>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh == '00xx' then ReservedValue();
if immh<3>:Q == '10' then ReservedValue();
integer esize = 32 << UInt(immh<3>);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer fracbits = (esize + 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
FPRounding rounding = FPRoundingMode(FPCR);

Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
S when immh = 01xx
D when immh = 1xxx
The encoding immh = 00xx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1
2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The following encodings are reserved:
• immh = 0001, Q = x.
• immh = 001x, Q = x.
• immh = 1xxx, Q = 0.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in the "immh:immb" field. It can have the following values:
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
The encoding immh = 00xx is reserved.
For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in the "immh:immb" field. It can have the following values:
(64-UInt(immh:immb)) when immh = 01xx
(128-UInt(immh:immb)) when immh = 1xxx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The following encodings are reserved:
• immh = 0001.
• immh = 001x.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
\[
\text{Elem}[\text{result}, e, \text{esize}] = \text{FixedToFP}(\text{element}, \text{fracbits}, \text{unsigned}, \text{FPCR}, \text{rounding});
\]

\[
\text{V}[d] = \text{result};
\]
C7.2.306  UCVTF (vector, integer)

Unsigned integer Convert to Floating-point (vector). This instruction converts each element in a vector from an
unsigned integer value to a floating-point value using the rounding mode that is specified by the FPCR, and writes
the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception
results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see
Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and
Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>sz</td>
</tr>
</tbody>
</table>

Scalar variant

UCVTF <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 32 << UInt(sz);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Vector variant

UCVTF <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then ReservedValue();
integer esize = 32 << UInt(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<V>  
Is a width specifier, encoded in the "sz" field. It can have the following values:
S  when sz = 0
D  when sz = 1
<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

2S when sz = 0, Q = 0
4S when sz = 0, Q = 1
2D when sz = 1, Q = 1

The encoding sz = 1, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
FPRounding rounding = FPRoundingMode(FPCR);
bits(esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, esize];
    Elem[result, e, esize] = FixedToFP(element, 0, unsigned, FPCR, rounding);

V[d] = result;
```
C7.2.307  UCVTF (scalar, fixed-point)

Unsigned fixed-point Convert to Floating-point (scalar). This instruction converts the unsigned value in the 32-bit or 64-bit general-purpose source register to a floating-point value using the rounding mode that is specified by the FPCR, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

32-bit to single-precision variant
Applies when \( sf == 0 \) && \( type == 00 \).

\[ \text{UCVTF} \langle Sd \rangle, \langle Wn \rangle, \#\langle fb \rangle \]  

32-bit to double-precision variant
Applies when \( sf == 0 \) && \( type == 01 \).

\[ \text{UCVTF} \langle Dd \rangle, \langle Wn \rangle, \#\langle fb \rangle \]  

64-bit to single-precision variant
Applies when \( sf == 1 \) && \( type == 00 \).

\[ \text{UCVTF} \langle Sd \rangle, \langle Xn \rangle, \#\langle fb \rangle \]  

64-bit to double-precision variant
Applies when \( sf == 1 \) && \( type == 01 \).

\[ \text{UCVTF} \langle Dd \rangle, \langle Xn \rangle, \#\langle fb \rangle \]  

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } \text{intsize} &= \text{if } sf == '1' \text{ then } 64 \text{ else } 32; \\
\text{integer } \text{fltsize} &= \text{if } \text{intsize} == 32; \\
\text{FPRounding} &= \text{rounding}; \\
\text{case } \text{type of} \\
\text{when } '00' \text{ fltsize } &= 32; \\
\text{when } '01' \text{ fltsize } &= 64; \\
\text{when } '1x' &= \text{UnallocatedEncoding();} \\
\text{if } sf == '0' \text{ && scale} &= '0' \text{ then UnallocatedEncoding();} \\
\text{integer } \text{fracbits} &= 64 - \text{UInt}(scale); \\
\text{rounding} &= \text{FPRoundingMode}(\text{FPCR});
\end{align*}
\]
Assembler symbols

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<fbits> For the 32-bit to double-precision and 32-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 32, encoded as 64 minus “scale”.

For the 64-bit to double-precision and 64-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 64, encoded as 64 minus “scale”.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

intval = X[n];
fltval = FixedToFP(intval, fracbits, TRUE, FPCR, rounding);
V[d] = fltval;
C7.2.308 UCVTF (scalar, integer)

Unsigned integer Convert to Floating-point (scalar). This instruction converts the unsigned integer value in the general-purpose source register to a floating-point value using the rounding mode that is specified by the FPCR, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps on page D1-1552.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

32-bit to single-precision variant

Applies when \( sf == 0 \) && \( type == 00 \).

UCVTF <Sd>, <Wn>

32-bit to double-precision variant

Applies when \( sf == 0 \) && \( type == 01 \).

UCVTF <Dd>, <Wn>

64-bit to single-precision variant

Applies when \( sf == 1 \) && \( type == 00 \).

UCVTF <Sd>, <Xn>

64-bit to double-precision variant

Applies when \( sf == 1 \) && \( type == 01 \).

UCVTF <Dd>, <Xn>

Decode for all variants of this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;
FPRounding rounding;

case type of
when '00'
    fltsize = 32;
when '01'
    fltsize = 64;
when '10'
    UnallocatedEncoding();
when '11'
    UnallocatedEncoding();

    rounding = FPRoundingMode(FPCR);
Assembler symbols

<0d> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<5d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();

bits(fltsize) fltval;
bits(intsize) intval;

intval = X[n];
fltval = FixedToFP(intval, 0, TRUE, FPCR, rounding);
V[d] = fltval;
C7.2.309 UHADD

Unsigned Halving Add. This instruction adds corresponding unsigned integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see URHADD.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

UHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  8B when size = 00, Q = 0
  16B when size = 00, Q = 1
  4H when size = 01, Q = 0
  8H when size = 01, Q = 1
  2S when size = 10, Q = 0
  4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer sum;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    sum = element1 + element2;
    Elem[result, e, esize] = sum<esize:1>;

V[d] = result;
C7.2.310 UHSUB

Unsigned Halving Subtract. This instruction subtracts the vector elements in the second source SIMD&FP register from the corresponding vector elements in the first source SIMD&FP register, shifts each result right one bit, places each result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
UHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

**Three registers of the same type variant**

UHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
```

**Assembler symbols**

- **<Vd>** Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- **<T>** Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B  when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H  when size = 01, Q = 0
  - 8H  when size = 01, Q = 1
  - 2S  when size = 10, Q = 0
  - 4S  when size = 10, Q = 1

  The encoding size = 11, Q = x is reserved.
- **<Vn>** Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- **<Vm>** Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer diff;
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
result = (element1 - element2) SHR 1;
write(result, dest);
```

[Table of instruction encoding and register names]
element2 = Int(Elem[operand2, e, esize], unsigned);
diff = element1 - element2;
Elem[result, e, esize] = diff<esize:1>;

V[d] = result;
C7.2.311 UMAX

Unsigned Maximum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the larger of each pair of unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

![Operand Encoding](attachment:image.png)

**Three registers of the same type variant**

UMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```plaintext
d = UInt(Rd);
n = UInt(Rn);
m = UInt(Rm);
if size == '11' then ReservedValue();
esize = 8 << UInt(size);
datasize = if Q == '1' then 128 else 64;
elements = datasize DIV esize;
unsigned = (U == '1');
minimum = (o1 == '1');
```

**Assembler symbols**

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1

  The encoding size = 11, Q = x is reserved.

- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```plaintext
CheckFPAvailable64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
result;
```

integer element1;
integer element2;
integer maxmin;
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
  Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.312 UMAXP

Unsigned Maximum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the largest of each pair of unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

UMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean minimum = (o1 == '1');
```

Assembler symbols

- `<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
  - 4S when size = 10, Q = 1

  The encoding size = 11, Q = x is reserved.

- `<Vn>` Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- `<Vm>` Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

```plaintext
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
integer element1;
integer element2;
```
integer maxmin;

for e = 0 to elements-1
    element1 = Int(Elem[concat, 2*e, esize], unsigned);
    element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
    maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
    Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.313   UMAXV

Unsigned Maximum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant
UMAXV <V><d>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean min = (op == '1');

Assembler symbols

<V> Is the destination width specifier, encoded in the "size" field. It can have the following values:
   B when size = 00
   H when size = 01
   S when size = 10

The encoding size = 11 is reserved.

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
   8B when size = 00, Q = 0
   16B when size = 00, Q = 1
   4H when size = 01, Q = 0
   8H when size = 01, Q = 1
   4S when size = 10, Q = 1

The following encodings are reserved:
   • size = 10, Q = 0.
   • size = 11, Q = x.
Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
integer maxmin;
integer element;

maxmin = Int(Elem[operand, 0, esize], unsigned);
for e = 1 to elements-1
  element = Int(Elem[operand, e, esize], unsigned);
  maxmin = if min then Min(maxmin, element) else Max(maxmin, element);

V[d] = maxmin|esize-1:0|;
C7.2.314 UMIN

Unsigned Minimum (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, places the smaller of each of the two unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

UMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8 7 6 5</th>
<th>4 3 2 1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size 1</td>
<td>Rd</td>
</tr>
<tr>
<td></td>
<td>Rm</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rn</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == ‘11’ then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == ’1’ then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == ’1’);
boolean minimum = (o1 == ’1’);

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

| 8B | when size = 00, Q = 0 |
| 16B| when size = 00, Q = 1 |
| 4H | when size = 01, Q = 0 |
| 8H | when size = 01, Q = 1 |
| 2S | when size = 10, Q = 0 |
| 4S | when size = 10, Q = 1 |

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer maxmin;
for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
  Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.315   UMINP

Unsigned Minimum Pairwise. This instruction creates a vector by concatenating the vector elements of the first
source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of
adjacent vector elements in the two source SIMD&FP registers, writes the smallest of each pair of unsigned integer
values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

UMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean minimum = (o1 == '1');

Assembler symbols

<Vd>   Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>   Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
     8B when size = 00, Q = 0
     16B when size = 00, Q = 1
     4H when size = 01, Q = 0
     8H when size = 01, Q = 1
     2S when size = 10, Q = 0
     4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn>   Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>   Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
integer element1;
integer element2;
integer maxmin;

for e = 0 to elements-1
    element1 = Int(Elem[concat, 2*e, esize], unsigned);
    element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
    maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
    Elem[result, e, esize] = maxmin<esize-1:0>;

V[d] = result;
C7.2.316 UMINV

Unsigned Minimum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
0 Q 1 0 1 1 0 | size 1 1 0 0 | 1 1 0 1 0 1 0 | Rn | Rd
U op
```

**Advanced SIMD variant**

UMINV <V><d>, <Vn>.<T>

**Decode for this encoding**

```python
integer d = UInt(Rd);
integer n = UInt(Rn);
if size:Q == '100' then ReservedValue();
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean min = (op == '1');
```

**Assembler symbols**

- `<V>` Is the destination width specifier, encoded in the "size" field. It can have the following values:
  - B when size = 00
  - H when size = 01
  - S when size = 10

  The encoding size = 11 is reserved.

- `<d>` Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

- `<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.

- `<T>` Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 4S when size = 10, Q = 1

  The following encodings are reserved:
  - size = 10, Q = 0.
  - size = 11, Q = x.
Operation

    CheckFPAdvSIMDEnabled64();
    bits(datasize) operand = V[n];
    integer maxmin;
    integer element;

    maxmin = Int(Elem[operand, 0, esize], unsigned);
    for e = 1 to elements-1
        element = Int(Elem[operand, e, esize], unsigned);
        maxmin = if min then Min(maxmin, element) else Max(maxmin, element);

    V[d] = maxmin<esize-1:0>;

### C7.2.317 UMLAL, UMLAL2 (by element)

Unsigned Multiply-Add Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `UMLAL` instruction extracts vector elements from the lower half of the first source register, while the `UMLAL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Vector variant

`UMLAL{2} <Vd>, <Ta>, <Vn>, <Tb>, <Vm>, <Ts>[<index>]`

#### Decode for this encoding

```c
integer idxdsize = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean sub_op = (o2 == '1');
```

#### Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 4S when size = 01
- 2D when size = 10

The following encodings are reserved:

- size = 00.
• size = 11.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1

The following encodings are reserved:
- size = 00, Q = x.
- size = 11, Q = x.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:
- 0:Rm when size = 01
- M:Rm when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:
- H when size = 01
- S when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:
- H:L:M when size = 01
- H:L when size = 10

The following encodings are reserved:
- size = 00.
- size = 11.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(idxdsize) operand2 = V[m];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;

element2 = Int(Elem[operand2, index, esize], unsigned);
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    product = (element1*element2)<<2*esize-1:0;
    if sub_op then
        Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
    else

\[
\text{Elem[result, e, 2*esize]} = \text{Elem[operand3, e, 2*esize]} + \text{product};
\]

\[
\text{V[d]} = \text{result};
\]
### C7.2.318  UMLAL, UMLAL2 (vector)

Unsigned Multiply-Add Long (vector). This instruction multiplies the vector elements in the lower or upper half of the first source SIMD&FP register by the corresponding vector elements of the second source SIMD&FP register, and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The UMLAL instruction extracts vector elements from the lower half of the first source register, while the UMLAL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

#### Three registers, not all the same type variant

UMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

#### Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');
```

#### Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
bits(2*esize) accum;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    product = (element1*element2)<2*esize-1:0>;
    if sub_op then
        accum = Elem[operand3, e, 2*esize] - product;
    else
        accum = Elem[operand3, e, 2*esize] + product;
    Elem[result, e, 2*esize] = accum;
V[d] = result;
```
C7.2.319  UMLSL, UMLSL2 (by element)

Unsigned Multiply-Subtract Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The UMLSL instruction extracts vector elements from the lower half of the first source register, while the UMLSL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

UMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

Decode for this encoding

integer idxdszie = if H == '1' then 128 else 64;
integer index;
bit Rmhi;
case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');
boolean sub_op = (o2 == '1');

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
   [absent] when Q = 0
   [present] when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>  Is an arrangement specifier, encoded in the "size" field. It can have the following values:
   4S  when size = 01
   20  when size = 10

The following encodings are reserved:
   •  size = 00.
• size = 11.

<Vn>

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb>

Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4H</td>
<td>when size = 01, Q = 0</td>
</tr>
<tr>
<td>8H</td>
<td>when size = 01, Q = 1</td>
</tr>
<tr>
<td>2S</td>
<td>when size = 10, Q = 0</td>
</tr>
<tr>
<td>4S</td>
<td>when size = 10, Q = 1</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

• size = 00, Q = x.
• size = 11, Q = x.

<Vm>

Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:Rm</td>
<td>when size = 01</td>
</tr>
<tr>
<td>M:Rm</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

• size = 00.
• size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts>

Is an element size specifier, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>when size = 01</td>
</tr>
<tr>
<td>S</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

• size = 00.
• size = 11.

<index>

Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>H:L:M</td>
<td>when size = 01</td>
</tr>
<tr>
<td>H:L</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

The following encodings are reserved:

• size = 00.
• size = 11.

**Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(idxdsize) operand2 = V[m];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
element2 = Int(Elem[operand2, index, esize], unsigned);
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    product = (element1*element2)<2*esize-1:0>;
    if sub_op then
        Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
```

```
Elem[result, e, 2*size] = Elem[operand3, e, 2*size] + product;

V[d] = result;
C7.2.320  UMLSL, UMLSL2 (vector)

Unsigned Multiply-Subtract Long (vector). This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are unsigned integer values.

The UMLSL instruction extracts each source vector from the lower half of each source register, while the UMLSL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

UMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
    [absent] when Q = 0
    [present] when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>  Is an arrangement specifier, encoded in the "size" field. It can have the following values:
    8H  when size = 00
    4S  when size = 01
    2D  when size = 10

The encoding size = 11 is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
    8B  when size = 00, Q = 0
    16B when size = 00, Q = 1
When \( \text{size} = 01 \), \( Q = 0 \)

When \( \text{size} = 01 \), \( Q = 1 \)

When \( \text{size} = 10 \), \( Q = 0 \)

When \( \text{size} = 10 \), \( Q = 1 \)

The encoding \( \text{size} = 11 \), \( Q = x \) is reserved.

\(<Vm>\) Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) operand3 = V[d];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
bits(2*esize) accum;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    product = (element1*element2)<<2*esize-1:0>
    if sub_op then
        accum = Elem[operand3, e, 2*esize] - product;
    else
        accum = Elem[operand3, e, 2*esize] + product;
    Elem[result, e, 2*esize] = accum;
V[d] = result;
```

""
C7.2.321   UMOV

Unsigned Move vector element to general-purpose register. This instruction reads the unsigned integer from the source SIMD&FP register, zero-extends it to form a 32-bit or 64-bit value, and writes the result to the destination general-purpose register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias MOV (to general). See Alias conditions for details of when each alias is preferred.

32-bit variant

Applies when \( Q = 0 \).

\[
UMOV <Wd>, <Vn>.<Ts>[<index>]
\]

64-bit variant

Applies when \( Q = 1 \) && \( \text{imm5} = x1000 \).

\[
UMOV <Xd>, <Vn>.<Ts>[<index>]
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{integer } d &= \text{UInt}(Rd); \\
\text{integer } n &= \text{UInt}(Rn); \\
\text{integer } size; \\
\text{case } Q:\text{imm5 of} \\
&\quad \text{when '0xxxx1' size = 0; } \quad \text{UMOV Wd, Vn.B} \\
&\quad \text{when '0xxx10' size = 1; } \quad \text{UMOV Wd, Vn.H} \\
&\quad \text{when '0xx100' size = 2; } \quad \text{UMOV Wd, Vn.S} \\
&\quad \text{when '1x1000' size = 3; } \quad \text{UMOV Xd, Vn.D} \\
&\quad \text{otherwise UnallocatedEncoding();}
\end{align*}
\]

\[
\begin{align*}
\text{integer idxdsize} &= \text{if \text{imm5}<4> == '1' then 128 else 64;} \\
\text{integer index} &= \text{UInt}(\text{imm5}<4:\text{size}+1>); \\
\text{integer esize} &= 8 \ll \text{size}; \\
\text{integer datasize} &= \text{if } Q = '1' \text{ then 64 else 32;}
\end{align*}
\]

Alias conditions

\[
\begin{array}{ll}
\text{Alias} & \text{is preferred when} \\
\text{MOV (to general)} & \text{imm5} = 'x1000' \\
\text{MOV (to general)} & \text{imm5} = 'xx100'
\end{array}
\]

Assembler symbols

\(<Wd>\) \hspace{1cm} \text{Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.}

\(<Xd>\) \hspace{1cm} \text{Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.}
<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ts> For the 32-bit variant: is an element size specifier, encoded in the "imm5" field. It can have the following values:
  - B when imm5 = xxxx1
  - H when imm5 = xx10
  - S when imm5 = xx100
  The encoding imm5 = xx000 is reserved.

For the 64-bit variant: is an element size specifier, encoded in the "imm5" field. It can have the following values:
  - D when imm5 = x1000
  The following encodings are reserved:
    - imm5 = x0000
    - imm5 = xxxx1
    - imm5 = xxx10
    - imm5 = xx100.

<index> For the 32-bit variant: is the element index encoded in the "imm5" field. It can have the following values:
  - imm5<4:1> when imm5 = xxxx1
  - imm5<4:2> when imm5 = xx10
  - imm5<4:3> when imm5 = xx100
  The encoding imm5 = xx000 is reserved.

For the 64-bit variant: is the element index encoded in "imm5<4:3>".

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(idxdsize) operand = V[n];
X[d] = ZeroExtend(Elem[operand, index, esize], datasize);
```
C7.2.322  **UMULL, UMULL2 (by element)**

Unsigned Multiply Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The **UMULL** instruction extracts vector elements from the lower half of the first source register, while the **UMULL2** instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|31|30|29|28|27|26|25|24|23|22|21|20|19|16|15|14|13|12|11|10| 9 | 5 | 4 | 0 |
| 0 | Q | 1 | 0 | 1 | 1 | 1 | size | L | M | Rm | 0 | 1 | 0 | 0 | H | 0 | Rn | Rd |

### Vector variant

**UMULL[2]** <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

### Decode for this encoding

```plaintext
def integer idxdsize = if H == '1' then 128 else 64;
def integer index;
def bit Rmhi;
def case size of
  when '01' index = UInt(H:L:M); Rmhi = '0';
  when '10' index = UInt(H:L); Rmhi = M;
  otherwise UnallocatedEncoding();
def integer d = UInt(Rd);
def integer n = UInt(Rn);
def integer m = UInt(Rmhi:Rm);
def integer esize = 8 << UInt(size);
def integer datasize = 64;
def integer part = UInt(Q);
def integer elements = datasize DIV esize;
def boolean unsigned = (U == '1');
```

### Assembler symbols

- **2** Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
  - [absent] when Q = 0
  - [present] when Q = 1

- **<Vd>** Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

- **<Ta>** Is an arrangement specifier, encoded in the "size" field. It can have the following values:
  - **4S** when size = 01
  - **2D** when size = 10

The following encodings are reserved:
- **size = 00**.
- **size = 11**.
<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

* 4H when size = 01, Q = 0
* 8H when size = 01, Q = 1
* 2S when size = 10, Q = 0
* 4S when size = 10, Q = 1

The following encodings are reserved:

* size = 00, Q = x.
* size = 11, Q = x.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "size:M:Rm" field. It can have the following values:

* 0:Rm when size = 01
* M:Rm when size = 10

The following encodings are reserved:

* size = 00.
* size = 11.

Restricted to V0-V15 when element size <Ts> is H.

<Ts> Is an element size specifier, encoded in the "size" field. It can have the following values:

* H when size = 01
* S when size = 10

The following encodings are reserved:

* size = 00.
* size = 11.

<index> Is the element index, encoded in the "size:L:H:M" field. It can have the following values:

* H:L:M when size = 01
* H:L when size = 10

The following encodings are reserved:

* size = 00.
* size = 11.

Operation

`CheckFPAdvSIMDEnabled64();`
`bits(datasize) operand1 = Vpart[n, part];`
`bits(idxdsize) operand2 = V[m];`
`bits(2*datasize) result;`
`integer element1;`
`integer element2;`
`bits(2*esize) product;`
`element2 = Int(Elem[operand2, index, esize], unsigned);`
`for e = 0 to elements-1`
`element1 = Int(Elem[operand1, e, esize], unsigned);`
`product = (element1*element2)<2*esize-1:0>;`
`Elem[result, e, 2*esize] = product;`
`V[d] = result;`
C7.2.323   UMULL, UMULL2 (vector)

Unsigned Multiply long (vector). This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, places the result in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are unsigned integer values.

The UMULL instruction extracts each source vector from the lower half of each source register, while the UMULL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

UMULL{2} <Vd>,<Ta>, <Vn>,<Tb>, <Vm>,<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean unsigned = (U == '1');

Assembler symbols

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 18 17 16 | 15 14 13 12 | 11 10 9   | 5 4 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-----|-----|-----|
| 0           | Q           | 1           | 0           | 1           | 0           | size | 1 |
|             |             |             |             |             |             | Rm  | 1 | 1 | 0 | 0 | 0 |      | Rd |

0

Vd

Ta

Vn

Tb

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8H when size = 00
- 4S when size = 01
- 2D when size = 10

The encoding size = 11 is reserved.

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

&lt;Vm&gt; Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    Elem[result, e, 2*esize] = (element1*element2)<2*esize-1:0>;

V[d] = result;
```
C7.2.324   UQADD

Unsigned saturating Add. This instruction adds the values of corresponding elements of the two source SIMD&FP registers, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

\[
\begin{array}{cccccccccccc}
\hline
0 & 1 & 1 & 1 & 1 & 1 & 0 & | & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 5 & 4 & 0 & 0 & 0 & 0 & 1 & 1 & Rm & Rn & Rd
\end{array}
\]

U

Scalar variant

UQADD <V><d>, <V><m>, <V><n>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- integer esize = 8 << UInt(size);
- integer datasize = esize;
- integer elements = 1;
- boolean unsigned = (U == '1');

Vector

\[
\begin{array}{cccccccccccc}
\hline
0 & Q & 1 & 0 & 1 & 1 & 1 & 0 & | & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 5 & 4 & 0 & 0 & 0 & 0 & 1 & 1 & Rm & Rn & Rd
\end{array}
\]

U

Vector variant

UQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);
- if size:Q == '110' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;
- boolean unsigned = (U == '1');

Assembler symbols

- \(<V>\) Is a width specifier, encoded in the "size" field. It can have the following values:
  - B when size = 00
  - H when size = 01
  - S when size = 10
D when size = 11

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
integer sum;
boolean sat;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    sum = element1 + element2;
    (Elem[result, e, esize], sat) = SatQ(sum, esize, unsigned);
    if sat then FPSR.QC = '1';

V[d] = result;
```

```
C7.2.325 UQRSHL

Unsigned saturating Rounding Shift Left (register). This instruction takes each vector element of the first source SIMD&FP register, shifts the vector element by a value from the least significant byte of the corresponding vector element of the second source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are rounded. For truncated results, see **UQSHL (immediate)**.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
<tr>
<td>U</td>
<td>R</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Scalar variant**

UQRSHL <V><d>, <V><n>, <V><m>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 \* UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' \&\& size != '11' then ReservedValue();

**Vector**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
</tr>
<tr>
<td>U</td>
<td>R</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Vector variant**

UQRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 \* UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
Assembler symbols


Is a width specifier, encoded in the "size" field. It can have the following values:

B when size = 00
H when size = 01
S when size = 10
D when size = 11

\(<d>\) Is the number of the SIMD&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<m>\) Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

\(<Vn>\) Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Vm>\) Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

\(\text{CheckFPAdvSIMDEnabled64}()\);
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer round_const = 0;
integer shift;
integer element;
boolean sat;
for e = 0 to elements-1
  shift = SInt(Elem[operand2, e, esize]<7:0>);
  if rounding then
    round_conft = 1 << (-shift - 1);    // 0 for left shift, 2^(n-1) for right shift
    element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
  if saturating then
    (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
    if sat then FPSR.QC = '1';
  else
    Elem[result, e, esize] = element<esize-1:0>;
V[d] = result;
C7.2.326   UQRSHRN, UQRSHRN2

Unsigned saturating Rounded Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see UQRSHRN, UQRSHRN2.

The UQRSHRN instruction writes the vector to the lower half of the destination register and clears the upper half; while the UQRSHRN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15 14 13</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>immh</td>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

UQRSHRN <Vb><d>, <Va><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then ReservedValue();
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer elements = 1;
integer part = 0;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15 14 13</th>
<th>12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>immh</td>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant


Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
declared part = UInt(Q);
declared elements = datasize DIV esize;

declared shift = (2 * esize) - UInt(immh:immb);
declared round = (op == '1');
declared unsigned = (U == '1');

Assembler symbols

2
Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Rd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

8B when immh = 0001, Q = 0
16B when immh = 0001, Q = 1
4H when immh = 001x, Q = 0
8H when immh = 001x, Q = 1
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

8H when immh = 0001
4S when immh = 001x
2D when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

<Vb> Is the destination width specifier, encoded in the "immh" field. It can have the following values:

B when immh = 0001
H when immh = 001x
S when immh = 01xx

The following encodings are reserved:

• immh = 0000.
• immh = 1xxx.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in the "immh" field. It can have the following values:

H when immh = 0001
S when immh = 001x
D when immh = 01xx
The following encodings are reserved:
- \text{immh} = 0000.
- \text{immh} = 1xxx.

\text{<n>} Is the number of the first SIMD\&FP source register, encoded in the "Rn" field.

\text{<shift>} For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in the "immh:immb" field. It can have the following values:
- \(16\text{-UInt}(\text{immh}:\text{immb})\) when \(\text{immh} = 0001\)
- \(32\text{-UInt}(\text{immh}:\text{immb})\) when \(\text{immh} = 001x\)
- \(64\text{-UInt}(\text{immh}:\text{immb})\) when \(\text{immh} = 01xx\)

The following encodings are reserved:
- \text{immh} = 0000.
- \text{immh} = 1xxx.

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:
- \(16\text{-UInt}(\text{immh}:\text{immb})\) when \(\text{immh} = 0001\)
- \(32\text{-UInt}(\text{immh}:\text{immb})\) when \(\text{immh} = 001x\)
- \(64\text{-UInt}(\text{immh}:\text{immb})\) when \(\text{immh} = 01xx\)

See Advanced SIMD modified immediate on page C4-237 when \text{immh} = 0000.

The encoding \text{immh} = 1xxx is reserved.

**Operation for all encodings**

\begin{verbatim}
CheckFPAdvSIMDEnabled64();
bias(data.size*2) operand = V[n];
bias(data.size) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
boolean sat;
for e = 0 to elements-1
  element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
  (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
  if sat then FPSR.QC = '1';
Vpart[d, part] = result;
\end{verbatim}
C7.2.327 UQSHL (immediate)

Unsigned saturating Shift Left (immediate). This instruction takes each vector element in the source SIMD&FP register, shifts it by an immediate value, places the results in a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see UQRSHL.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

| 31 30 29 28| 27 26 25 24| 23 22 | 19 18 16| 15 14 13 12| 11 10 9 | 5 4 | 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0 1 1 1 1 1 1 0 | =0000 | immh | 0 1 1 1 0 | Rd |

Scalar variant

UQSHL <V><d>, <V><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = esize;
integer elements = 1;

integer shift = UInt(immh:immb) - esize;

boolean src_unsigned;
boolean dst_unsigned;
case op:U of
  when '00' UnallocatedEncoding();
  when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
  when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
  when '11' src_unsigned = TRUE; dst_unsigned = TRUE;
end;

Vector

| 31 30 29 28| 27 26 25 24| 23 22 | 19 18 16| 15 14 13 12| 11 10 9 | 5 4 | 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0 0 1 0 1 1 1 0 | =0000 | immh | 0 1 1 0 | Rd |

Vector variant

UQSHL <Vd>.<T>, <Vn>.<T>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer shift = UInt(immh:immb) - esize;

boolean src_unsigned;
boolean dst_unsigned;
case op:U of
  when '00' UnallocatedEncoding();
  when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
  when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
  when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
  B when immh = 0001
  H when immh = 001x
  S when immh = 01xx
  D when immh = 1xxx
The encoding immh = 0000 is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
  8B when immh = 0001, Q = 0
  16B when immh = 0001, Q = 1
  4H when immh = 001x, Q = 0
  8H when immh = 001x, Q = 1
  2S when immh = 01xx, Q = 0
  4S when immh = 01xx, Q = 1
  2D when immh = 1xxx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the left shift amount, in the range 0 to the operand width in bits minus 1,
encoded in the "immh:immb" field. It can have the following values:
(UInt(immh:immb)-8) when immh = 0001
(UInt(immh:immb)-16) when immh = 001x
(UInt(immh:immb)-32) when immh = 01xx
(UInt(immh:immb)-64) when immh = 1xxx
The encoding immh = 0000 is reserved.
For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1,
encoded in the "immh:immb" field. It can have the following values:
(UInt(immh:immb)-8) when immh = 0001
(UInt(immh:immb)-16) when immh = 001x
(UInt(immh:immb)-32) when immh = 01xx
(UInt(immh:immb)-64) when immh = 1xxx
Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
integer element;
boolean sat;

for e = 0 to elements-1
    element = Int(Elem[operand, e, esize], src_unsigned) << shift;
    (Elem[result, e, esize], sat) = SatQ(element, esize, dst_unsigned);
    if sat then FPSR.QC = '1';

V[d] = result;
C7.2.328  UQSHL (register)

Unsigned saturating Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts the element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are truncated. For rounded results, see UQRSHL.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0</td>
<td>size 1</td>
<td>Rm 0 1 0 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

UQSHL <V><d>, <V><n>, <V><m>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' && size != '11' then ReservedValue();
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>1</td>
<td>1 1 1 0</td>
<td>size 1</td>
<td>Rm 0 1 0 1 1</td>
<td>Rn</td>
</tr>
</tbody>
</table>
```

**Vector variant**

UQSHL <Vd>.<T>, <Vn>.<T>, <Vn>.<T>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
```
Assembler symbols

&lt;V&gt; Is a width specifier, encoded in the "size" field. It can have the following values:

- B when size = 00
- H when size = 01
- S when size = 10
- D when size = 11

&lt;d&gt; Is the number of the SIMD&FP destination register, in the "Rd" field.

&lt;n&gt; Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

&lt;m&gt; Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

&lt;Vd&gt; Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

&lt;Vn&gt; Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

&lt;Vm&gt; Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

&lt;T&gt; Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

&lt;Vn&gt; Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

&lt;Vm&gt; Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;

for e = 0 to elements-1
    shift = SInt(Elem[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1);  // 0 for left shift, 2^(n-1) for right shift
        element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
        if saturating then
            (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
            if sat then FPSR.QC = '1';
            else
                Elem[result, e, esize] = element<esize-1:0>;
    else
        Elem[result, e, esize] = element<esize-1:0>;

V[d] = result;
```

Operation for all encodings
C7.2.329   **UQSHRN, UQSHRN2**

Unsigned saturating Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see **UQRSHRN, UQRSHRN2**.

The **UQSHRN** instruction writes the vector to the lower half of the destination register and clears the upper half, while the **UQSHRN2** instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>[19 18]</th>
<th>[16 15 14 13 12]</th>
<th>[11 10 9]</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td>1 0 0 1 0 1</td>
<td>Rd</td>
<td>Rn</td>
</tr>
</tbody>
</table>

**Scalar variant**

UQSHRN <Vb><cb>, <Va><n>, #<shift>

**Decode for this encoding**

```plaintext
type d = UInt(Rd);
type n = UInt(Rn);

if immh == '0000' then ReservedValue();
if immh<3> == '1' then ReservedValue();
type esize = 8 << HighestSetBit(immh);
type datatsize = esize;
type elements = 1;
type part = 0;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');
```

**Vector**

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>[19 18]</th>
<th>[16 15 14 13 12]</th>
<th>[11 10 9]</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td>1 0 0 1 0 1</td>
<td>Rd</td>
<td>Rn</td>
</tr>
</tbody>
</table>

**Vector variant**

UQSHRN2 <Vb><Tb>, <Vn><Ta>, #<shift>

**Decode for this encoding**

```plaintext
type d = UInt(Rd);
type n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
```
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = (2 * esize) - UInt(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "immm:Q" field. It can have the following values:

8B when immh = 0001, Q = 0
16B when immh = 0001, Q = 1
4H when immh = 001x, Q = 0
8H when immh = 001x, Q = 1
2S when immh = 01xx, Q = 0
4S when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "immm" field. It can have the following values:

8H when immh = 0001
4S when immh = 001x
2D when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

<Vb> Is the destination width specifier, encoded in the "immm" field. It can have the following values:

8 when immh = 0001
H when immh = 001x
S when immh = 01xx

The following encodings are reserved:
• immh = 0000.
• immh = 1xxx.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<a> Is the source width specifier, encoded in the "immm" field. It can have the following values:

H when immh = 0001
S when immh = 001x
D when immh = 01xx
The following encodings are reserved:
- \( \text{immh} = 0000 \).
- \( \text{immh} = 1xxx \).

\( <n> \) is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\( <\text{shift}> \) For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in the "immh:immb" field. It can have the following values:
- (16-\( \text{UInt}(\text{immh}:\text{immb}) \)) when \( \text{immh} = 0001 \)
- (32-\( \text{UInt}(\text{immh}:\text{immb}) \)) when \( \text{immh} = 001x \)
- (64-\( \text{UInt}(\text{immh}:\text{immb}) \)) when \( \text{immh} = 01xx \)

The following encodings are reserved:
- \( \text{immh} = 0000 \).
- \( \text{immh} = 1xxx \).

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in the "immh:immb" field. It can have the following values:
- (16-\( \text{UInt}(\text{immh}:\text{immb}) \)) when \( \text{immh} = 0001 \)
- (32-\( \text{UInt}(\text{immh}:\text{immb}) \)) when \( \text{immh} = 001x \)
- (64-\( \text{UInt}(\text{immh}:\text{immb}) \)) when \( \text{immh} = 01xx \)

See Advanced SIMD modified immediate on page C4-237 when \( \text{immh} = 0000 \).

The encoding \( \text{immh} = 1xxx \) is reserved.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize*2) operand = V[n];
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
boolean sat;
for e = 0 to elements-1
element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
(Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
if sat then FPSR.QC = '1';
Vpart[d, part] = result;
```

C7.2.330 UQSUB

Unsigned saturating Subtract. This instruction subtracts the element values of the second source SIMD&FP register from the corresponding element values of the first source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>16 15 14 13 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
</tr>
<tr>
<td>0 0 1 0 1 1</td>
<td>Rn</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

UQSUB <V><d>, <V><n>, <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>16 15 14 13 12 11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 0</td>
<td>size</td>
<td>1</td>
<td>Rm</td>
</tr>
<tr>
<td>0 0 1 0 1 1</td>
<td>Rn</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

UQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<V> Is a width specifier, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>when size = 00</td>
</tr>
<tr>
<td>H</td>
<td>when size = 01</td>
</tr>
<tr>
<td>S</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>
D when size = 11

<\d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<\n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<\m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<\Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<\T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8B when size = 00, Q = 0
- 16B when size = 00, Q = 1
- 4H when size = 01, Q = 0
- 8H when size = 01, Q = 1
- 2S when size = 10, Q = 0
- 4S when size = 10, Q = 1
- 2D when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<\Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<\Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
b屡s(datasize) operand2 = V[m];
b屡s(datasize) result;
integer element1;
integer element2;
integer diff;
boolean sat;

for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    diff = element1 - element2;
    (Elem[result, e, esize], sat) = SatQ(diff, esize, unsigned);
    if sat then FPSR.QC = '1';

V[d] = result;
```

C7.2.331  **UQXTN, UQXTN2**

Unsigned saturating extract Narrow. This instruction reads each vector element from the source SIMD&FP register, saturates each value to half the original width, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

If saturation occurs, the cumulative saturation bit FPSR.QC is set.

The UQXTN instruction writes the vector to the lower half of the destination register and clears the upper half, while the UQXTN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0    1   1 1 1 1 0</td>
<td>size 1 0 0 0 0</td>
<td>1 0 1 0 0</td>
<td>1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

UQXTN <Vb><dT>, <Va><n>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = esize;
integer part = 0;
exteger elements = 1;
boolean unsigned = (U == '1');
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0    1   1 1 1 0</td>
<td>size 1 0 0 0 0</td>
<td>1 0 1 0 0</td>
<td>1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

UQXTN{2} <Vb>.<Tb>, <Vn>.<Ta>

**Decode for this encoding**

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);

if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
exteger elements = datasize DIV esize;
boolean unsigned = (U == '1');
```
Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent] when Q = 0
- [present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- 8 when size = 00, Q = 0
- 16 when size = 00, Q = 1
- 4 when size = 01, Q = 0
- 8 when size = 01, Q = 1
- 2 when size = 10, Q = 0
- 4 when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

- 8 when size = 00
- 4 when size = 01
- 2 when size = 10

The encoding size = 11 is reserved.

<Vb> Is the destination width specifier, encoded in the "size" field. It can have the following values:

- B when size = 00
- H when size = 01
- S when size = 10

The encoding size = 11 is reserved.

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Va> Is the source width specifier, encoded in the "size" field. It can have the following values:

- H when size = 00
- S when size = 01
- D when size = 10

The encoding size = 11 is reserved.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand = V[n];
bits(datasize) result;
bits(2*esize) element;
boolean sat;
for e = 0 to elements-1
  element = Elem[operand, e, 2*esize];
  (Elem[result, e, esize], sat) = SatQ(Int(element, unsigned), esize, unsigned);
if sat then FPSR.QC = '1';

Vpart[d, part] = result;
C7.2.332 URECPE

Unsigned Reciprocal Estimate. This instruction reads each vector element from the source SIMD&FP register, calculates an approximate inverse for the unsigned integer value, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vector variant

URECPE <Vd>.<T>, <Vn>.<T>

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(32) element;
for e = 0 to elements-1
    element = Elem[operand, e, 32];
    Elem[result, e, 32] = UnsignedRecipEstimate(element);
V[d] = result;
C7.2.333   URHADD

Unsigned Rounding Halving Add. This instruction adds corresponding unsigned integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are rounded. For truncated results, see UHADD.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers of the same type variant

URHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');

Assembler symbols

<Vd>     Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>    Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B      when size = 00, Q = 0
16B     when size = 00, Q = 1
4H      when size = 01, Q = 0
8H      when size = 01, Q = 1
2S      when size = 10, Q = 0
4S      when size = 10, Q = 1
The encoding size = 11, Q = x is reserved.
<Vn>     Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
<Vm>     Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
integer element1;
integer element2;
for e = 0 to elements-1
  element1 = int(Operand1[e, esize], unsigned);
  element2 = int(Operand2[e, esize], unsigned);
  Elem[result, e, esize] = (element1+element2+1)<esize:1>;

V[d] = result;
C7.2.334   URSHL

Unsigned Rounding Shift Left (register). This instruction takes each element in the vector of the first source
SIMD&FP register, shifts the vector element by a value from the least significant byte of the corresponding element
of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination
SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a rounding right shift.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state
and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>R</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

URSHL <V><d>, <V><n>, <V><m>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' && size != '11' then ReservedValue();

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>R</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

URSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
Assembler symbols

\(<V>\) Is a width specifier, encoded in the "size" field. It can have the following values:

- \(D\) when size = 11

The following encodings are reserved:

- size = 0x.
- size = 10.

\(<d>\) Is the number of the SIMD&FP destination register, in the "Rd" field.

\(<n>\) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\(<m>\) Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

\(<Vd>\) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\(<T>\) Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- \(8B\) when size = 00, Q = 0
- \(16B\) when size = 00, Q = 1
- \(4H\) when size = 01, Q = 0
- \(8H\) when size = 01, Q = 1
- \(2S\) when size = 10, Q = 0
- \(4S\) when size = 10, Q = 1
- \(2D\) when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

\(<Vn>\) Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Vm>\) Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V\[n\];
bits(datasize) operand2 = V\[m\];
bits(datasize) result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;
for e = 0 to elements-1
    shift = SInt(Elem[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
        element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
        if saturating then
            (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
            if sat then FPSR.QC = '1';
        else
            Elem[result, e, esize] = element<esize-1:0>;
    else
        Elem[result, e, esize] = element<esize-1:0>;

V[d] = result;
```

C7.2.335   URSHR

Unsigned Rounding Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see USHR.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

Scalar variant

URSHR <V><d>, <V><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');

Vector

Vector variant

URSHR <Vd>.<T>, <Vn>.<T>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
Assembler symbols

\<V>\ Is a width specifier, encoded in the "immh" field. It can have the following values:
\[D\text{ when }\text{immh} = 1xxx\]
The encoding \(\text{immh} = 0xxx\) is reserved.

\<d>\ Is the number of the SIMD&FP destination register, in the "Rd" field.

\<n>\ Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

\<Vd>\ Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

\<T>\ Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
\[8B\text{ when }\text{immh} = 0001, \text{Q} = 0\]
\[16B\text{ when }\text{immh} = 0001, \text{Q} = 1\]
\[4H\text{ when }\text{immh} = 001x, \text{Q} = 0\]
\[8H\text{ when }\text{immh} = 001x, \text{Q} = 1\]
\[2S\text{ when }\text{immh} = 01xx, \text{Q} = 0\]
\[4S\text{ when }\text{immh} = 01xx, \text{Q} = 1\]
\[2D\text{ when }\text{immh} = 1xxx, \text{Q} = 1\]
See Advanced SIMD modified immediate on page C4-237 when \(\text{immh} = 0000, \text{Q} = x\).
The encoding \(\text{immh} = 1xxx, \text{Q} = 0\) is reserved.

\<Vn>\ Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\<shift>\ For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:
\[(128-\text{UInt}(\text{immh:immb}))\text{ when }\text{immh} = 1xxx\]
The encoding \(\text{immh} = 0xxx\) is reserved.
For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:
\[(16-\text{UInt}(\text{immh:immb}))\text{ when }\text{immh} = 0001\]
\[(32-\text{UInt}(\text{immh:immb}))\text{ when }\text{immh} = 001x\]
\[(64-\text{UInt}(\text{immh:immb}))\text{ when }\text{immh} = 01xx\]
\[(128-\text{UInt}(\text{immh:immb}))\text{ when }\text{immh} = 1xxx\]
See Advanced SIMD modified immediate on page C4-237 when \(\text{immh} = 0000\).

Operation for all encodings

\[\text{CheckFPAdvSIMDEnabled64}();\]
\[\text{bits}(\text{datasize})\text{ operand} = V[n];\]
\[\text{bits}(\text{datasize})\text{ operand2};\]
\[\text{bits}(\text{datasize})\text{ result};\]
\[\text{integer\ round\_const} = \text{if round then } (1 << (\text{shift - 1}))\text{ else 0};\]
\[\text{integer\ element};\]
\[\text{operand2} = \text{if accumulate then } V[d]\text{ else } \text{Zeros}();\]
\[\text{for } e = 0 \text{ to elements-1}\]
\[\text{element} = (\text{Int}(\text{Elem}[\text{operand}, e, \text{esize}], \text{unsigned}) + \text{round\_const}) >> \text{shift};\]
\[\text{Elem}[\text{result}, e, \text{esize}] = \text{Elem}[\text{operand2}, e, \text{esize}] + \text{element<esize-1:0>};\]
\[V[d] = \text{result};\]
C7.2.336   URSQRTE

Unsigned Reciprocal Square Root Estimate. This instruction reads each vector element from the source SIMD&FP register, calculates an approximate inverse square root for each value, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Q 1 0 1 1 0 1</td>
<td>sz 1 0 0 0 1 1 0 0</td>
<td>1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Rn Rd

Vector variant

URSQRTE <Vd>,<T>, <Vn>,<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if sz == '1' then ReservedValue();
integer esize = 32;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

Assembler symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "sz:Q" field. It can have the following values:

- 25 when sz = 0, Q = 0
- 45 when sz = 0, Q = 1

The encoding sz = 1, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;
bits(32) element;

for e = 0 to elements-1
    element = Elem[operand, e, 32];
    Elem[result, e, 32] = UnsignedRSqrtEstimate(element);
V[d] = result;
C7.2.337 URSRA

Unsigned Rounding Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see USRA.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td>0 0 1 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

URSRA <V><d>, <V><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U =='1');
boolean round = (o1 =='1');
boolean accumulate = (o0 =='1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 1 0</td>
<td>!=0000</td>
<td>immh</td>
<td>0 0 1 1 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

URSRA <Vd>.<T>, <Vn>.<T>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh>3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U =='1');
boolean round = (o1 =='1');
boolean accumulate = (o0 =='1');
Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
- D when immh = 1xxx
- The encoding immh = 0xxx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1
- 2D when immh = 1xxx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
- The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:
- (128-UInt(immh:immb)) when immh = 1xxx
- The encoding immh = 0xxx is reserved.

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:
- (16-UInt(immh:immb)) when immh = 0001
- (32-UInt(immh:immb)) when immh = 001x
- (64-UInt(immh:immb)) when immh = 01xx
- (128-UInt(immh:immb)) when immh = 1xxx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2;
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
  element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
  Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
V[d] = result;
C7.2.338 USHL

Unsigned Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts each element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a truncating right shift. For a rounding shift, see URSHL.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**Scalar**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 1 0 size 1</td>
<td>Rm 0 1 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Scalar variant**

USHL <V><db>, <V><m>, <V><m>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
if S == '0' && size != '11' then ReservedValue();
```

**Vector**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 0 size 1</td>
<td>Rm 0 1 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Vector variant**

USHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

**Decode for this encoding**

```java
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
boolean unsigned = (U == '1');
boolean rounding = (R == '1');
boolean saturating = (S == '1');
```
Assembler symbols
</v> Is a width specifier, encoded in the "size" field. It can have the following values:
D when size = 11
The following encodings are reserved:
• size = 0x.
• size = 10.
</d> Is the number of the SIMD&FP destination register, in the "Rd" field.
</n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
</m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
</vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
</T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1
2D when size = 11, Q = 1
The encoding size = 11, Q = 0 is reserved.
</vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
</vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation for all encodings

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer round_const = 0;
integer shift;
integer element;
boolean sat;
for e = 0 to elements-1
    shift = SInt(Elem[operand2, e, esize]<7:0>);
    if rounding then
        round_const = 1 << (-shift - 1);  // 0 for left shift, 2^(n-1) for right shift
        element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
        if saturating then
            (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
            if sat then FPSR.QC = '1';
        else
            Elem[result, e, esize] = element<esize-1:0>;
    
V[d] = result;
```

```
C7.2.339  USHLL, USHLL2

Unsigned Shift Left Long (immediate). This instruction reads each vector element in the lower or upper half of the source SIMD&FP register, shifts the unsigned integer value left by the specified number of bits, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The USHLL instruction extracts vector elements from the lower half of the source register, while the USHLL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias UXTL, UXTL2. See Alias conditions for details of when each alias is preferred.

![Instruction Format](attachment:image.png)

**Vector variant**

USHLL[2] <Vd>.<Ta>, <Vn>.<Tb>, #<shift>

**Decode for this encoding**

```c
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3> == '1' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

integer shift = UInt(immh:immb) - esize;
boolean unsigned = (U == '1');
```

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>UXTL, UXTL2</td>
<td>immb == '000' &amp; BitCount(immh) == 1</td>
</tr>
</tbody>
</table>

**Assembler symbols**

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

- [absent]  when Q = 0
- [present]  when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>  Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>8H</td>
<td>immh = 0001</td>
</tr>
<tr>
<td>4S</td>
<td>immh = 001x</td>
</tr>
</tbody>
</table>
2D when immh = 01xx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

\(<Vn>\) Is the name of the SIMD&FP source register, encoded in the "Rn" field.

\(<Tb>\) Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
- 8B when immh = 0001, Q = 0
- 16B when immh = 0001, Q = 1
- 4H when immh = 001x, Q = 0
- 8H when immh = 001x, Q = 1
- 2S when immh = 01xx, Q = 0
- 4S when immh = 01xx, Q = 1
See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

\(<\text{shift}>\) Is the left shift amount, in the range 0 to the source element width in bits minus 1, encoded in the "immh:immb" field. It can have the following values:
- (UInt(immh:immb)-8) when immh = 0001
- (UInt(immh:immb)-16) when immh = 001x
- (UInt(immh:immb)-32) when immh = 01xx
See Advanced SIMD modified immediate on page C4-237 when immh = 0000.
The encoding immh = 1xxx is reserved.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
b bits(datasize) operand = Vpart[n, part];
b bits(datasize*2) result;
integer element;
for e = 0 to elements-1
    element = Int(Elem(operand, e, esize), unsigned) << shift;
    Elem[result, e, 2*esize] = element<2*esize-1:0>;
V[d] = result;
```
C7.2.340 USHR

Unsigned Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see URSHR.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 1 1 1 0</td>
<td>!=0000</td>
<td>immb 0 0 0 0 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

USHR <V><d>, <V><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 1 1 1 0</td>
<td>!=0000</td>
<td>immb 0 0 0 0 0 0 1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

USHR <Vd>.<T>, <Vn>.<T>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
Assembler symbols

<V> Is a width specifier, encoded in the "immh" field. It can have the following values:
  D when immh = 1xxx
  The encoding immh = 0xxx is reserved.

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
  8B when immh = 0001, Q = 0
  16B when immh = 0001, Q = 1
  4H when immh = 001x, Q = 0
  8H when immh = 001x, Q = 1
  2S when immh = 01xx, Q = 0
  4S when immh = 01xx, Q = 1
  2D when immh = 1xxx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
  The encoding immh = 1xxx, Q = 0 is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:
  (128-UInt(immh:immb)) when immh = 1xxx
  The encoding immh = 0xxx is reserved.
  For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:
  (16-UInt(immh:immb)) when immh = 0001
  (32-UInt(immh:immb)) when immh = 001x
  (64-UInt(immh:immb)) when immh = 01xx
  (128-UInt(immh:immb)) when immh = 1xxx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000.

Operation for all encodings

CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2;
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;

operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
  element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
  Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
V[d] = result;
C7.2.341 USQADD

Unsigned saturating Accumulate of Signed value. This instruction adds the signed integer values of the vector elements in the source SIMD&FP register to corresponding unsigned integer values of the vector elements in the destination SIMD&FP register, and accumulates the resulting unsigned integer values with the vector elements of the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 0</td>
<td>size 1 0 0 0 0 0 1 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Scalar variant

USQADD <V><d>, <V><n>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

integer esize = 8 << UInt(size);
integer datasize = esize;
integer elements = 1;

boolean unsigned = (U == ’1’);

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q 1 0 1 1 1 0</td>
<td>size 1 0 0 0 0 0 1 1 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vector variant

USQADD <Vd>.<T>, <Vn>.<T>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if size:Q == ’110’ then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == ’1’ then 128 else 64;
integer elements = datasize DIV esize;

boolean unsigned = (U == ’1’);

Assembler symbols

<V> Is a width specifier, encoded in the “size” field. It can have the following values:

8 when size = 00
H  when size = 01
S  when size = 10
D  when size = 11

<db> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<rn> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
<vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<ti> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
   8B  when size = 00, Q = 0
   16B when size = 00, Q = 1
   4H  when size = 01, Q = 0
   8H  when size = 01, Q = 1
   2S  when size = 10, Q = 0
   4S  when size = 10, Q = 1
   2D  when size = 11, Q = 1
   The encoding size = 11, Q = 0 is reserved.
<vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) result;

bits(datasize) operand2 = V[d];
integer op1;
integer op2;
boolean sat;

for e = 0 to elements-1
   op1 = Int(Elem[operand, e, esize], !unsigned);
   op2 = Int(Elem[operand2, e, esize], unsigned);
   (Elem[result, e, esize], sat) = SatQ(op1 + op2, esize, unsigned);
   if sat then FPSR.QC = '1';
V[d] = result;
```

C7.2.342  USRA

Unsigned Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see URSRA.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Scalar

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>!=0000</td>
</tr>
</tbody>
</table>

Scalar variant

USRA <V><d>, <V><n>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh<3> != '1' then ReservedValue();
integer esize = 8 << 3;
integer datasize = esize;
integer elements = 1;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');

Vector

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22</th>
<th>19 18</th>
<th>16 15 14 13 12</th>
<th>11 10 9</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>!=0000</td>
</tr>
</tbody>
</table>

Vector variant

USRA <Vd>.<T>, <Vn>.<T>, #<shift>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE "Advanced SIMD modified immediate";
if immh<3>:Q == '10' then ReservedValue();
integer esize = 8 << HighestSetBit(immh);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer shift = (esize * 2) - UInt(immh:immb);
boolean unsigned = (U == '1');
boolean round = (o1 == '1');
boolean accumulate = (o0 == '1');
**Assembler symbols**

- `<V>` is a width specifier, encoded in the "immh" field. It can have the following values:
  - D when `immh = 1xxx`
  - The encoding `immh = 0xxx` is reserved.

- `<d>` is the number of the SIMD&FP destination register, in the "Rd" field.

- `<n>` is the number of the first SIMD&FP source register, encoded in the "Rn" field.

- `<Vd>` is the name of the SIMD&FP destination register, encoded in the "Rd" field.

- `<T>` is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:
  - 8B when `immh = 0001`, `Q = 0`
  - 16B when `immh = 0001`, `Q = 1`
  - 4H when `immh = 001x`, `Q = 0`
  - 8H when `immh = 001x`, `Q = 1`
  - 2S when `immh = 01xx`, `Q = 0`
  - 4S when `immh = 01xx`, `Q = 1`
  - 2D when `immh = 1xxx`, `Q = 1`

  See *Advanced SIMD modified immediate on page C4-237* when `immh = 0000`, `Q = x`.

  - The encoding `immh = 1xxx`, `Q = 0` is reserved.

- `<Vn>` is the name of the SIMD&FP source register, encoded in the "Rn" field.

- `<shift>` For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in the "immh:immb" field. It can have the following values:

  - `(128-UInt(immh:immb))` when `immh = 1xxx`

  - The encoding `immh = 0xxx` is reserved.

  For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in the "immh:immb" field. It can have the following values:

    - `(16-UInt(immh:immb))` when `immh = 0001`
    - `(32-UInt(immh:immb))` when `immh = 001x`
    - `(64-UInt(immh:immb))` when `immh = 01xx`
    - `(128-UInt(immh:immb))` when `immh = 1xxx`

  See *Advanced SIMD modified immediate on page C4-237* when `immh = 0000`.

**Operation for all encodings**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n];
bits(datasize) operand2;
bits(datasize) result;
integer round_const = if round then (1 << (shift - 1)) else 0;
integer element;
operand2 = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
    Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
V[d] = result;
```

---

*Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.*

*Non-Confidential*
C7.2.343  USUBL, USUBL2

Unsigned Subtract Long. This instruction subtracts each vector element in the lower or upper half of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The destination vector elements are twice as long as the source vector elements.

The USUBL instruction extracts each source vector from the lower half of each source register, while the USUBL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant
USUBL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '11' then ReservedValue();
integer esize = 8 « UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>  Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H  when size = 00
4S  when size = 01
2D  when size = 10

The encoding size = 11 is reserved.

<Vn>  Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb>  Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

88  when size = 00, Q = 0
168  when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<\m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part];
bits(datasize) operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
  element1 = Int(Elem[operand1, e, esize], unsigned);
  element2 = Int(Elem[operand2, e, esize], unsigned);
  if sub_op then
    sum = element1 - element2;
  else
    sum = element1 + element2;
  Elem[result, e, 2*esize] = sum<2*esize-1:0>;

V[d] = result;
C7.2.344 USUBW, USUBW2

Unsigned Subtract Wide. This instruction subtracts each vector element of the second source SIMD&FP register from the corresponding vector element in the lower or upper half of the first source SIMD&FP register, places the result in a vector, and writes the vector to the SIMD&FP destination register. All the values in this instruction are signed integer values.

The vector elements of the destination register and the first source register are twice as long as the vector elements of the second source register.

The USUBW instruction extracts vector elements from the lower half of the first source register, while the USUBW2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Three registers, not all the same type variant

USUBW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>

Decode for this encoding

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size == '11' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = 64;
integer part = UInt(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');

Assembler symbols

2          Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:
[item] absen when Q = 0
[item] present when Q = 1

<Vd>     Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>     Is an arrangement specifier, encoded in the "size" field. It can have the following values:
          8H when size = 00
          45 when size = 01
          2D when size = 10
The encoding size = 11 is reserved.

<Vn>     Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>     Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
<Tb> is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

- **8B** when size = 00, Q = 0
- **16B** when size = 00, Q = 1
- **4H** when size = 01, Q = 0
- **8H** when size = 01, Q = 1
- **2S** when size = 10, Q = 0
- **4S** when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

### Operation

```c
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand1 = V[n];
bits(datasize) operand2 = Vpart[m, part];
integer element1;
integer element2;
integer sum;
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, 2*esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    Elem[result, e, 2*esize] = sum<2*esize-1:0>;
V[d] = result;
```

This operation checks if Advanced SIMD is enabled, then it processes the elements of the operations by comparing or adding them as specified by `sub_op`, and stores the result in the appropriate element of the `V` register.
C7.2.345  UXTL, UXTL2

Unsigned extend Long. This instruction copies each vector element from the lower or upper half of the source SIMD&FP register into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The UXTL instruction extracts vector elements from the lower half of the source register, while the UXTL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is an alias of the USHLL, USHLL2 instruction. This means that:

• The encodings in this description are named to match the encodings of USHLL, USHLL2.
• The description of USHLL, USHLL2 gives the operational pseudocode for this instruction.

Vector variant

UXTL{2} <Vd>.<Ta>, <Vn>.<Tb>

is equivalent to

USHLL{2} <Vd>.<Ta>, <Vn>.<Tb>, #0

and is the preferred disassembly when BitCount(immh) == 1.

Assembler symbols

2  Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent]  when Q = 0
[present]  when Q = 1

<Vd>  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>  Is an arrangement specifier, encoded in the "immh" field. It can have the following values:

8H  when immh = 0001
4S  when immh = 001x
2D  when immh = 01xx

See Advanced SIMD modified immediate on page C4-237 when immh = 0000. The encoding immh = 1xxx is reserved.

<Vn>  Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb>  Is an arrangement specifier, encoded in the "immh:Q" field. It can have the following values:

8B  when immh = 0001, Q = 0
16B  when immh = 0001, Q = 1
4H  when immh = 001x, Q = 0
8H  when immh = 001x, Q = 1
25 when immh = 01xx, Q = 0
45 when immh = 01xx, Q = 1

See Advanced SIMD modified immediate on page C4-237 when immh = 0000, Q = x.
The encoding immh = 1xxx, Q = x is reserved.

Operation

The description of USHLL, USHLL2 gives the operational pseudocode for this instruction.
C7.2.346  UZP1

Unzip vectors (primary). This instruction reads corresponding even-numbered vector elements from the two source SIMD&FP registers, starting at zero, places the result from the first source register into consecutive elements in the lower half of a vector, and the result from the second source register into consecutive elements in the upper half of a vector, and writes the vector to the destination SIMD&FP register.

--- Note ---

This instruction can be used with UZP2 to de-interleave two vectors.

The following figure shows an example of the operation of UZP1 and UZP2 with the arrangement specifier 8B.

![Vector Operations Diagram]

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant

UZP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer part = UInt(op);
```

Assembler symbols

- `<Vd>`: Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>`: Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
The encoding size = 11, Q = 0 is reserved.

<n> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();

bits(datasize) operand1 = V<n>;
bits(datasize) operandh = V<m>;
bits(datasize) result;
integer e;

bits(datasize*2) zipped = operandh:operand1;
for e = 0 to elements-1
    Elem[result, e, esize] = Elem[zipped, 2*e+part, esize];

V<d> = result;
```
C7.2.347  UZP2

Unzip vectors (secondary). This instruction reads corresponding odd-numbered vector elements from the two source SIMD&FP registers, places the result from the first source register into consecutive elements in the lower half of a vector, and the result from the second source register into consecutive elements in the upper half of a vector, and writes the vector to the destination SIMD&FP register.

Note
This instruction can be used with UZP1 to de-interleave two vectors.

The following figure shows an example of the operation of UZP1 and UZP2 with the arrangement specifier 8B.

```
| Vn | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| Vm | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
```

```
UZP1.8, doubleword
```

```
Vd | B6 | B4 | B2 | B0 | A6 | A4 | A2 | A0 |
```

```
UZP2.8, doubleword
```

```
Vd | B7 | B5 | B3 | B1 | A7 | A5 | A3 | A1 |
```

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant
UZP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

- integer d = UInt(Rd);
- integer n = UInt(Rn);
- integer m = UInt(Rm);

if size:Q == '110' then ReservedValue();
- integer esize = 8 << UInt(size);
- integer datasize = if Q == '1' then 128 else 64;
- integer elements = datasize DIV esize;
- integer part = UInt(op);

Assembler symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - 8B when size = 00, Q = 0
  - 16B when size = 00, Q = 1
  - 4H when size = 01, Q = 0
  - 8H when size = 01, Q = 1
  - 2S when size = 10, Q = 0
The encoding size = 11, Q = 0 is reserved.

\(<Vn>\) Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

\(<Vm>\) Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bias(datasize) operand1 = V[n];
bias(datasize) operandh = V[m];
bias(datasize) result;
integer e;

bias(datasize*2) zipped = operandh:operand1;
for e = 0 to elements-1
    Elem[result, e, esize] = Elem[zipped, 2*e+part, esize];

V[d] = result;
```

C7.2.348 XTN, XTN2

Extract Narrow. This instruction reads each vector element from the source SIMD&FP register, narrows each value to half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements.

The XTN instruction writes the vector to the lower half of the destination register and clears the upper half, while the XTN2 instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>size</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
```

Vector variant

XTN(2) <Vd>.<Tb>, <Vn>.<Ta>

Decode for this encoding

Integer d = UInt(Rd);
Integer n = UInt(Rn);

if size == '11' then ReservedValue();
Integer esize = 8 << UInt(size);
Integer datasize = 64;
Integer part = UInt(Q);
Integer elements = datasize DIV esize;

Assembler symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in the "Q" field. It can have the following values:

[absent] when Q = 0
[present] when Q = 1

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:

8B when size = 00, Q = 0
16B when size = 00, Q = 1
4H when size = 01, Q = 0
8H when size = 01, Q = 1
2S when size = 10, Q = 0
4S when size = 10, Q = 1

The encoding size = 11, Q = x is reserved.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in the "size" field. It can have the following values:

8H when size = 00
The encoding size = 11 is reserved.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(2*datasize) operand = V[n];
bits(datasize) result;
bits(2+esize) element;

for e = 0 to elements-1
    element = Elem[operand, e, 2+esize];
    Elem[result, e, esize] = element<esize-1:0>;
Vpart[d, part] = result;
```
C7.2.349 ZIP1

Zip vectors (primary). This instruction reads adjacent vector elements from the upper half of two source SIMD&FP registers as pairs, interleaves the pairs and places them into a vector, and writes the vector to the destination SIMD&FP register. The first pair from the first source register is placed into the two lowest vector elements, with subsequent pairs taken alternately from each source register.

--- Note ---
This instruction can be used with ZIP2 to interleave two vectors.

The following figure shows an example of the operation of ZIP1 and ZIP2 with the arrangement specifier 8B.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD variant
ZIP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

Decode for this encoding

```plaintext
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer part = UInt(op);
integer pairs = elements DIV 2;
```

Assembler symbols

- `<Vd>` is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `8B` when size = 00, Q = 0
  - `16B` when size = 00, Q = 1
  - `4H` when size = 01, Q = 0
  - `8H` when size = 01, Q = 1
  - `2S` when size = 10, Q = 0
4s when size = 10, Q = 1
20 when size = 11, Q = 1

The encoding size = 11, Q = 0 is reserved.

<v>n> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<v>m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer base = part * pairs;
integer p;

for p = 0 to pairs-1
    Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize];
    Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize];

V[d] = result;
```
ZIP2

Zip vectors (secondary). This instruction reads adjacent vector elements from the lower half of two source SIMD&FP registers as pairs, interleaves the pairs and places them into a vector, and writes the vector to the destination SIMD&FP register. The first pair from the first source register is placed into the two lowest vector elements, with subsequent pairs taken alternately from each source register.

--- Note ---
This instruction can be used with ZIP1 to interleave two vectors.

The following figure shows an example of the operation of ZIP1 and ZIP2 with the arrangement specifier 8B.

![Figure showing the operation of ZIP1 and ZIP2]

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Q</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
```

### Advanced SIMD variant
ZIP2 `<Vd>.<T>, <Vn>.<T>, <Vm>.<T>`

### Decode for this encoding
```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size:Q == '110' then ReservedValue();
integer esize = 8 << UInt(size);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;
integer part = UInt(op);
integer pairs = elements DIV 2;
```

### Assembler symbols
- `<Vd>` is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- `<T>` is an arrangement specifier, encoded in the "size:Q" field. It can have the following values:
  - `8B` when size = 00, Q = 0
  - `16B` when size = 00, Q = 1
  - `4H` when size = 01, Q = 0
  - `8H` when size = 01, Q = 1
  - `2S` when size = 10, Q = 0

---
C7 A64 Advanced SIMD and Floating-point Instruction Descriptions
C7.2 Alphabetical list of A64 floating-point and Advanced SIMD instructions

The encoding size = 11, Q = 0 is reserved.

</n> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

</m> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**

```c
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;

integer base = part * pairs;
integer p;

for p = 0 to pairs-1
    Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize];
    Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize];

V[d] = result;
```
Part D

The AArch64 System Level Architecture
Chapter D1
The AArch64 System Level Programmers’ Model

This chapter describes the AArch64 system level programmers’ model. It contains the following sections:

- Exception levels on page D1-1498.
- Exception terminology on page D1-1499.
- Execution state on page D1-1501.
- Security state on page D1-1502.
- Virtualization on page D1-1504.
- Registers for instruction processing and exception handling on page D1-1507.
- Process state, PSTATE on page D1-1513.
- Program counter and stack pointer alignment on page D1-1515.
- Reset on page D1-1517.
- Exception entry on page D1-1521.
- Exception return on page D1-1536.
- The Exception level hierarchy on page D1-1540.
- Synchronous exception types, routing and priorities on page D1-1547.
- Asynchronous exception types, routing, masking and priorities on page D1-1555.
- Configurable instruction enables and disables, and trap controls on page D1-1562.
- System calls on page D1-1598.
- Mechanisms for entering a low-power state on page D1-1599.
- Self-hosted debug on page D1-1604.
- The Performance Monitors Extension on page D1-1606.
- Interprocessing on page D1-1607.
- The effect of implementation choices on the programmers’ model on page D1-1619.
D1.1 Exception levels

The ARMv8-A architecture defines a set of Exception levels, EL0 to EL3, where:

- If ELn is the Exception level, increased values of \( n \) indicate increased software execution privilege.
- Execution at EL0 is called *unprivileged execution*.
- EL2 provides support for virtualization of Non-secure operation.
- EL3 provides support for switching between two Security states, Secure state and Non-secure state.

An implementation might not include all of the Exception levels. All implementations must include EL0 and EL1. EL2 and EL3 are optional.

"Note"

A PE is not required to implement a contiguous set of Exception levels. For example, it is permissible for an implementation to include only EL0, EL1, and EL3.

"The effect of implementation choices on the programmers' model on page D1-1619 shows some example implementations."

When executing in AArch64 state, execution can move between Exception levels only on taking an exception or on returning from an exception:

- On taking an exception, the Exception level can only increase or remain the same.
- On returning from an exception, the Exception level can only decrease or remain the same.

The Exception level that execution changes to or remains in on taking an exception is called the *target Exception level* of the exception.

Each exception type has a target Exception level that is either:

- Implicit in the nature of the exception.
- Defined by configuration bits in the System registers.

An exception cannot target EL0.

Exception levels exist within a particular Security state. *The ARMv8-A security model on page D1-1502 describes this. When executing at an Exception level, the PE can access both of the following:*

- The resources that are available for the combination of the current Exception level and the current Security state.
- The resources that are available at all lower Exception levels, provided that those resources are available to the current Security state.

This means that if the implementation includes EL3, then when execution is at EL3, the PE can access all resources available at all Exception levels, for both Security states.

Each Exception level other than EL0 has its own translation regime and associated control registers. For information on the translation regimes, see *Chapter D4 The AArch64 Virtual Memory System Architecture.*

D1.1.1 Typical Exception level usage model

The architecture does not specify what software uses which Exception level. Such choices are outside the scope of the architecture. However, the following is a common usage model for the Exception levels:

<table>
<thead>
<tr>
<th>Exception Level</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>Applications.</td>
</tr>
<tr>
<td>EL1</td>
<td>OS kernel and associated functions that are typically described as privileged.</td>
</tr>
<tr>
<td>EL2</td>
<td>Hypervisor.</td>
</tr>
<tr>
<td>EL3</td>
<td>Secure monitor.</td>
</tr>
</tbody>
</table>
D1.2 Exception terminology

The following subsections define the terms used when describing exceptions:

• Terminology for taking an exception.
• Terminology for returning from an exception.
• Exception levels.
• Definition of a precise exception.
• Definitions of synchronous and asynchronous exceptions on page D1-1500.

D1.2.1 Terminology for taking an exception

An exception is generated when the PE first responds to an exceptional condition. The PE state at this time is the state the exception is taken from. The PE state immediately after taking the exception is the state the exception is taken to.

D1.2.2 Terminology for returning from an exception

To return from an exception, the PE must execute an exception return instruction. The PE state when an exception return instruction is committed for execution is the state the exception returns from. The PE state immediately after the execution of that instruction is the state the exception returns to.

D1.2.3 Exception levels

An Exception level, ELn, with a larger value of n than another Exception level, is described as being a higher Exception level than the other Exception level. For example, EL3 is a higher Exception level than EL1.

An Exception level with a smaller value of n than another Exception level is described as being a lower Exception level than the other Exception level. For example, EL0 is a lower Exception level than EL1.

An Exception level is described as:

• Using AArch64 when execution in that Exception level is in the AArch64 Execution state.
• Using AArch32 when execution in that Exception level is in the AArch32 Execution state.

D1.2.4 Definition of a precise exception

An exception is described as precise when the exception handler receives the PE state and memory system state that is consistent with the PE having executed all of the instructions up to but not including the point in the instruction stream where the exception was taken, and none afterwards.

Other than the SError interrupt, all exceptions taken to AArch64 state are required to be precise. For each occurrence of an SError interrupt, whether the interrupt is precise or imprecise is IMPLEMENTATION DEFINED.

Where a synchronous exception that is taken to AArch64 state is generated as part of an instruction that performs more than one single-copy atomic memory access, the definition of precise permits that the values in registers or memory affected by the instructions can be UNKNOWN, provided that:

• The accesses affecting those registers or memory locations do not, themselves, generate exceptions.
• The registers are not involved in the calculation of the memory address used by the instruction.

Also, for Data Aborts from load or store instructions executed in AArch64 state, where the Data Abort is taken synchronously:

• If the load or store instruction specifies writeback of a new base address, the base address is restored to the original value on taking the exception.
• If the instruction was a load to either the base address register or the offset register, that register is restored to the original value. Any other destination registers become UNKNOWN.
• If the instruction was a load that does not load the base address register or the offset register, then the destination registers become UNKNOWN.
Examples of instructions that perform more than one single-copy atomic memory access are the AArch32 LDM and STM instructions and the AArch64 LDP and STP instructions.

---

**Note**

- For the definition of a single-copy atomic access, see Properties of single-copy atomic accesses on page B2-82.

---

**D1.2.5 Definitions of synchronous and asynchronous exceptions**

An exception is described as *synchronous* if all of the following apply:

- The exception is generated as a result of direct execution or attempted execution of an instruction.
- The return address presented to the exception handler is guaranteed to indicate the instruction that caused the exception.
- The exception is precise.

For more information about synchronous exceptions, see Synchronous exception types, routing and priorities on page D1-1547.

An exception is described as *asynchronous* if any of the following apply:

- The exception is not generated as a result of direct execution or attempted execution of the instruction stream.
- The return address presented to the exception handler is not guaranteed to indicate the instruction that caused the exception.
- The exception is imprecise.

For more information about asynchronous exceptions, see Asynchronous exception types, routing, masking and priorities on page D1-1555.
D1.3 Execution state

The Execution states are:

AArch64  The 64-bit Execution state.
AArch32  The 32-bit Execution state. Operation in this state is compatible with ARMv7-A operation.

Execution state on page A1-33 gives more information about them.

Exception levels use Execution states. For example, EL0, EL1 and EL2 might all be using AArch32, under EL3 using AArch64.

This means that:

- Different software layers, such as an application, an operating system kernel, and a hypervisor, executing at different Exception levels, can execute in different Execution states.
- The PE can change Execution states only either:
  - At reset.
  - On a change of Exception level.

--- Note ---

- Typical Exception level usage model on page D1-1498 shows which Exception levels different software layers might typically use.
- The effect of implementation choices on the programmers' model on page D1-1619 gives information on supported configurations of Exception levels and Execution states.

The interaction between the AArch64 and AArch32 Execution states is called interprocessing. Interprocessing on page D1-1607 describes this.
D1.4 Security state

The ARMv8-A architecture provides two Security states, each with an associated physical memory address space, as follows:

Secure state When in this state, the PE can access both the Secure physical address space and the Non-secure physical address space.

Non-secure state When in this state, the PE:
- Can access only the Non-secure physical address space.
- Cannot access the Secure system control resources.

For information on how virtual addresses translate onto Secure physical and Non-secure addresses, see About the Virtual Memory System Architecture (VMSA) on page D4-1722.

D1.4.1 The ARMv8-A security model

The general principles of the ARMv8-A security model are:

- If the implementation includes EL3 then it has two Security states, Secure and Non-secure, and:
  - EL3 exists only in Secure state.
  - A change from Non-secure state to Secure state can only occur on taking an exception to EL3.
  - A change from Secure state to Non-secure state can only occur on an exception return from EL3.
  - If EL2 is implemented, it exists only in Non-secure state.

- If the implementation does not include EL3 it has one Security state, that is:
  - IMPLEMENTATION DEFINED, if the implementation does not include EL2.
  - Non-secure state if the implementation includes EL2.

Security model when EL3 is using AArch64

Figure D1-1 on page D1-1503 shows the security model when EL3 is using AArch64. The figure shows how instances of EL0 and EL1 are present in both Security states. It also shows the expected software usage of the different Exception levels.
For an overview of the Security model when EL3 is using AArch32, see Figure G1-1 on page G1-3790.
Virtualization

The support for virtualization described in this section applies only to an implementation that includes EL2.

EL2 provides a set of features that support virtualizing the Non-secure state of an ARMv8-A implementation. The basic model of a virtualized system involves:

- A hypervisor, running in EL2, that is responsible for switching between virtual machines. A virtual machine comprises Non-secure EL1 and Non-secure EL0.
- A number of Guest operating systems. A Guest OS runs on a virtual machine in Non-secure EL1.
- For each Guest operating system, applications, that run on the virtual machine of that Guest OS, usually in Non-secure EL0.

--- Note ---

In some systems, a Guest OS is unaware that it is running on a virtual machine, and is unaware of any other Guest OS. In other systems, a hypervisor makes the Guest OS aware of these facts. The ARMv8-A architecture supports both of these models.

The hypervisor assigns a virtual machine identifier (VMID) to each virtual machine.

EL2 is implemented only in Non-secure state, to support Guest OS management. EL2 provides controls to:

- Provide virtual values for the contents of a small number of identification registers. A read of one of these registers by a Guest OS or the applications for a Guest OS returns the virtual value.
- Trap various operations, including memory management operations and accesses to many other registers. A trapped operation generates an exception that is taken to EL2. See Configurable instruction enables and disables, and trap controls on page D1-1562.
- Route interrupts to the appropriate one of:
  - The current Guest OS.
  - A Guest OS that is not currently running.
  - The hypervisor.

In Non-secure state:

- The implementation provides an independent translation regime for memory accesses from EL2.
- For the EL1&0 translation regime, address translation occurs in two stages:
  - Stage 1 maps the virtual address (VA) to an intermediate physical address (IPA). This is managed at EL1, usually by a Guest OS. The Guest OS believes that the IPA is the physical address (PA).
  - Stage 2 maps the IPA to the PA. This is managed at EL2. The Guest OS might be completely unaware of this stage.

For more information on the translation regimes, see Chapter D4 The AArch64 Virtual Memory System Architecture.

D1.5.1 The effect of implementing EL2 on the Exception model

An implementation that includes EL2 implements the following exceptions:

- Hypervisor Call (HVC) exception.
- Traps to EL2. EL2 configurable controls on page D1-1571, describes these.
- All of the virtual interrupts:
  - Virtual SError.
  - Virtual IRQ.
  - Virtual FIQ.

Hypervisor call exceptions taken from EL3 are taken to EL3. Otherwise, Hypervisor call exceptions are taken from Non-secure state to EL2.
All virtual interrupts are always taken to Non-secure EL1, and can only be taken from Non-secure EL1 or EL0.

Each of the virtual interrupts can be independently enabled using controls at EL2.

Each of the virtual interrupts has a corresponding physical interrupt. See Virtual interrupts.

When a virtual interrupt is enabled, in Non-secure state its corresponding physical exception is taken to EL2, unless EL3 has configured that physical exception to be taken to EL3.

For more information, see Asynchronous exception types, routing, masking and priorities on page D1-1555.

An implementation that includes EL2 also:

- Provides controls that can be used to route some synchronous exceptions, taken from Non-secure state, to EL2. For more information see:
  - Routing exceptions to EL2 on page D1-1548.
  - Routing debug exceptions on page D2-1631.

- Provides mechanisms to trap Non-secure PE operations to EL2. See EL2 configurable controls on page D1-1571.

  When an operation is trapped to EL2, the hypervisor typically either:
  - Emulates the required operation. The application running in the Guest OS is unaware of the trap.
  - Returns an error to the Guest OS.

**Virtual interrupts**

The virtual interrupts have names that correspond to the physical interrupts, as shown in Table D1-1.

<table>
<thead>
<tr>
<th>Physical interrupt</th>
<th>Corresponding virtual interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td>SError</td>
<td>Virtual SError</td>
</tr>
<tr>
<td>IRQ</td>
<td>Virtual IRQ</td>
</tr>
<tr>
<td>FIQ</td>
<td>Virtual FIQ</td>
</tr>
</tbody>
</table>

Software executing in EL2 can use virtual interrupts to signal physical interrupts to Non-secure EL1 and Non-secure EL0. Example D1-1 shows a usage model for virtual interrupts.

**Example D1-1 Virtual interrupt usage model**

A virtual interrupt usage model is as follows:

1. Software executing at EL2 routes a physical interrupt to EL2.
2. When a physical interrupt of that type occurs, the exception handler executing in EL2 determines whether the interrupt can be handled in EL2 or requires routing to a Guest OS in EL1. If the interrupt requires routing to a Guest OS:
   - If the Guest OS is currently running, the hypervisor uses the appropriate virtual interrupt type to signal the physical interrupt to the Guest OS.
   - If the Guest OS is not currently running, the physical interrupt is marked as pending for the guest OS. When the hypervisor next switches to the virtual machine that is running that Guest OS, the hypervisor uses the appropriate virtual interrupt type to signal the physical interrupt to the Guest OS.

A hypervisor can prevent Non-secure EL1 and Non-secure EL0 from distinguishing a virtual interrupt from a physical interrupt.
For more information see:

- *Asynchronous exception types, routing, masking and priorities* on page D1-1555.
- *Virtual interrupts* on page D1-1558.
D1.6 Registers for instruction processing and exception handling

In the ARM architecture, registers fall into two main categories:

- Registers that provide system control or status reporting. These are described in Chapter D7 AArch64 System Register Descriptions.
- Registers that are used in instruction processing, for example to accumulate a result, and in handling exceptions. This section introduces these registers, for execution in AArch64 state.

This section contains the following subsections:

- The general purpose registers, R0-R30.
- The stack pointer registers.
- The SIMD and floating-point registers, V0-V31 on page D1-1508.
- Saved Program Status Registers (SPSRs) on page D1-1508.
- Exception Link Registers (ELRs) on page D1-1511.

D1.6.1 The general purpose registers, R0-R30

The general purpose register bank is used when processing instructions in the base instruction set. It comprises 31 general purpose registers, R0-R30.

These registers can be accessed as 31 64-bit registers, X0-X30, or 31 32-bit registers, W0-W30. See Register size on page C6-432.

For information on the format of these registers, see Registers in AArch64 state on page B1-59.

D1.6.2 The stack pointer registers

In AArch64 state, in addition to the general purpose registers, a dedicated stack pointer register is implemented for each implemented Exception level. The stack pointer registers are:

- SP_EL0 and SP_EL1.
- If the implementation includes EL2, SP_EL2.
- If the implementation includes EL3, SP_EL3.

Note

The four stack pointer register names define an architecture state requirement for four registers. For information on how to access these registers, and access restrictions, see Special-purpose registers on page C5-293.

For information on stack pointer alignment restrictions, see SP alignment checking on page D1-1515.

Stack pointer register selection

When executing at EL0, the PE uses the EL0 stack pointer, SP_EL0.

When executing at any other Exception level, the PE can be configured to use either SP_EL0 or the stack pointer for that Exception level, SP_ELx.

By default, taking an exception selects the stack pointer for the target Exception level, SP_ELx. For example, taking an exception to EL1 selects SP_EL1. Software executing at the target Exception level can then choose to change the stack pointer to SP_EL0 by updating PSTATE.SP.

This applies even if taking the exception does not change the Exception level. For example, if the PE is executing at EL1 and the PE is using the SP_EL0 stack pointer, then on taking an exception that targets EL1, the stack pointer changes to SP_EL1.

The selected stack pointer can be indicated by a suffix to the Exception level:

- t Indicates use of the SP_EL0 stack pointer.
- h Indicates use of the SP_ELx stack pointer.
The t and h suffixes are based on the terminology of thread and handler, introduced in ARMv7-M.

Table D1-2 shows the set of stack pointer options.

<table>
<thead>
<tr>
<th>Exception level</th>
<th>AArch64 stack pointer options</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>EL0t</td>
</tr>
<tr>
<td>EL1</td>
<td>EL1t, EL1h</td>
</tr>
<tr>
<td>EL2</td>
<td>EL2t, EL2h</td>
</tr>
<tr>
<td>EL3</td>
<td>EL3t, EL3h</td>
</tr>
</tbody>
</table>

D1.6.3 The SIMD and floating-point registers, V0-V31

The SIMD and floating-point instructions share a common bank of registers for floating-point, vector, and other SIMD-related scalar operations.

The SIMD and floating-point register bank comprises 32 quadword (128-bit) registers, V0-V31.

These registers can be accessed as:
- 32 doubleword (64-bit) registers, D0-D31.
- 32 word (32-bit) registers, S0-S31.
- 32 halfword (16-bit) registers, H0-H31.
- 32 byte (8-bit) registers, B0-B31.

For information on the format of these registers, see Registers in AArch64 state on page B1-59.

D1.6.4 Saved Program Status Registers (SPSRs)

The Saved Program Status Registers (SPSRs) are used to save PE state on taking exceptions.

In AArch64 state, there is an SPSR at each Exception level exceptions can be taken to, as follows:
- SPSR_EL1, for exceptions taken to EL1 using AArch64.
- If EL2 is implemented, SPSR_EL2, for exceptions taken to EL2 using AArch64.
- If EL3 is implemented, SPSR_EL3, for exceptions taken to EL3 using AArch64.

Exceptions cannot be taken to EL0.

When the PE takes an exception, the PE state is saved from PSTATE in the SPSR at the Exception level the exception is taken to. For example, if the PE takes an exception to EL1, the PE state is saved in SPSR_EL1. For more information on PSTATE, see Process state, PSTATE on page D1-1513.

Saving the PE state means the exception handler can:
- On return from the exception, restore the PE state to the state stored in the SPSR at the Exception level the exception is returning from. For example, on returning from EL1, the PE state is restored to the state stored in SPSR_EL1.
- Examine the value that PSTATE had when the exception was taken, for example to determine the Execution state and Exception level in which the instruction that caused an exception was executed.
Note

• All PSTATE fields are saved, including those which have no direct read and write access, and those that are meaningful only in AArch32 state.

• Those PSTATE fields that are meaningful only in AArch32 state are saved when an exception is taken from AArch32 state to AArch64 state.

The SPSRs are UNKNOWN on reset.

**SPSR format for exceptions taken to AArch64 state**

Exceptions can be taken to AArch64 state from AArch64 state or AArch32 state:

• For an exception taken to AArch64 state from AArch64 state, the SPSR bit assignments are:

```
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| N  | Z  | C  | V  | RES0 | RES0 | RES0 | D  | A  | I  | F  | 0  | M[3:0] |
```

- Condition flags: \( N, Z, C, V \)
- Mask bits: \( M[4] \)
- Execution State: \( SS \)
- Mode: \( M[3:0] \)

• For an exception taken to AArch64 state from AArch32 state, the SPSR bit assignments are:

```
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
```

- Condition flags: \( N, Z, C, V, Q, J \)
- Mask bits: \( M[4] \)
- Mode field: \( M[3:0] \)

The following list describes the bit assignments:

**N, Z, C, V, bits[31:28]**

- Shows the values of the PSTATE. \( \{N, Z, C, V\} \) condition flags immediately before the exception was taken.

**Bits[27:22]**

- Reserved, RES0, for exceptions taken from AArch64 state.
- For exceptions taken from AArch32 state:
  - Q, bit[27]
    - Shows the value of PSTATE.Q immediately before the exception was taken.
  - IT[1:0], bits[26:25]
    - See Bits[19:10] on page D1-1510.
  - J, bit[24]
    - Shows the value of PSTATE.J immediately before the exception was taken. This bit is RES0.

For the definitions of the Q, IT, and J fields, see Process state, PSTATE on page G1-3805.

**SS, bit[21]**

- The Software Step bit.
  - SPSR_ELx.SS is used by a debugger to initiate a Software Step exception. The SS bit also indicates which software step state machine state the PE was in. See Software Step exceptions on page D2-1673.

**IL, bit[20]**

- Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken. See Illegal return events from AArch64 state on page D1-1537.
Bits[19:10]  Reserved, RES0, for exceptions taken from AArch64 state.
For exceptions taken from AArch32 state:

GE[3:0], bits [19:16]
  Shows the value of PSTATE.GE immediately before the exception was taken.

IT[7:2], bits [15:10]
  In conjunction with IT[1:0], shows the value of PSTATE.IT before the exception was taken.

For definitions of the GE and IT fields, see Process state, PSTATE on page G1-3805.

Bit[9]  D, the debug exception mask bit, for exceptions taken from AArch64 state. Shows the value of PSTATE.D immediately before the exception was taken. See The PSTATE debug mask bit, D on page D1-1604.

E, for exceptions taken from AArch32 state. Shows the value of PSTATE.E immediately before the exception was taken. For the definition of the E bit, see Process state, PSTATE on page G1-3805.

A, I, F, bits[8:6]
  Shows the values of the PSTATE.{A,I,F} exception mask bits immediately before the exception was taken:
  See Asynchronous exception masking on page D1-1557.

Bit[5]  Reserved, RES0, for exceptions taken from AArch64 state.

T, for exceptions taken from AArch32 state. Shows the value of PSTATE.T immediately before the exception was taken.

M[4:0], bits[4:0]
  Mode field.

Note

The name of this field is inherited from ARMv7, where the M field specified the PE mode.

For exceptions taken from AArch64 state:

M[4]  The value of this is 0. M[4] encodes the value of PSTATE.nRW, that indicates the Execution state from which the exception was taken.

M[3:0]  Encodes the Exception level and the stack pointer register selection, as shown in Table D1-3.

Table D1-3 M[3:0] encodings, for exceptions taken from AArch64 state

<table>
<thead>
<tr>
<th>M[3:0]a</th>
<th>Exception level and stack pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b1101</td>
<td>EL3h</td>
</tr>
<tr>
<td>0b1100</td>
<td>EL3t</td>
</tr>
<tr>
<td>0b1001</td>
<td>EL2h</td>
</tr>
<tr>
<td>0b1000</td>
<td>EL2t</td>
</tr>
<tr>
<td>0b0101</td>
<td>EL1h</td>
</tr>
<tr>
<td>0b0100</td>
<td>EL1t</td>
</tr>
<tr>
<td>0b0000</td>
<td>EL0t</td>
</tr>
</tbody>
</table>

a.  All M[3:0] encodings not shown in the table are reserved.
The M[3:0] encoding comprises:

M[3:2]  Encodes the Exception level, 0-3.
M[1]   Reserved, RES0. If set to 1 at the time of an exception return, then that exception return is treated as an Illegal Execution state exception return.
M[0]   Selects the SP:

0   SP_EL0. Indicated by a t suffix on the Exception level.
1   SP_ELx, where x is the value of M[3:2]. Indicated by an h suffix on the Exception level.

See Stack pointer register selection on page D1-1507.

For exceptions taken from AArch32 state:

M[4]   The value of this is 1. M[4] encodes the value of PSTATE.nRW, that indicates the Execution state from which the exception was taken.
M[3:0] Encodes the AArch32 mode that the PE was in immediately before the exception was taken, as shown in Table D1-4.

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>AArch32 PE mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>User</td>
</tr>
<tr>
<td>0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0111</td>
<td>Abort</td>
</tr>
<tr>
<td>1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Bits [27:22] and [19:10] of an SPSR are ignored on an exception return to AArch64 state. Bits [23:22] of an SPSR are ignored on an exception return to AArch32 state.

Pseudocode description of SPSR operations

The SPSR[] pseudocode function accesses the current SPSR, and is common to AArch32 and AArch64 operations. The SetPSTATEFromPSR() pseudocode function updates PSTATE from an SPSR.

D1.6.5 Exception Link Registers (ELRs)

Exception Link Registers hold preferred exception return addresses.

Whenever the PE takes an exception, the preferred return address is saved in the ELR at the Exception level the exception is taken to. For example, whenever the PE takes an exception to EL1, the preferred return address is saved in ELR_EL1.

On an exception return, the PC is restored to the address stored in the ELR. For example, on returning from EL1, the PC is restored to the address stored in ELR_EL1.

AArch64 state provides an ELR for each Exception level exceptions can be taken to. The ELRs that AArch64 state provides are:

- ELR_EL1, for exceptions taken to EL1.
- If EL2 is implemented, ELR_EL2, for exceptions taken to EL2.
• If EL3 is implemented, ELR_EL3, for exceptions taken to EL3.

On taking an exception from AArch32 state to AArch64 state, bits[63:32] of the ELR are set to zero.

The preferred return address depends on the nature of the exception. For more information, see Preferred exception return address on page D1-1521.
D1.7 Process state, PSTATE

In the ARMv8-A architecture, Process state or PSTATE is an abstraction of process state information. All of the instruction sets provide instructions that operate on elements of PSTATE.

PSTATE includes all of the following:
• Fields that are meaningful only in AArch32 state.
• Fields that are meaningful only in AArch64 state.
• Fields that are meaningful in both Execution states.

PSTATE is defined in pseudocode as the PSTATE structure, of type ProcState. ProcState is defined in Chapter J1 ARMv8 Pseudocode.

The PSTATE fields that are meaningful in AArch64 state are:

The condition flags

- **N** Negative Condition flag.
- **Z** Zero Condition flag.
- **C** Carry Condition flag.
- **V** Overflow Condition flag.

*Process state, PSTATE on page B1-61* gives more information about these flags.

The Execution state controls

- **SS** Software Step bit, see *Software Step exceptions on page D2-1673*. On a reset or taking an exception to AArch64 state, this bit is set to 0.
- **IL** Illegal Execution state bit, see *The Illegal Execution state exception on page D1-1539*. On a reset or taking an exception to AArch64 state, this bit is set to 0.
- **nRW** Current Execution state, see *Execution state on page D1-1501*. This bit is 0 when the current Execution state is AArch64. This bit is set to 0:
  • On reset into an Exception level that is using AArch64.
  • On taking an exception to an Exception level that is using AArch64.
- **EL** Current Exception level, see *Exception levels on page D1-1498*. On a reset to AArch64 state, this field holds the encoding for the highest implemented Exception level.

  __________

  **Note**

  The ARM architecture requires that a PE resets into the highest implemented Exception level.

  __________

- **SP** Stack pointer register selection bit, see *Stack pointer register selection on page D1-1507*. On a reset or taking an exception to AArch64 state, this bit is set to 1, meaning that SP_ELx is selected.

The exception mask bits

- **D** Debug exception mask bit, see *The PSTATE debug mask bit, D on page D1-1604*. On a reset or taking an exception to AArch64 state, this bit is set to 1.
- **A, I, F** Asynchronous exception mask bits:
  - **A** SError interrupt mask bit.
  - **I** IRQ interrupt mask bit.
  - **F** FIQ interrupt mask bit.

  See *Asynchronous exception types, routing, masking and priorities on page D1-1555*. On a reset or taking an exception to AArch64 state, each of these bits is set to 1.
D1.7.1 Accessing PSTATE fields

In AArch64 state, PSTATE fields can be accessed using Special-purpose registers that can be directly read using the MRS instruction, and directly written using the MSR (register) instructions. Table D1-5 shows the Special-purpose registers that access the PSTATE fields that hold AArch64 state, when the PE is in AArch64 state. All other PSTATE fields do not have direct read and write access.

<table>
<thead>
<tr>
<th>Special-purpose register</th>
<th>PSTATE fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>NZCV</td>
<td>N, Z, C, V</td>
</tr>
<tr>
<td>DAIF</td>
<td>D, A, I, F</td>
</tr>
<tr>
<td>CurrentEL</td>
<td>EL</td>
</tr>
<tr>
<td>SPsel</td>
<td>SP</td>
</tr>
</tbody>
</table>

Software can also use the MSR (immediate) instruction to directly write to PSTATE. {D, A, I, F, SP}. Table D1-6 shows the MSR (immediate) operands that can directly write to these PSTATE fields when the PE is in AArch64 state.

<table>
<thead>
<tr>
<th>Operand</th>
<th>PSTATE fields</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAIFSet</td>
<td>D, A, I, F</td>
<td>Directly sets any of the PSTATE. {D, A, I, F} bits to 1</td>
</tr>
<tr>
<td>DAIFClr</td>
<td>D, A, I, F</td>
<td>Directly clears any of the PSTATE. {D, A, I, F} bits to 0</td>
</tr>
<tr>
<td>SPsel</td>
<td>SP</td>
<td>Directly sets PSTATE.SP to either 1 or 0</td>
</tr>
</tbody>
</table>

PSTATE. {N, Z, C, V} can be accessed at EL0. Access to PSTATE. {D, A, I, F} at EL0 using AArch64 depends on SCTLR_EL1.UMA, see Traps to EL1 of EL0 accesses to the PSTATE. {D, A, I, F} interrupt masks on page D1-1566. All other PSTATE access instructions can be executed at EL1 or higher and are UNDEFINED at EL0.

Writes to the PSTATE fields have side-effects on various aspects of the PE operation. All of these side-effects are guaranteed:

- Not to be visible to earlier instructions in the execution stream.
- To be visible to later instructions in the execution stream.

D1.7.2 The Saved Program Status Registers (SPSRs)

On taking an exception, PSTATE is preserved in the SPSR of the Exception level the exception is taken to. The SPSRs are described in Saved Program Status Registers (SPSRs) on page D1-1508.
D1.8 Program counter and stack pointer alignment

This section contains the following:

- PC alignment checking.
- SP alignment checking.

D1.8.1 PC alignment checking

PC alignment checking generates an exception associated with instruction fetch if, in AArch64 state, there is an attempt to architecturally execute an instruction that was fetched with a misaligned PC. A misaligned PC is when bits[1:0] of the PC are not 0b00.

--- Note ---

As with Instruction Aborts, speculative fetching of an instruction does not generate an exception. An exception occurs only on an attempt to architecturally execute the instruction.

---

If an exception is generated as a result of an instruction fetch at EL0, it is taken to EL1, unless the exception occurs in Non-secure state and HCR_EL2.TGE bit is 1, when it is taken to EL2 instead. If an exception is generated as a result of an instruction fetch at any other Exception level, the Exception level is unchanged.

A PC misalignment sets the EC field in the Exception Syndrome Register (ESR) to 0x22, for the ESR associated with the target Exception level.

When the exception is taken to an Exception level using AArch64, the associated Exception Link Register holds the entire PC in its misaligned form, as does the FAR_ELx for the Exception level that the exception is taken to.

Exception return and PC alignment on page D1-1537 gives more information on PC alignment checking associated with exception returns.

--- Note ---

A misalignment of the PC is a common indication of a serious error, for example software corruption of an address.

---

The pseudocode function AArch64.CheckPCAlignment() performs PC alignment checking in AArch64 state. When necessary it calls AArch64.PCAlignmentFault() to generates an exception.

D1.8.2 SP alignment checking

A misaligned stack pointer is where bits[3:0] of the stack pointer are not 0b0000, when the stack pointer is used as the base address of the calculation, regardless of any offset applied by the instruction.

The PE can be configured so that if a load or store instruction uses a misaligned stack pointer, the PE generates an exception on the attempt to execute the instruction. In this configuration, CheckSPAlignment() performs the stack pointer check, and calls AArch64.SPAlignmentFault() if a misaligned stack pointer is found.

--- Note ---

- As with Data Aborts, a speculative data access to memory using the stack pointer does not generate the exception. The exception occurs only on an attempt to architecturally execute the instruction.
- Prefetch memory abort instructions do not cause synchronous exceptions. See Prefetch memory on page C3-156.

---

Stack pointer alignment checking is only performed in AArch64 state, and can be enabled for each Exception level as follows:

- SCTLR_EL1.{SA0, SA} controls EL0 and EL1, respectively
- SCTLR_EL2.SA controls EL2
- SCTLR_EL3.SA controls EL3.
If an exception is generated as a result of a load or store at EL0, it is taken as an exception to EL1 unless the HCR_EL2.TGE bit is set in the Non-secure state, when it is taken to EL2. If an exception is generated as a result of a load or store at any other Exception level, the Exception level is unchanged.

A stack pointer misalignment sets the EC field to 0x26, in the ESR associated with the target Exception level. If memory alignment checking and stack pointer alignment checking are enabled, then an SP alignment fault has priority in setting the value of the EC field, in the ESR associated with the target Exception level.

The pseudocode function `CheckSPAlignment()` performs the stack pointer alignment check. When necessary it calls `AArch64.SPAlignmentFault()` to generate an exception.
D1.9 Reset

The ARMv8-A architecture supports the following resets:

**Cold reset**
Resets all of the logic on which the PE executes, including the integrated debug functionality.

In some contexts, this logic is described as belonging to the *Cold reset domain*.

**Warm reset**
Resets the logic on which the PE executes, but does not reset the integrated debug functionality.

In some contexts, this logic is described as belonging to the *Warm reset domain*.

--- Note

The ARMv8-A architecture also supports an *external debug reset*. See *External debug register resets on page H8-4981*.

The difference between a Cold reset and a Warm reset is relevant only to the debug functionality and the RMR_ELx register, if an RMR_ELx register is implemented:

- A Warm reset permits debugging across a reset of the PE logic.
- Writing 1 to RMR_ELx.RR requests a Warm reset.

The mechanisms, other than RMR_ELx.RR, to assert these resets are IMPLEMENTATION DEFINED. It is IMPLEMENTATION DEFINED whether:

- It is possible to independently assert an External Debug reset and a Cold reset.
- It is possible to assert a Warm reset, as opposed to asserting a Cold reset, other than by the use of RMR_ELx.RR.

--- Note

ARM recommends that:

- If separate Core and Debug power domains are implemented, as described in *Reset and debug on page H6-4955*, then a Cold reset can be asserted independently of External Debug reset.
- A Warm reset can be asserted to permit debugging across a reset of the PE logic.

This means that an implementation can define other resets according to the requirements the implementation or system must fulfil. These other resets are outside the scope of the ARMv8-A architecture. However, they can be mapped onto the resets described here.

In the description that follows, the term *reset* is used in contexts where there is no difference between the effect of a Cold reset and the effect of a Warm reset.

On a reset, the PE enters the highest implemented Exception level.

If the highest implemented Exception level can use either Execution state, then:

- The implementation must include a *Reset Management Register* (RMR). Only one RMR is implemented. The RMR implemented is the RMR associated with the highest Exception level.
- On a Cold reset, the Execution state entered is determined by a configuration input signal.
- On a Warm reset, the Execution state entered is determined by RMR_ELx.AA64.

If the highest implemented Exception level is configured to use AArch64 state, then on reset:

- The stack pointer for the highest implemented Exception level, SP_ELx, is selected.
- Execution starts at an IMPLEMENTATION DEFINED address, anywhere in the physical address range. The RVBAR associated with the highest implemented Exception level, RVBAR_EL1, RVBAR_EL2, or RVBAR_EL3, holds this address.
The remainder of this section contains the following:

- **PE state on reset to AArch64 state.**
- **Code sequence to use RMR_ELx.RR to request a Warm reset on page D1-1519.**

For more information about reset see:

- **Behavior of caches at reset on page D3-1698.**
- **TLB behavior at reset on page D4-1813.**
- **Reset and debug on page H6-4955.**

### D1.9.1 PE state on reset to AArch64 state

--- **Note** ---

See the ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 for the reset requirements for GIC System registers.

---

Immediately after a reset, much of the PE state is **UNKNOWN**. However, some of the PE state is defined. If the PE resets to AArch64 state using either a Cold or a Warm reset, the PE state that is defined is as follows:

- Each of the PSTATE.{D, A, I, F} interrupt masks is set to 1.
- The Software step control bit, PSTATE.SS, is set to 0.
- The IL process state bit, PSTATE.IL, is set to 0.
- All general-purpose, and SIMD and floating-point registers are **UNKNOWN**.
- The ELR and SPSR for each Exception level are **UNKNOWN**.
- The stack pointer register for each Exception level is **UNKNOWN**.
- Unless explicitly defined in this subsection, each System register at each Exception level is in an architecturally **UNKNOWN** state.
- The TLBs and caches are in an **IMPLEMENTATION DEFINED** state. This means that the TLBs, the caches, or both, might require invalidation using **IMPLEMENTATION DEFINED** invalidation sequences before the memory management system is enabled or Normal memory accesses are permitted to be Cacheable.

--- **Note** ---

- On reset, System register Cacheability control fields force all Normal memory accesses to be treated as Non-cacheable. This applies only for the translation regime used by the Exception level and Security state entered on reset. For information about these controls see *Enabling and disabling the caching of memory accesses on page D3-1696.*
- The implementation might include **IMPLEMENTATION DEFINED** resets. If it does, each of these resets might treat the cache and TLB state differently. The ARMv8-A architecture permits this.
- Different **IMPLEMENTATION DEFINED** invalidation sequences might be required for different **IMPLEMENTATION DEFINED** resets.
- In some implementations, the **IMPLEMENTATION DEFINED** invalidation sequence might be a **NOP**.

---

- In the SCTLR_ELx for the highest implemented Exception level:
  - Each of the {M, C, I} bits is set to 0
  - The EE bit is set to an **IMPLEMENTATION DEFINED** value, typically defined by a configuration input.
- If an RMR is implemented, RMR_ELx.RR is set to 0. ELx in this context is the highest implemented Exception level.
- The enables for the counter event stream are set to 0. This means that the following bits are set to 0:
  - CNTKCTL_EL1.EVNTEN.
  - If the implementation includes EL2, CNTHCTL_EL2.EVNTEN.
• PMCR_EL0.E is set to 0.

Note
This means the Performance Monitors cannot assert interrupts at reset.

• OSDLR_EL1.DLK bit is set to 0.
• Each of MDCCINT_EL1.{TX, RX} is set to 0.
• EDPRCR.CWRR is set to 0.
• EDPRSR.SR is set to 1.
• If the implementation includes EL3, then each of MDCR_EL3.{EPMAD, EDAD, SPME} is set to 0.
• If the implementation includes EL2, then MDCR_EL2.HPMN is set to the value of PMCR_EL0.N.
• EDESR.OSUC is set to 0, and EDESR.{SS, RC} are set to the values of EDECR.{SS, RCE}.

Note
On an External debug reset, EDECR.{SS, RCE} are set to 0.

Additionally, for a Cold reset into AArch64 state:
• If an RMR is implemented, RMR_ELx.AA64 is set to 1. ELx in this context is the highest implemented Exception level.
• Each of MDCCSR_EL0.{TXfull, RXfull} is set to 0.
• The DBGPRCR_EL1.CORENPRDRQ is set to the value of EDPRCR.COREPURQ.

An External Debug reset sets EDPRCR.COREPURQ to 0, see External debug register resets on page H8-4981. If an External Debug reset and a Cold reset coincide, both DBGPRCR_EL1.CORENPRDRQ and EDPRCR.COREPURQ are reset to 0.
• The debug CLAIM bits are reset to 0.

Note
These are the bits that are set to 1 by writing to DBGCLAIMSET_EL1.CLAIM, and cleared to 0 by writing to DBGCLAIMCLR_EL1.CLAIM.

• Each of EDSCR.{RXO, TXU, INTdis, TDA, MA, HDE, ERR, RXfull, TXfull} is set to 0.

Note
MDCCSR_EL0.{RXfull, TXfull} reflect the values in EDSCR.{RXfull, TXfull}.

• Each of EDECCR.{NSE, SE} is set to 0.
• OSLSR_EL1.OSLK is set to 1.
• In the EDPRSR:
  — The SPMAD, SDAD fields are set to 0.
  — The SPD field is set to 1.

D1.9.2 Code sequence to use RMR_ELx.RR to request a Warm reset

The following assembler sequence uses RMR_ELx.RR to request a Warm reset:

; in addition, interrupts and debug requests for this core should be disabled
; in the system before running this sequence to ensure the WFI suspends execution
MOV wy, #3 ; for AArch64, #2 for AArch32; y is any register
D1.9 Reset

D1.9.3 Pseudocode description of reset

The `AArch64.TakeReset()` pseudocode function performs a reset into AArch64 state.

`AArch64.TakeReset()` calls the functions `AArch64.ResetGeneralRegisters()`, `AArch64.ResetSIMDFPRegisters()`, `AArch64.ResetSpecialRegisters()`, `AArch64.ResetSystemRegisters()`, and `ResetExternalDebugRegisters()`.

`AArch64.ResetSystemRegisters()` resets all System registers to their reset state as defined in the register descriptions in PE state on reset to AArch64 state on page D1-1518 and Chapter D7 AArch64 System Register Descriptions.

Note

The `AArch64.ResetSystemRegisters()` function only resets the System registers.

`ResetExternalDebugRegisters()` resets all external debug registers to their reset state as defined in the register descriptions in Chapter H9 External Debug Register Descriptions.
D1.10 Exception entry

Exceptions are targeted at particular Exception levels. The Exception level that an exception targets is either programmed by software, or is determined by the nature of the exception.

Under no circumstances do exceptions cause execution to move to a lower Exception level.

If an asynchronous exception targets a lower Exception level, the exception is not taken and remains pending. See Asynchronous exception routing on page D1-1556 and Asynchronous exception masking on page D1-1557.

--- Note ---
The construction of the architecture means that usually, it is impossible for an exception to target a lower Exception level.

---

The Security state can only change on taking an exception if the exception is taken from Non-secure state to EL3.

--- Note ---
Taking an exception to EL3 from any Exception level has no effect on the value of the SCR_EL3.NS bit.

---

On taking an exception to AArch64 state:

- The PE state is saved in the SPSR_ELx at the Exception level the exception is taken to. See Saved Program Status Registers (SPSRs) on page D1-1508.
- The preferred return address is saved in the ELR_ELx at the Exception level the exception is taken to. See Exception Link Registers (ELRs) on page D1-1511.
- All of PSTATE.{D, A, I, F} are set to 1. See Process state, PSTATE on page D1-1513.
- If the exception is a synchronous exception or an SError interrupt, information characterizing the reason for the exception is saved in the ESR_ELx at the Exception level the exception is taken to. See Use of the ESR_EL1, ESR_EL2, and ESR_EL3 on page D1-1523.
- Execution moves to the target Exception level, and starts at the address defined by the exception vector. Which exception vector is used is also an indicator of whether the exception came from a lower Exception level or the current Exception level. See Exception vectors on page D1-1522.
- The stack pointer register selected is the dedicated stack pointer register for the target Exception level. See The stack pointer registers on page D1-1507.

The remainder of this section contains the following:

- Preferred exception return address.
- Exception vectors on page D1-1522.
- Pseudocode description of exception entry to AArch64 state on page D1-1523.
- Exception classes and the ESR_ELx syndrome registers on page D1-1523.
- Summary of register updates on faults taken to an Exception level that is using AArch64 on page D1-1535.

D1.10.1 Preferred exception return address

For an exception taken to an Exception level using AArch64, the Exception Link Register for that Exception level, ELR_ELx, holds the preferred exception return address. The preferred exception return address depends on the nature of the exception, as follows:

- For asynchronous exceptions, it is the address of the instruction following the instruction boundary at which the interrupt occurs. Therefore, it is the address of the first instruction that did not execute, or did not complete execution, as a result of taking the interrupt.
- For synchronous exceptions other than system calls, it is the address of the instruction that generates the exception.
• For exception generating instructions, it is the address of the instruction that follows the exception generating instruction.

--- Note ---

If an exception generating instruction is trapped, disabled, or is UNDEFINED because the Exception level has insufficient privilege to execute the instruction, the preferred exception return address is the address of the exception generating instruction.

When an exception is taken from an Exception level using AArch32 to an Exception level using AArch64, the top 32 bits of the modified ELR_ELx are 0.

### D1.10.2 Exception vectors

When the PE takes an exception to an Exception level that is using AArch64, execution is forced to an address that is the exception vector for the exception. The exception vector exists in a vector table at the Exception level the exception is taken to.

A vector table occupies a number of consecutive word-aligned addresses in memory, starting at the vector base address.

Each Exception level has an associated Vector Base Address Register (VBAR), that defines the exception base address for the table at that Exception level.

For exceptions taken to AArch64 state, the vector table provides the following information:

• Whether the exception is one of the following:
  — Synchronous exception.
  — SError.
  — IRQ.
  — FIQ.

• Information about the Exception level that the exception came from, combined with information about the stack pointer in use, and the state of the register file.

Table D1-7 shows this.

| Table D1-7 Vector offsets from vector table base address |
|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| Exception taken from         | Offset for exception type   |                           |                           |                           |
|                             | Synchronous | IRQ or vIRQ | FIQ or vFIQ | SError or vSError |
| Current Exception level with |            |             |             |                   |
| SP_EL0.                      | 0x000   | 0x800 | 0x100 | 0x180 |
| Current Exception level with |            |             |             |                   |
| SP_ELx, x>0.                 | 0x200   | 0x280 | 0x300 | 0x380 |
| Lower Exception level, where|            |             |             |                   |
| the implemented level        | 0x400   | 0x480 | 0x500 | 0x580 |
| immediately lower than the    |            |             |             |                   |
| target level is using         | 0x600   | 0x680 | 0x700 | 0x780 |
| AArch64.                      |            |             |             |                   |
| Lower Exception level, where  |            |             |             |                   |
| the implemented level         | 0x800   | 0x880 | 0x900 | 0x980 |
| immediately lower than the     |            |             |             |                   |
| target level is using         | 0xA00   | 0xA80 | 0xB00 | 0xB80 |
| AArch32.                      |            |             |             |                   |

--- a. ---

For exceptions taken to EL3, if EL2 is implemented, the level immediately lower than the target level is EL2 if the exception was taken from Non-secure state, but EL1 if the exception was taken from Secure EL1 or EL0.

Reset is treated as a special vector for the highest implemented Exception level. This special vector uses an IMPLEMENTATION DEFINED address that is typically set either by a hardwired configuration of the PE or by configuration input signals. The RVBAR_ELx register contains this reset vector address, where x is the number of the highest implemented Exception level.
D1.10.3 Pseudocode description of exception entry to AArch64 state

The `AArch64.TakeException()` pseudocode function describes the behavior when the PE takes an exception to an Exception level that is using AArch64. The `AArch64.ExceptionClass()` function determines the EC (Exception class) and IL (Instruction length) values required to report the exception, and `AArch64.ReportException()` reports the exception.

The pseudocode functions `AArch64.TakeException()`, `AArch64.ExceptionClass()`, and `AArch64.ReportException()` are described in Chapter J1 ARMv8 Pseudocode.

D1.10.4 Exception classes and the ESR_ELx syndrome registers

If the exception is a synchronous exception or an SError interrupt, information characterizing the reason for the exception is saved in the ESR_ELx at the Exception level the exception is taken to. The information saved is determined at the time the exception is taken, and is not changed as a result of the explicit synchronization that takes place at the start of taking the exception. See Synchronization requirements for AArch64 System registers on page D7-1889. The following sections give more information:

- Use of the ESR_EL1, ESR_EL2, and ESR_EL3.
- Reporting the EC encoding when an exception is routed to EL2 on page D1-1535.

Use of the ESR_EL1, ESR_EL2, and ESR_EL3

An ESR_ELx holds the syndrome information for an exception that is taken to AArch64 state.

---

**Note**

This use of a syndrome is also the reporting model used for exceptions taken to Hyp mode when they are taken to EL2 using AArch32.

---

Figure D1-2 shows the general format of the ESR_ELx registers.

![Figure D1-2 Overall format of the ESR_ELx registers](image)

The ESR_ELx fields are:

- **EC, bits[31:26]** The Exception class field, that indicates the cause of the exception.
- **IL, bit[25]** The Instruction length bit, for synchronous exceptions, that indicates whether a trapped instruction was a 16-bit or a 32-bit instruction.
- **ISS, bits[24:0]** The Instruction specific syndrome field. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

*ESR_ELx, Exception Syndrome Register (ELx)* on page D7-1933 describes the register in full, including:

- Listing the valid EC field values.
- Describing the ISS for each Exception class.
- Giving a full description of the use of the IL field.
Table D1-8 shows the encoding of the ESR_ELx.EC field, the Exception class field. For each EC value, the table references a subsection of the ESR_ELx register definition that describes the ISS format, with links to descriptions of possible causes of the exception, for example the configuration required to enable a trap.

<table>
<thead>
<tr>
<th>EC</th>
<th>Exception class</th>
<th>From, state</th>
<th>To, Exception level</th>
<th>ISS encoding description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>Unknown reason</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>000001</td>
<td>Trapped WFI or WFE instruction execution</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>000011</td>
<td>Trapped MCR or MRC access with (coproc == 0b1111) that is not reported using EC 0b000000</td>
<td>Yes</td>
<td>No</td>
<td>Yes Yes Yes Yesb</td>
</tr>
<tr>
<td>000100</td>
<td>Trapped MCRR or MRRC access with (coproc == 0b1111) that is not reported using EC 0b000000</td>
<td>Yes</td>
<td>No</td>
<td>Yes Yes Yes Yesc</td>
</tr>
<tr>
<td>000101</td>
<td>Trapped MCR or MRC access with (coproc == 0b1110)</td>
<td>Yes</td>
<td>No</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>000110</td>
<td>Trapped LDC or STC access</td>
<td>Yes</td>
<td>No</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>000111</td>
<td>Access to Advanced SIMD or floating-point functionality trapped by CPACR_EL1.FPEN or CPTR_ELx.TFP control</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>001000</td>
<td>Trapped VMRS access, from ID group traps, that is not reported using EC 0b000111c</td>
<td>Yes</td>
<td>No</td>
<td>No Yes No</td>
</tr>
<tr>
<td>001100</td>
<td>Trapped MRRC access with (coproc == 0b1110)</td>
<td>Yes</td>
<td>No</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>001110</td>
<td>Illegal Execution state</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>010001</td>
<td>SVC instruction execution in AArch32 state</td>
<td>Yes</td>
<td>No</td>
<td>Yes Yesf No</td>
</tr>
<tr>
<td>010010</td>
<td>HVC instruction execution in AArch32 state, when HVC is not disabled</td>
<td>Yes</td>
<td>No</td>
<td>No Yes No</td>
</tr>
<tr>
<td>010011</td>
<td>SMC instruction execution in AArch32 state, when SMC is not disabled</td>
<td>Yes</td>
<td>No</td>
<td>No Yesg Yes</td>
</tr>
</tbody>
</table>
### Table D1-8 ESR_ELx.EC field encoding (continued)

<table>
<thead>
<tr>
<th>EC</th>
<th>Exception class</th>
<th>From, state</th>
<th>To, Exception level</th>
<th>ISS encoding description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01010</td>
<td>SVC instruction execution in AArch64 state</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>01010</td>
<td>HVC instruction execution in AArch64 state, when HVC is not disabled</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>01100</td>
<td>SMC instruction execution in AArch64 state, when SMC is not disabled</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>01110</td>
<td>IMPLEMENTATION DEFINED exception taken to EL3</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>10000</td>
<td>Instruction Abort from a lower Exception level(^b)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10001</td>
<td>Instruction Abort taken without a change in Exception level(^b)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10010</td>
<td>PC alignment fault</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10010</td>
<td>Data Abort from a lower Exception level(^1)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10010</td>
<td>Data Abort taken without a change in Exception level(^1)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10010</td>
<td>SP alignment fault</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10100</td>
<td>Trapped floating-point exception taken from AArch32 state</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>10110</td>
<td>Trapped floating-point exception taken from AArch64 state</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10111</td>
<td>SError interrupt</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
### Table D1-8 ESR_ELx.EC field encoding (continued)

<table>
<thead>
<tr>
<th>EC</th>
<th>Exception class</th>
<th>From, state</th>
<th>To, Exception level</th>
<th>ISS encoding description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>AArch32</td>
<td>AArch64</td>
<td>EL1</td>
</tr>
<tr>
<td>110000</td>
<td>Breakpoint exception from a lower Exception level</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>110001</td>
<td>Breakpoint exception taken without a change in Exception level</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>110010</td>
<td>Software Step exception from a lower Exception level</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>110011</td>
<td>Software Step exception taken without a change in Exception level</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>110100</td>
<td>Watchpoint exception from a lower Exception level</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>110101</td>
<td>Watchpoint exception taken without a change in Exception level</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>111000</td>
<td>BKPT instruction execution in AArch32 state</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>111010</td>
<td>Vector Catch exception from AArch32 state</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>111100</td>
<td>BRK instruction execution in AArch64 state</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

a. Exceptions caused by configurable traps, enables, or disables.
b. See *Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32* on page D1-1590.
c. Only for WCIR or WIR accesses to the PMCCNTR_EL0 or PMCCNTR.
d. Excludes exceptions that are generated because the value of HCR_EL2.TGE is 1.
e. Applies only to traps of accesses to MVFR0, MVFR1, MVFR2, or FPSID. Includes traps of VMSR accesses. Because the MVFR0 registers are read-only and a VMSR access to the FPSID is ignored and not trapped, there are no WCIR or VMSR accesses that can be trapped with this EC value.
f. Only as a result of HCR_EL2.TGE.
g. Only as a result of HCR_EL2.TSC.
h. Used for MMU faults generated by instruction accesses, and for synchronous external aborts, including synchronous parity or ECC errors. Not used for debug-related exceptions.
i. Used for MMU faults generated by data accesses, Alignment faults other than SP alignment faults and PC alignment faults, and for synchronous external aborts, including synchronous parity or ECC errors. Not used for debug-related exceptions.
j. Only as a result of HCR_EL2.TGE = = 1 or MDCR_EL2.TDE = = 1.
k. Only if the BKPT instruction is executed in EL3. This is the only debug exception that can be taken to EL3 when EL3 is using AArch64.
Reserved EC values

For EC values not shown in Table D1-8 on page D1-1524:

- Unused EC values in the range 0b000000-0b101100 (0x00-0x2C) are reserved by ARM for future use for synchronous exceptions.
- Unused EC values in the range 0b101101-0b111111 (0x2D-0x3F) are reserved by ARM for future use, and might be used for synchronous or asynchronous exceptions.

Exceptions with an unknown reason

These are the exceptions reported with an ESR_ELx EC value of 0b000000. This encoding reports an exception with an unknown reason.

When ESR_ELx EC returns a value of 0x00, all other fields of ESR_ELx are invalid, and defined as follows:

- IL is set to 1.
- ISS[24:0] is RES0.

An exception with an unknown reason occurs for the following reasons:

- The attempted execution of an instruction bit pattern that has no allocated instruction at the current Exception level and Security state, including:
  - A read access using a System register pattern that is not allocated for reads at the current Exception level and Security state.
  - A write access using a System register pattern that is not allocated for writes at the current Exception level and Security state.
  - Instruction encodings for instructions that are not implemented.
- In Debug state, the attempted execution of an instruction bit pattern that is unallocated in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is unallocated in Non-debug state.
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- An exception generated by any of the SCTLR_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR_EL2.HCD or SCR_EL3.HCE.
  - An SME instruction when disabled by SCR_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS to SP_EL0 when the value of SPSel.SP is 0.
- Attempted execution, in Debug state, of:
  - A DCPS1 instruction in Non-secure state from EL0 when the value of HCR_EL2.TGE is 1.
  - A DCPS2 instruction from EL1 or EL0 when the value of SCR_EL3.NS is 0, or when EL2 is not implemented.
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution of an SRS instruction using R13_mon from Secure EL1. See Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MSR (Banked register) or an MSR (Banked register) instruction to SPSR_mon, SP_mon, or LR_mon.
• An exception that is taken to EL2 because the value of HCR_EL2.TGE is 1 that, if the value of HCR_EL2.TGE was 0 would have been reported with an ESR_ELx EC value of 0x07.

**Exception from a WFI or WFE instruction, from AArch32 or AArch64 state**

This is the exception syndrome with EC value 0b000001.

This reports exceptions from WFI or WFE instructions executed in either Execution state that result from configurable traps, enables, or disables.

The returned syndrome indicates whether the trapped instruction was a WFI or a WFE. ISS encoding for an exception from a WFI or WFE instruction on page D7-1939 describes the format of this syndrome.

The following sections describe configuration settings for generating these exceptions:

• Traps to EL1 of EL0 execution of WFE and WFI instructions on page D1-1565.
• Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page D1-1581.
• Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.

**Exception from an MCR or MRC access from AArch32 state**

These are the exception syndromes with the following EC values:

- 0b000011, MRC or MCR access to a System register in the (coproc==0b1111) encoding space.
- 0b000101, MRC or MCR access to a System register in the (coproc==0b1110) encoding space.
- 0b001000, VMRS System register access.

These report exceptions from MRC, MCR, or VMRS instructions executed in AArch32 state that result from configurable traps, enables, or disables and are not reported using the EC code of 0b000000.

The returned syndrome indicates whether the instruction was an MRC or an MCR, and the instruction arguments. ISS encoding for an exception from an MCR or MRC access on page D7-1940 describes the format of this syndrome.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000011:

• Traps to EL1 of EL0 accesses to the Generic Timer registers on page D1-1569.
• Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.
• Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573.
• Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions on page D1-1574.
• Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions on page D1-1575.
• Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register on page D1-1576.
• Traps to EL2 of Non-secure EL0 and EL1 accesses to lock down, DMA, and TCM operations on page D1-1577.
• Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578.
• Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR on page D1-1582.
• General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only on page D1-1584.
• Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587.
• Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.
• Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.
• Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR on page D1-1593.
Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- Traps to EL1 of EL0 and EL1 System register accesses to the trace registers on page D1-1567.
- Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578, for trapped accesses to the JIDR.
- Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583.
- Trapping System register accesses to Debug ROM registers to EL2 on page D1-1585.
- Trapping System register accesses to powerdown debug registers to EL2 on page D1-1586.
- Trapping general System register accesses to debug registers to EL2 on page D1-1586.
- Traps to EL3 of all System register accesses to the trace registers on page D1-1594.
- Trapping System register accesses to powerdown debug registers to EL3 on page D1-1595.
- Trapping general System register accesses to debug registers to EL3 on page D1-1596.

Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578 describes configuration settings for generating exceptions that are reported using EC value 0b001000.

### Exception from an MCRR or MRRC access from AArch32 state

These are the exception syndromes with the following EC values:

- 0b000100, MCRR or MRRC access to a System register in the (coproc==0b1111) encoding space.
- 0b001100, MRRC access to a System register in the (coproc==0b11110) encoding space.

These report exceptions from MCRR or MRRC instructions executed in AArch32 state that result from configurable traps, enables, or disables and are not reported using the EC code of 0x00.

The returned syndrome indicates whether the instruction was an MCRR or an MRRC, and the instruction arguments. **ISS encoding for an exception from an MCRR or MRRC access on page D7-1943** describes the format of this syndrome.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000100:

- Traps to EL1 of EL0 accesses to the Generic Timer registers on page D1-1569.
- Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.
- Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573.
- General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only on page D1-1584.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.
- Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- Traps to EL1 of EL0 and EL1 System register accesses to the trace registers on page D1-1567.
- Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
- Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583.
- Trapping System register accesses to Debug ROM registers to EL2 on page D1-1585.
Exception from an LDC or STC access to a System register

This is the exception syndrome with EC value 0b000110.

This reports exceptions from LDC or STC instructions executed in AArch32 state that result from configurable traps, enables, or disables.

The returned syndrome indicates whether the instruction was an HRCC or an MRRC, and the instruction arguments. **ISS encoding for an exception from an LDC or STC instruction on page D7-1945** describes the format of this syndrome.

----- Note -----

The only architected uses of these instructions are:

- An STC to write to memory from DBGDTRRXint.
- An LDC to read from memory to DBGDTRTXint.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000110:

- Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
- Trapping general System register accesses to debug registers to EL2 on page D1-1586
- Trapping general System register accesses to debug registers to EL3 on page D1-1596.

Exception from an access to an Advanced SIMD or floating-point register, from either Execution state, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP

This is the exception syndrome with EC value 0b000111.

----- Note -----

If HCR_EL2.TGE is 1, these exceptions are reported with EC value 0b000000 instead of 0b000111. **Reporting the EC encoding when an exception is routed to EL2 on page D1-1535** describes this.

It reports exceptions from accesses to the Advanced SIMD and floating-point register bank, or to SIMD and floating-point System registers, when CPACR_EL1.FPEN != 0b11 or CPTR_ELx.TFP == 1.

These are taken from either Execution state.

**ISS encoding for an exception from an access to an Advanced SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP on page D7-1947** describes the format of the returned syndrome.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000111:

- Traps to EL1 of EL0 and EL1 accesses to SIMD and floating-point functionality on page D1-1568.
- General trapping to EL2 of Non-secure accesses to the SIMD and floating-point registers on page D1-1583
- **Traps to EL3 of all System register accesses to the trace registers on page D1-1594.**

Exception from an Illegal Execution state, PC alignment fault, or SP alignment fault

These are the exception syndromes with the following EC values:

- 0b001110, Illegal Execution state.
- 0b100010, PC alignment fault.
- 0b100110, SP alignment fault.

When ESR_ELx.EC returns one of these values, the ISS field does not return any syndrome information and the ISS field is RES0.
There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. See The Illegal Execution state exception on page D1-1539 and PC alignment checking on page D1-1515. SP alignment checking on page D1-1515 describes the configuration settings for generating SP alignment fault exceptions.

**Exception from HVC or SVC instruction execution**

These are the exception syndromes with the following EC values:

- 0b010001, SVC instruction executed in AArch32 state.
- 0b010010, HVC instruction executed, when not disabled, in AArch32 state.
- 0b010101, SVC instruction executed in AArch64 state.
- 0b010110, HVC instruction executed, when not disabled, in AArch64 state.

The returned syndrome indicates the immediate value given as an instruction argument. **ISS encoding for an exception from HVC or SVC instruction execution on page D7-1948** describes the format of this syndrome.

---

**Note**

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not include conditionality information.

See System calls on page D1-1598.

**Exception from SMC instruction execution in AArch32 state**

This is the exception syndrome with EC value 0b010011.

This reports the exception from an SMC that is not disabled and is executed in AArch32 state.

**ISS encoding for an exception from SMC instruction execution in AArch32 state on page D7-1949** describes the format of this syndrome.

---

**Note**

**ISS encoding for an exception from SMC instruction execution in AArch32 state on page D7-1949** describes ISS[24:0] for each of the following cases:

- When an SMC instruction completes normally and generates an exception that is taken to EL3.
- When an SMC instruction is trapped to EL2 from Non-secure EL1 because HCR_EL2.TSC is set to 1.

---

**Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578** describes the configuration settings for trapping SMC instructions to EL2.

**Exception from SMC instruction execution in AArch64 state**

This is the exception syndrome with EC value 0b010111.

This reports the exception from an SMC that is not disabled and is executed in AArch64 state.

The returned syndrome indicates the immediate value given as an instruction argument. **ISS encoding for an exception from SMC instruction execution in AArch64 state on page D7-1951** describes the format of this syndrome.

---

**Note**

The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from Non-secure EL1.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.
Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578 describes the configuration settings for trapping SMC instructions to EL2.

Exception from MSR, MRS, or System instruction execution in AArch64 state

This is the exception syndrome with the EC value 0b011000.

These report exceptions from MSR, MRS, or System instructions executed in AArch64 state that result from configurable traps, enables, or disables and are not reported using the EC codes of 0b000000, 0b000001, or 0b000111.

Note

The System instruction class encoding space on page C5-270 identifies the System instructions referred to in this description.

The returned syndrome indicates whether the instruction was an MSR or an MRS, and the instruction arguments. ISS encoding for an exception from MSR, MRS, or System instruction execution in AArch64 state on page D7-1951 describes the format of this syndrome.

For exceptions caused by System instructions, see System on page C4-199 for the instruction arguments returned in the syndrome.

The following sections describe configuration settings for generating the exception that is reported using EC value 0b011000:

- In EL1 configurable controls on page D1-1563:
  - Traps to EL1 of EL0 execution of cache maintenance instructions on page D1-1564.
  - Traps to EL1 of EL0 accesses to the CTR_EL0 on page D1-1565.
  - Traps to EL1 of EL0 execution of DC ZVA instructions on page D1-1566.
  - Traps to EL1 of EL0 accesses to the PSTATE, [D, A, I, F] interrupt masks on page D1-1566.
  - Traps to EL1 of EL0 and EL1 System register accesses to the trace registers on page D1-1567.
  - Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
  - Traps to EL1 of EL0 accesses to the Generic Timer registers on page D1-1569.
  - Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.

- In EL2 configurable controls on page D1-1571:
  - Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573.
  - Traps to EL2 of Non-secure EL0 and EL1 execution of DC ZVA instructions on page D1-1574.
  - Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions on page D1-1574.
  - Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions on page D1-1575.
  - Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register on page D1-1576.
  - Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page D1-1577.
  - Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578.
  - Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR on page D1-1582.
  - Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583.
  - Trapping System register accesses to Debug ROM registers to EL2 on page D1-1585.
  - Trapping System register accesses to powerdown debug registers to EL2 on page D1-1586.
  - Trapping general System register accesses to debug registers to EL2 on page D1-1586.
  - Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587.
  - Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.
In **EL3 configurable controls on page D1-1589**:  
— Traps to EL3 of Secure EL1 accesses to the Counter-timer Physical Secure timer registers on page D1-1592.
— Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR on page D1-1593.
— Traps to EL3 of all System register accesses to the trace registers on page D1-1594.
— Trapping System register accesses to powerdown debug registers to EL3 on page D1-1595.
— Trapping general System register accesses to debug registers to EL3 on page D1-1596.
— Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597.

**Exception from an Instruction abort**

These are the exception syndromes with the following EC values:

- 0100000, for an Instruction abort exception taken from a lower Exception level, that could be using AArch64 or AArch32.
- 0b100001, for an Instruction abort exception taken without a change in Exception level, meaning it is taken from an Exception level that is using AArch64.

These EC values are used for MMU faults and synchronous external aborts, including synchronous parity or ECC errors, that are generated by instruction accesses. They are not used for Debug exceptions.

The returned syndrome provides more information about the exception, including a fault code that indicates the cause of the exception. **ISS encoding for an exception from an Instruction Abort on page D7-1953** describes the format of this syndrome.

**Exception from a Data abort**

These are the exception syndromes with the following EC values:

- 0b100100, for a Data abort exception taken from a lower Exception level, that could be using AArch64 or AArch32.
- 0b100101, for a Data abort exception taken without a change in Exception level, meaning it is taken from an Exception level that is using AArch64.

These EC values are used for the following exceptions if the exception is generated by a data access:

- MMU faults.
- Alignment faults other than SP alignment faults and PC alignment faults.
- Synchronous external aborts, including synchronous parity or ECC errors.

They are not used for Debug exceptions.

The returned syndrome provides more information about the exception, including a fault code that indicates the cause of the exception. **ISS encoding for an exception from a Data Abort on page D7-1955** describes the format of this syndrome.

**Floating-point exceptions**

These are the exception syndromes with the following EC values:

- 0b101000, trapped floating-point exception from AArch32.
- 0b101100, trapped floating-point exception from AArch64.

These Exception classes are supported only when the SIMD and floating-point implementation supports the trapping of floating-point exceptions. Otherwise, the 0x28 and 0x2C EC values are reserved. That is, these EC values are used to report the floating-point exceptions defined by IEEE 754, and input denormal.

The returned syndrome identifies the trapped floating-point exception or exceptions. **ISS encoding for an exception from a trapped floating-point exception on page D7-1959** describes the format of this syndrome.
In an implementation where the SIMD and floating-point implementation supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.\{IDE, IXE, UFE, OFE, DZE, IOE\} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.\{IDE, IXE, UFE, OFE, DZE, IOE\} bits enable each of the floating-point exception traps.

**SError interrupt**

This is the exception syndrome with EC value \(0b101111\).

It is used to report the exception caused by an SError interrupt.

The returned syndrome is implementation specific. *ISS encoding for an SError interrupt on page D7-1961* describes the format of this syndrome. See also *Asynchronous exception types, routing, masking and priorities on page D1-1555*.

**Breakpoint exception or Vector Catch exception**

These are the exception syndromes with the following EC values:

- \(0b110000\), Breakpoint exception taken from a lower Exception level.
- \(0b110001\), Breakpoint exception taken without a change of Exception level.
- \(0b111010\), AArch32 Vector Catch exception.

The returned syndrome provides a fault code that indicates the cause of the exception. *ISS encoding for an exception from a Breakpoint or Vector Catch debug exception on page D7-1961* describes the format of this syndrome.

For more information about generating these exceptions, see:

- *Breakpoint exceptions on page D2-1641*.
- *Vector Catch exceptions on page D2-1672*.

**Watchpoint exception**

These are the exception syndromes with the following EC values:

- \(0b110100\), Watchpoint exception taken from a lower Exception level.
- \(0b110101\), Watchpoint exception taken without a change of Exception level.

The returned syndrome provides more information about the watchpoint, including a fault code that indicates the cause of the exception. *ISS encoding for an exception from a Watchpoint exception on page D7-1963* describes the format of this syndrome.

For more information about generating these exceptions, see *Watchpoint exceptions on page D2-1657*.

**Software Step exception**

These are the exception syndromes with the following EC values:

- \(0b110010\), Software Step exception taken from a lower Exception level.
- \(0b110011\), Software Step exception taken without a change of Exception level.

The returned syndrome provides more information about the watchpoint, including a fault code that indicates the cause of the exception. *ISS encoding for an exception from a Software Step exception on page D7-1962* describes the format of this syndrome.

For more information about generating these exceptions, see *Software Step exceptions on page D2-1673*.

**Breakpoint Instruction exception**

These are the exception syndromes with the following EC values:

- \(0b111000\), BKPT instruction executed in AArch32 state.
- \(0b111100\), BRK instruction executed in AArch64 state.
The returned syndrome provides the comment that was provided as an argument to the Breakpoint Instruction. *ISS encoding for an exception from execution of a Breakpoint instruction* on page D7-1963 describes the format of this syndrome.

For more information about generating these exceptions, see *Breakpoint Instruction exceptions* on page D2-1639.

**Reporting the EC encoding when an exception is routed to EL2**

When an exception is taken to EL2 because the exception routing control HCR_EL2.TGE is enabled, the EC encoding that would have been used if the exception had been taken to EL1 is recorded in ESR_EL2.EC instead, unless the encoding is \(0x07\).

Exceptions that use \(0x07\) when the HCR_EL2.TGE routing control is disabled use \(0x00\) when the HCR_EL2.TGE routing control is enabled.

**D1.10.5 Summary of register updates on faults taken to an Exception level that is using AArch64**

For all exceptions taken to an Exception level using AArch64 that are not listed in *Validity of FAR_ELx*, the FAR_ELx for the Exception level the exception is taken to is UNKNOWN.

For all exceptions taken to EL2 using AArch64 that are not listed in *Validity of HPFAR_EL2*, the HPFAR_EL2 is UNKNOWN.

**Validity of FAR_ELx**

The faulting virtual address is saved in FAR_ELx for the Exception level the exception is taken to if an exception is one of:

- An Instruction Abort exception.
- A Data Abort exception.
- A PC alignment fault exception.
- A Watchpoint exception.

The architecture permits that the FAR_ELx is UNKNOWN for Synchronous External Aborts other than Synchronous External Aborts on Translation Table Walks. In this case, the ISS.FnV bit returned in ESR_ELx indicates whether FAR_ELx is valid.

If an exception is taken from an Exception level using AArch32 into an Exception level using AArch64, and that exception writes the FAR_ELx at the Exception level the exception is taken to, the most significant 32 bits of the FAR_ELx are all zero, unless both:

- The faulting address was generated by a load or store that sequentially incremented from address \(0xFFFFFFFF\). Such a load or store instruction is CONstrained UNPREDICTABLE, see *Out of range virtual address* on page K1-5464.
- The implementation treats such incrementing as setting bit[32] of the virtual address.

The FAR_ELx for an Exception level is made UNKNOWN as a result of an exception return from that Exception level.

**Validity of HPFAR_EL2**

The faulting IPA is saved in HPFAR_EL2 if the exception is an Instruction Abort or Data Abort taken to EL2 and the fault is one of:

- A Translation or Access Flag fault on a stage 2 translation.
- A stage 2 Address Size fault.
- A fault on the stage 2 translation of an address accessed in a stage 1 translation table walk.

HPFAR_EL2 is made UNKNOWN as a result of an exception return from EL2.
D1.11 Exception return

In the ARMv8-A architecture, an exception return is always to the same Exception level or a lower Exception level. An exception return is used for:

- A return to a previously executing thread.
- Entry to a new execution thread. For example:
  - The initialization of a hypervisor by a Secure monitor.
  - The initialization of an operating system by a hypervisor.
  - Application entry from an operating system or hypervisor.

An exception return requires the simultaneous restoration of the PC and PSTATE to values that are consistent with the desired state of execution on returning from the exception.

In AArch64 state, an ERET instruction causes an exception return. On an ERET instruction:

- The PC is restored with the value held in the ELR_ELx.
- PSTATE is restored by using the contents of the SPSR_ELx.

The ELR_ELx and SPSR_ELx are the ELR_ELx and SPSR_ELx at the Exception level the exception is returning from. The exception return makes this ELR_ELx and SPSR_ELx UNKNOWN.

See Address tagging in AArch64 state on page D4-1724 for details of how tagged addresses are handled in an Exception return from an Exception level using AArch64 to an Exception level using AArch64.

--- Note ---

When returning from an Exception level using AArch64 to an Exception level using AArch32, the top 32 bits of the ELR_ELx are ignored.

---

An ERET instruction also:

- Sets the Event Register for the PE executing the ERET instruction. See Mechanisms for entering a low-power state on page D1-1599.
- Resets the local exclusive monitor for the PE executing the ERET instruction. This removes the risk of errors that might be caused when a path to an exception return fails to include a CLREX instruction.

--- Note ---

This behavior prevents self-hosted debug from software stepping through an LDREX/STREX pair. However, when self-hosted debug is using software step, it is highly probable that the exclusive monitor state would be lost anyway, for other reasons. Stepping code that uses exclusive monitors on page D2-1685 describes this.

---

It is IMPLEMENTATION DEFINED whether the resetting of the local exclusive monitor also resets the global exclusive monitor.

The ERET instruction is UNDEFINED in EL0.

When returning from an Exception level using AArch64 to an Exception level using AArch32, the AArch32 context is restored. The ARMv8-A architecture defines the relationship between AArch64 state and AArch32 state, for:

- General-purpose registers.
- Special-purpose registers.
- System registers.

In an implementation that includes EL3, the Security state can only change on returning from an exception if the return is from EL3 to a lower Exception level.
The following sections give more information:

- **Exception return and PC alignment.**
- **Illegal return events from AArch64 state.**
- **Legal returns that set PSTATE.I to 1 on page D1-1539.**
- **The Illegal Execution state exception on page D1-1539.**
- **Pseudocode description of exception return on page D1-1539.**

## D1.11 Exception return and PC alignment

When SPSR_ELx.M[4] == 0, indicating an Exception return to AArch64 state, the value of ELR_ELx is transferred to the PC. If this value is misaligned, subsequent execution results in a PC alignment fault exception.

When SPSR_ELx.M[4] == 1, indicating an Exception return to AArch32 state, the value of ELR_ELx is transferred to the PC except that, for a legal exception return:

- If SPSR_ELx.T is 0, ELR_ELx[1:0] are treated as being 0 for restoring the PC.
- If SPSR_ELx.T is 1, ELR_ELx[0] is treated as being 0 for restoring the PC.

This means that a PC alignment fault exception cannot occur following a legal exception return from AArch64 state to AArch32 state. However, where the Exception return with SPSR_ELx.M[4] == 1 is an illegal exception return then it is IMPLEMENTATION DEFINED whether a misaligned value in ELR_ELx is aligned when it is restored to the PC.

**Note**

In an implementation that forces the alignment of the PC value restored from SPSR_ELx on an illegal exception return with SPSR_ELx.M[4] == 1, if SPSR_ELx.T == 1 the restored PC value might give rise to a PC alignment fault exception, because the PE remains in AArch64 state and only ELR_ELx[0] is treated as being 0 for restoring the PC.

For more information about the illegal exception return cases see **Illegal return events from AArch64 state.**

## D1.11.2 Illegal return events from AArch64 state

In this section:

**Return**

- In AArch64 state, refers to any of:
- Execution of an ERET instruction.
- Execution of a DRPS instruction in Debug state.
- Exit from Debug state.

**Saved process state value**

- In AArch64 state, refers to any of:
- The value held in the SPSR_ELx for an ERET instruction.
- The value held in the SPSR_ELx for a DRPS instruction executed in Debug state.
- The value held in the DSPSR_EL0 for a Debug state exit.

**Link address**

- In AArch64 state, refers to any of:
- The address held in ELR_ELx for an ERET instruction.
- The address held in DLR_EL0 for a Debug state exit.

**Configured from reset**

Indicates the state determined on powerup or reset by a configuration input signal, or by another IMPLEMENTATION DEFINED mechanism.

The ARMv8 architecture has a generic mechanism for handling returns to a mode or state that is illegal. In AArch64 state, this can occur as the result of any of the following situations:

- A return where the Exception level being returned to is higher than the current Exception level.
- A return where the Exception level being returned to is not implemented. For example a return to EL2 when EL2 is not implemented.
A return to EL2 when EL3 is implemented and the value of the SCR_EL3.NS bit is 0.

A return to Non-secure EL1 when EL2 is implemented and the value of the HCR_EL2.TGE bit is 1.

A return where the value of the saved process state M[4] bit is 0, indicating a return to AArch64 state, and one of the following is true:

- The M[3:0] bits are 0b0001.
- The Exception level being returned to is using AArch32 state, as programmed by the SCR_EL3.RW or HCR_EL2.RW bits, or as configured from reset.

A return where the value of the saved process state M[4] bit is 1, indicating a return to AArch32 state, and one of the following is true:

- The M field value is not a valid AArch32 state PE mode. Table D1-4 on page D1-1511 shows the valid M[3:0] values for AArch32 state PE modes. This includes the case where M[3:0] is 0b0000, indicating User mode, and EL0 does not support AArch32 state.
- The Exception level being returned to is using AArch64 state as determined by the SCR_EL3.RW or HCR_EL2.RW field or the configuration from reset. This includes the case where the Exception level being returned to does not support AArch32 state.

Note

This means that, in an implementation that supports only AArch64 state, any attempt to return to AArch32 state is an illegal exception return.

A Debug state exit from EL0 using AArch64 state, to EL0 using AArch32 state.

In these cases:

- PSTATE.IL is set to 1, to indicate an illegal return.
- PSTATE.{EL, nRW, SP} are unchanged. This means the Exception level, Execution state, and stack pointer selection do not change as a result of the return.

The following PSTATE bits are restored from the saved process state value:

- The D, A, I, F exception mask bits.

If the illegal return is an illegal exception return, the PSTATE.SS bit is handled as normal for a return. That is, the SS bit is handled in the same way as an exception return that is not an illegal exception return. See Software Step exceptions on page D2-1673.

In all these cases the PSTATE.SS bit is handled as it would be for a normal return, as described in Entering the active-not-pending state on page D2-1675 and Exiting Debug state on page H2-4880. DRPS never sets the SS bit. This is indicated in Entering the active-not-pending state on page D2-1675.

If the illegal return is not a DRPS instruction executed in Debug state, the PC is restored from the link address. However, if the value of the M[4] bit of the saved process state is 1, indicating a return to AArch32 state, then:

- It is IMPLEMENTATION DEFINED whether the PC value is aligned by setting the bottom 1 or 2 bits of its value to 0, as determined by the T bit of the saved process state. See Exception return and PC alignment on page D1-1537.
- It is CONSTRAINED UNPREDICTABLE whether bits[63:32] of the PC are all set to zero, or are set to the value of the corresponding bits of the link address.

The implementation determines the choice of these two options, and the choice might vary dynamically. Therefore, software must tolerate both of these options.

Relaxation of the tagged address handling requirements on an Illegal exception return on page D4-1725 describes how tagged addresses are handled in an Illegal Exception return from an Exception level using AArch64 to an Exception level using AArch64.
When the value of the `PSTATE.IL` bit is 1, any attempt to execute any instruction results in an Illegal Execution state exception. See *The Illegal Execution state exception*.

All aspects of the illegal return, other than the effects described in this section, occur as they do for a legal return.

### D1.11.3 Legal returns that set PSTATE.IL to 1

In this section, *return*, *saved process state value*, and *link address* have the same meaning as defined in *Illegal return events from AArch64 state* on page D1-1537.

If the value of the IL bit in the saved process state is 1, then it is copied to `PSTATE` by a return, meaning that `PSTATE.IL` is set to 1. In this case, if the return is not an illegal return, and targets AArch32 state, then the `PSTATE.{IT, T}` bits are either:

- Set to 0.
- Copied from the saved process state value.

The choice between these two options is determined by an implementation, and might vary dynamically within the implementation. Correspondingly software must regard the value as being an `UNKNOWN` choice between the two values.

The `PSTATE.{IT, T}` bits are only valid in AArch32 state, see *Process state, PSTATE* on page G1-3805.

When the `PSTATE.IL` bit is 1, any attempt to execute any instruction results in an Illegal Execution state exception. See *The Illegal Execution state exception*.

### D1.11.4 The Illegal Execution state exception

When the value of the `PSTATE.IL` bit is 1, any attempt to execute any instruction results in an Illegal Execution state exception. In AArch64 state, the `PSTATE.IL` bit can be set to 1 by any of:

- An illegal return, as described in *Illegal return events from AArch64 state* on page D1-1537.
- A legal return that sets `PSTATE.IL` to 1, as described in *Legal returns that set PSTATE.IL to 1*.

An Illegal Execution state exception sets `ESR_ELx.EC` for the target Exception level to the value of `0x0E`.

On taking any exception to an Exception level that is using AArch64 state:

1. The value of the `PSTATE.IL` bit is copied into the `SPSR_ELx.IL` bit for the Exception level to which the exception is taken.
2. The `PSTATE.IL` bit is cleared to 0.

**Note**

This means that it is not possible for software to observe the value of `PSTATE.IL`.

For the priority of this exception class, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548.

### D1.11.5 Pseudocode description of exception return

The `AArch64.ExceptionReturn()` pseudocode function transfers the return address to the PC, and restores `PSTATE` to its saved value by calling `SetPSTATEFromPSR()`.

The `IllegalExceptionReturn()` function checks for an Illegal Execution state exception.
D1.12 The Exception level hierarchy

The System registers provide controls that control PE behavior through the Exception level hierarchy.

If EL3 and EL2 are implemented, System registers at EL3 and EL2 provide controls that control the Execution state of lower Exception levels.

Table D1-9 shows the principal System registers.

Table D1-9 Principal System registers

<table>
<thead>
<tr>
<th>EL3</th>
<th>EL2</th>
<th>EL1</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR_EL3</td>
<td>SCTLR_EL2</td>
<td>SCTLR_EL1</td>
<td>Controls execution for its own Exception level.</td>
</tr>
<tr>
<td>SCR_EL3</td>
<td>HCR_EL2</td>
<td>-</td>
<td>Controls execution at lower Exception levels.</td>
</tr>
<tr>
<td>-</td>
<td>HSTR_EL2</td>
<td>-</td>
<td>Used only if at least one of EL1 and EL0 is using AArch32.</td>
</tr>
</tbody>
</table>

The prioritization of exceptions generated as a result of controls in these registers is described in Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548.

The following sections describe the Exception level hierarchy:
- The hierarchy of configuration and routing control.
  - Control of SIMD, floating-point and trace functionality on page D1-1546.
  - Control of IMPLEMENTATION DEFINED features on page D1-1546.
  - Routing exceptions to EL2 on page D1-1548.

D1.12.1 The hierarchy of configuration and routing control

The following subsections give a summary of the controls available at each Exception level for controlling execution at that Exception level and all lower Exception levels:
- Controls provided at EL3.
- Controls provided at EL2 on page D1-1542.
- Controls provided at EL1 on page D1-1544.

For information on how the controls summarized in these subsections affect PE behavior, see the definitions of the control bits in the register descriptions.

Controls provided at EL3

See:
- Controls provided by the SCR_EL3.
- Controls provided by the SCTLR_EL3 on page D1-1541.
- Controls provided by the MDCR_EL3 on page D1-1541.

Controls provided by the SCR_EL3

SCR_EL3.NS Determines the Security state of execution at EL1 and EL0.

SCR_EL3.RW Determines the Execution state of the next-lower Exception level.

SCR_EL3.{EA, FIQ, IRQ}

Route:
- EA Physical SError interrupts and synchronous External Aborts to EL3.
- FIQ Physical FIQ interrupts to EL3.
- IRQ Physical IRQ interrupts to EL3.

SCR_EL3.SMD Disables the Secure Monitor Call exception.
SCR_EL3.HCE Enables the Hypervisor Call exception.
SCR_EL3.ST Enables Secure EL1 access to the Secure timer.
SCR_EL3.SIF Secure Instruction Fetch. When in Secure state, disables instruction fetches from Non-secure memory.
SCR_EL3.TWI Trap Wait-For-Interrupt.
SCR_EL3.TWE Trap Wait-For-Event.

Controls provided by the SCTLR_EL3

SCTLR_EL3.{A, SA} Enable alignment checking:
  A   On data accesses from EL3.
  SA  On the SP, when executing at EL3.

SCTLR_EL3.{M, C, I, WXN} Memory system control bits:
  M   Enables EL3 stage 1 address translation.
  C   When set to 0, makes data accesses to Normal memory from EL3, and Normal memory accesses to the EL3 translation tables, Non-cacheable.
  I   When set to 0, makes instruction accesses to Normal memory from EL3 Non-cacheable.
  WXN For accesses from EL3, enables treating all writable memory regions as XN, execute never.

SCTLR_EL3.EE Defines the endianness of data accesses from EL3, including stage 1 translation table walks at EL3.

--- Note ---
Instruction fetches are always little-endian.

Controls provided by the MDCR_EL3

MDCR_EL3.{EPMAD, EDAD} Enable external debugger accesses to:
  EPMAD Performance Monitors registers.
  EDAD Breakpoint and Watchpoint registers.

MDCR_EL3.{SPME, SDD, SPD32} Secure debug controls:
  SPME Secure Performance Monitors enable. Enables event counting in Secure state.
  SDD Disables all debug exceptions taken from Secure state, if the debug target Exception level, EL1, is using AArch64.
  SPD32 Enables debug exceptions from Secure EL1 using AArch32.

MDCR_EL3.{TDOSA, TDA, TPM} These are trap controls, that control traps to EL3 of EL2, EL1, and EL0 accesses to the following:
  TDOSA The OS-related debug registers.
  TDA Those debug registers not included in the MDCR_EL3.TDOSA trap.
  TPM The Performance Monitors registers.

For EL1 and EL0, these traps apply to accesses from both Security states.
Controls provided at EL2

EL2 is implemented only in Non-secure state, and its controls apply only to execution in Non-secure EL2, Non-secure EL1, and Non-secure EL0. See:

- Controls provided by SCTLR_EL2.
- Controls provided by HCR_EL2.
- Controls provided by the HSTR_EL2 on page D1-1544.
- Controls provided by the MDCR_EL2 on page D1-1544.

Controls provided by SCTLR_EL2

SCTLR_EL2.{A, SA} Enable alignment checking:

A  On data accesses from EL2.
SA On the SP, when executing at EL2.

SCTLR_EL2.{M, C, I, WXN} Memory system control bits:

M Enables EL2 stage 1 address translation.
C When set to 0, makes data accesses to Normal memory from EL2, and Normal memory accesses to the EL2 translation tables, Non-cacheable.
I When set to 0, makes instruction accesses to Normal memory from EL2 Non-cacheable.
WXN For accesses from EL2, enables treating all writable memory regions as XN, execute never.

SCTLR_EL2.EE Defines the endianness of data accesses from EL2, including stage 1 translation table walks at EL2.
Also defines the endianness of stage 2 translation table walks at Non-secure EL1 and EL0.

Note Instruction fetches are always little-endian.

Controls provided by HCR_EL2

HCR_EL2.RW Determines the Execution state of the next-lower Exception level.

HCR_EL2.{AMO, IMO, FMO} Route physical interrupts to EL2, and if the value of HCR_EL2.TGE is 0, enable virtual interrupts:

AMO Route physical SError interrupts to EL2 and enable virtual SError interrupts
IMO Route physical IRQ interrupts to EL2 and enable virtual IRQ interrupts.
FMO Route physical FIQ interrupts to EL2 and enable virtual FIQ interrupts.

Note

- If a physical interrupt is routed to both EL3 and EL2, routing to EL3 takes precedence over routing to EL2.
- When the value of HCR_EL2.TGE is 0, the virtual interrupt enables apply regardless of whether the corresponding physical interrupt is routed to EL2 or to EL3.
- When the value of HCR_EL2.TGE is 1 the virtual interrupts are disabled.
HCR_EL2.[VSE, VI, VF]

Cause a virtual interrupt to be pending:
- **VSE**: Virtual SError interrupt.
- **VI**: Virtual IRQ interrupt.
- **VF**: Virtual FIQ interrupt.

HCR_EL2.VM

Enable bit for Non-secure EL1&0 stage 2 address translations.

HCR_EL2.[SWIO, PTW, FB, BSU, DC, CD, ID]

Controls for memory system behavior for accesses made from Non-secure EL1 and EL0:
- **SWIO**: Set/Way Invalidate Override.
- **PTW**: Protect Table Walk.
- **FB**: Force broadcast of TLB and instruction cache maintenance instructions.
- **BSU**: Barrier Shareability Upgrade.
- **DC**: For the Non-secure EL1&0 translation regime, when set to 1, forces stage 2 translation table walks to Normal memory, and stage 2 translations for data accesses to Normal memory, to be Non-cacheable.
- **ID**: For the Non-secure EL1&0 translation regime, when set to 1, forces stage 2 translations for instruction accesses to Normal memory be Non-cacheable.

HCR_EL2.HCD

Hypervisor Call Disable.

--- Note

If an implementation includes EL3, this bit is RES0.

HCR_EL2.[TRVM, TDZ, TVM, TTLB, TPU, TPC, TSW, TACR, TIDCP, TSC, TID0, TID1, TID2, TID3, TWE, TWI]

Trap operations performed at Non-secure EL1 or EL0 to EL2, as follows:
- **TRVM**: Trap Read of Virtual Memory controls.
- **TDZ**: Trap Data Cache Zero.
- **TVM**: Trap Virtual Memory controls.
- **TTLB**: Trap TLB maintenance instructions.
- **TPU**: Trap cache maintenance to the Point of Unification instructions.
- **TPC**: Trap data cache maintenance to the Point of Coherency instructions.
- **TSW**: Trap data cache maintenance by Set/Way instructions.
- **TACR**: Trap Auxiliary Control Register accesses.
- **TIDCP**: Trap Implementation-Dependent functionality.
- **TSC**: Trap Secure Monitor Call.
- **TID0**: Trap ID Group 0 register accesses.
- **TID1**: Trap ID Group 1 register accesses.
- **TID2**: Trap ID Group 2 register accesses.
- **TID3**: Trap ID Group 3 register accesses.
- **TWI**: Trap Wait-For-Interrupt.
- **TWE**: Trap Wait-For-Event.

--- Note

There are no AArch64 System registers in ID Group 0, therefore the TID0 trap is only relevant when Non-secure EL1 is using AArch32.

HCR_EL2.TGE

Trap General Exceptions.
**Controls provided by the HSTR_EL2**

When EL2 is using AArch64 and at least one of Non-secure EL1 or EL0 is using AArch32, HSTR_EL2 provides the following trap of Non-secure AArch32 operation to EL2:

**HSTR_EL2.Tn, for values of n in the set {0-3, 5-13, 15}**

Trap accesses to System registers in the AArch32 (coproc == 0b1111) encoding space, by the value of n, where n is:

- The numeric value of the CRn argument used when accessing the register using an MCR or MRC instruction.
- The numeric value of the CRm argument used when accessing the register using an MCRR or MRRC instruction.

**Controls provided by the MDCR_EL2**

**MDCR_EL2.{TDRA, TDOSA, TDA}**

Trap controls, that control traps to EL2 of Non-secure EL1 and EL0 System register accesses to the following:

- **TDRA** The Debug ROM registers.
- **TDOSA** The OS-related debug registers.
- **TDA** Those debug registers not included in either of the MDCR_EL2.TDRA or MDCR_EL2.TDOSA traps.

**MDCR_EL2.TDE** Routes all debug exceptions taken from Non-secure EL1 and EL0 to EL2.

**MDCR_EL2.{TPM, TPMCR}**

These are trap controls, that control traps to EL2 of Non-secure EL1 and EL0 accesses to the following registers:

- **TPM** All Performance Monitors registers.
- **TPMCR** The Performance Monitors Control Registers.

**MDCR_EL2.HPMN** Defines the number of Performance Monitors counters that are accessible from Non-secure EL1 and EL0.

**Controls provided at EL1**

See:

- *Controls provided by the SCTLR_EL1.*
- *Controls provided by the MDSCR_EL1 on page D1-1545.*

**Controls provided by the SCTLR_EL1**

**SCTLR_EL1.{A, SA}** Enable alignment checking:

- **A** On data accesses from EL1 and EL0.
- **SA** On the SP, when executing at EL1.

**SCTLR_EL1.SA0** Enable alignment checking on the SP when executing at EL0.

**SCTLR_EL1.{M, C, I, WXN}**

Memory system control bits:

- **M** Enables EL1&0 stage 1 address translation.
- **C** When set to 0, makes data accesses to Normal memory from EL0 and EL1, and Normal memory accesses to the EL1&0 stage 1 translation tables, Non-cacheable.
- **I** When set to 0, makes instruction accesses to Normal memory from EL1 and EL0 Non-cacheable.
WXN For accesses from EL1 and EL0, enables treating all writable memory regions as XN, execute never.

SCTLR_EL1.EE Defines the endianness of data accesses from EL1, including stage 1 translation table walks at EL1 and EL0.

--- Note ---
Instruction fetches are always little-endian.

SCTLR_EL1.E0E EL0 Endianness. Defines the endianness used for explicit data accesses made from EL0.

SCTLR_EL1.[UCI, UCT, DZE, nTWI, nTWE] Trap enables:
- UCI Unprivileged Cache maintenance Instruction enable.
- UCT Unprivileged Cache Type access enable.
- DZE Data cache Zero Enable.
- nTWI Not Trap Wait-For-Interrupt.
- nTWE Not Trap Wait-For-Event.

SCTLR_EL1.UMA Unprivileged Mask Access.

SCTLR_EL1.[SED, ITD, CP15BEN] These bits control the use, at EL0, of AArch32 functionality that is deprecated, or OPTIONAL and deprecated:
- SED Disables use of the SETEND instruction.
- ITD If supported, disables some uses of the IT instruction. The register field description identifies the uses that are disabled.
- CP15BEN If supported, enables use of the CP15DMB, CP15DSB, and CP15ISB memory barrier instructions.

The deprecated uses of the IT instruction, and use of the CP15DMB, CP15DSB, and CP15ISB instructions, are deprecated for performance reasons. Implementation of the ITD and CP15BEN controls is optional, and if a control is not implemented then the associated AArch32 functionality cannot be disabled.

Controls provided by the MDSCR_EL1

MDSCR_EL1.[MDE, SS] Enable controls for the debug exceptions:
- MDE Enables Breakpoint exceptions, Watchpoint exceptions, and Vector Catch exceptions.
- SS Enables Software Step exceptions.

There is no enable control for Breakpoint Instruction exceptions. Breakpoint Instruction exceptions are always enabled.

MDSCR_EL1.KDE Enables debug exceptions from EL_D when EL_D is using AArch64.

MDSCR_EL1.TDCC Enables a trap to EL1 of EL0 accesses to the Debug Communications Channel registers.
D1.12.2 Control of SIMD, floating-point and trace functionality

In addition to the controls described in *The hierarchy of configuration and routing control* on page D1-1540, the following registers provide a hierarchy of control of access to SIMD and floating-point functionality, and to trace functionality that is accessible using the System registers:

- **CPTR_EL3**  
  Traps operation at lower Exception levels to EL3, if the operation is not trapped to EL2 by CPTR_EL2 and is not trapped to EL1 by CPACR_EL1.

- **CPTR_EL2**  
  Traps operation in Non-secure EL1 or EL0 to EL2, if the operation is not trapped to EL1 by CPACR_EL1. CPTR_EL2.{TTA, TFP} also trap operation in EL2.

  The trap bits in the CPTR_EL3 and CPTR_EL2 are as follows:

  - **TCPAC**  
    Traps accesses to the registers that control access to SIMD, floating-point, and trace functionality.

  - **TTA**  
    Traps any System register access to trace functionality, unless that access is otherwise trapped to a lower Exception level.

  - **TFP**  
    Traps any execution of an instruction that uses the SIMD and floating-point register bank, unless that access is otherwise trapped to a lower Exception level.

- **CPACR_EL1**  
  Traps operation from EL1 or EL0 to EL1. Traps set in the CPACR_EL1 take precedence over any traps set in the CPTR_EL2 or CPTR_EL3. The trap fields are as follows:

  - **TTA**  
    Traps to EL1 any System register access from EL0 or EL1 to trace functionality.

  - **FPEN**  
    Traps to EL1 execution of instructions that uses the SIMD and floating-point register bank.

D1.12.3 Control of IMPLEMENTATION DEFINED features

*The hierarchy of configuration and routing control* on page D1-1540 and *Control of SIMD, floating-point and trace functionality* describe the controls of the trapping of architecturally-defined functionality. However, the architecture also defines registers that can be used to provide IMPLEMENTATION DEFINED traps of IMPLEMENTATION DEFINED functionality to the different Exception levels. *Table D1-10* shows these control registers, for AArch64 state controls.

**Table D1-10 Control of traps of IMPLEMENTATION DEFINED functionality**

<table>
<thead>
<tr>
<th>Traps to EL3</th>
<th>Traps to EL2</th>
<th>Traps to EL1</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL3</td>
<td>ACTLR_EL2</td>
<td>ACTLR_EL1</td>
<td>Registers also provide IMPLEMENTATION DEFINED configuration controls for the appropriate Exception level.</td>
</tr>
<tr>
<td>-</td>
<td>HACR_EL2</td>
<td>-</td>
<td>Provides traps of IMPLEMENTATION DEFINED Non-secure EL1 and EL0 functionality to EL2.</td>
</tr>
</tbody>
</table>
Synchronous exception types, routing and priorities

Any exception generated by attempting to execute an instruction that is UNDEFINED, including:
- Attempts to execute instructions at an inappropriate Exception level.
- Attempts to execute instructions when they are disabled.
- Attempts to execute instruction bit patterns that have not been allocated.

Illegal Execution state exceptions. These are caused by attempts to execute an instruction when the value of PSTATE.IL is 1, see Illegal return events from AArch64 state on page D1-1537.

Exceptions caused by the use of a misaligned SP.

Exceptions caused by attempting to execute an instruction with a misaligned PC.

Exceptions caused by the exception-generating instructions SVC, HVC, or SMC.

Traps on attempts to execute instructions that the System registers define as instructions that are trapped to a higher Exception level. See Configurable instruction enables and disables, and trap controls on page D1-1562.

Instruction Aborts generated by the memory address translation system that are associated with attempts to execute instructions from areas of memory that generate faults.

Data Aborts generated by the memory address translation system that are associated with attempts to read or write memory that generate faults.

Data Aborts caused by a misaligned address.

All of the debug exceptions:
- Breakpoint Instruction exceptions.
- Breakpoint exceptions.
- Watchpoint exceptions.
- Vector Catch exceptions.
- Software Step exceptions.

In an implementation that supports the trapping of floating-point exceptions, exceptions caused by trapped IEEE floating-point exceptions, see Floating-point exception traps on page D1-1552.

In some implementations, External aborts. External aborts are failed memory accesses, and include accesses to those parts of the memory system that occur during the address translation. The ARMv8 architecture permits, but does not require, implementations to treat such exceptions synchronously. See External aborts on page D3-1714.

This remainder of this section contains the following:
- Routing exceptions to EL2 on page D1-1548.
- Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548.
- Effect of Data Aborts on page D1-1551.
- Floating-point exception traps on page D1-1552.
D1.13.1 Routing exceptions from Non-secure EL0 to EL2

When HCR_EL2.TGE is 1, any exception taken from Non-secure EL0 that would be taken to Non-secure EL1 is, instead, routed to EL2. This means that an application can execute at Non-secure EL0 without using any functionality at Non-secure EL1.

Note
Implementations typically use the following Exception level and software hierarchy in Non-secure state:

- EL2: Hypervisor
- EL1: Operating system
- EL0: Application

In such an implementation, setting HCR_EL2.TGE to 1 means that an application can run at Non-secure EL0 under the direct control of a hypervisor executing at EL2, with no operating system involvement.

D1.13.2 Synchronous exception prioritization for exceptions taken to AArch64

In principle, any single instruction can generate a number of different synchronous exceptions, between the fetching of the instruction, its decode, and eventual execution. For exceptions taken to an Exception level that is using AArch64, these are prioritized as follows, where 1 is the highest priority.

Note
The priority numbering in this list only shows the relative priorities of exceptions taken to an Exception level that is using AArch64. This numbering has no global significance and, for example, does not correlate with the equivalent AArch32 list in Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816.

2. PC alignment fault exceptions. See PC alignment checking on page D1-1515.
3. Instruction Abort exceptions. See Exception from an Instruction abort on page D1-1533 and AArch64 state prioritization of synchronous aborts from a single stage of address translation on page D4-1807.
4. Breakpoint exceptions or Address Matching Vector Catch exceptions. See:
   - Breakpoint exceptions on page D2-1641.
   - Vector Catch exceptions on page D2-1672.
Vector Catch exceptions are only taken from AArch32 state.

Note
An Exception Trapping Vector Catch exception is generated on exception entry for an exception that has been prioritized as described in Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816. This means that it is outside the scope of the description of this section.

5. Illegal Execution state exceptions. See Illegal return events from AArch64 state on page D1-1537.
6. Exceptions taken from EL1 to EL2 because of one of the following configuration settings:
   - HSTR_EL2.Tn.
   - HCR_EL2.TIDCP.

Note
These are the controls for exceptions taken to AArch64 state. For exceptions taken to AArch32 state the equivalent controls are HSTR.Tn and HCR.TIDCP.
7. Exceptions that occur as a result of attempting to execute an instruction that is UNDEFINED for one or more of the following reasons:
   • Attempting to execute an unallocated instruction encoding, including an encoding for an instruction that is not implemented in the PE implementation.
   • Attempting to execute an instruction that is defined never to be accessible at the current Exception level regardless of any enables or traps.
   • Debug state execution of an instruction encoding that is unallocated in Debug state.
   • Non-debug state execution of an instruction encoding that is unallocated in Non-debug state.
   • Execution of an HVC instruction, when HVC instructions are disabled by SCR_EL3.HCE or HCR_EL2.HCD.
   • Execution of an MSR or MRS instruction to SP_EL0 when the value of SPSel is 0.
   • Execution of an HLT instruction when HLT instructions are disabled by EDSCR.HDE.

   In Debug state:
   — Execution of a DCPS1 instruction in Non-secure EL0 when HCR_EL2.TGE is 1.
   — Execution of a DCPS2 instruction in EL1 or EL0 when SCR_EL3.NS is 0 or when EL2 is not implemented.
   — Execution of a DCPS3 instruction when EDSCR.SDD is 1 or when EL3 is not implemented.
   — When the value of EDSCR.SDD is 1, execution in EL2, EL1, or EL0 of an instruction that is trapped to EL3.

   • When executing in AArch32 state, execution of an instruction that is UNDEFINED as a result of any of:
   — Being in an IT block when SCTLR_EL1.ITD is 1.
   — Executing a SETEND instruction executed SCTLR_EL1.SED.
   — Executing a CP15DMB, CP15DSB, or CP15ISB barrier instruction when SCTLR_EL1.CP15BEN is 0.

   ——— Note ———
   These are the controls for exceptions taken to AArch64 state. For exceptions taken to AArch32 state the equivalent controls are SCTLR.{ITD, SED, CP15BEN}, with additional controls HSCTLR.{ITD, SED, CP15BEN}.
   ——— Note ———
   See Disabling or enabling EL0 use of AArch32 deprecated functionality on page D1-1567.

   • When executing in AArch32 state, execution of an instruction that is UNDEFINED because at least one of FPSCR.{Stride, Len} is nonzero, when programming these bits to nonzero values is supported. See Floating-point exception traps on page G1-3883.

   ——— Note ———
   — This case applies only when EL0 is using AArch32 and EL1 is using AArch64. The exception generated by the attempted execution at EL0 of the UNDEFINED instruction is taken to EL1 using AArch64.
   — When EL1 is using AArch32, the corresponding controls are FPSCR.{Stride, Len}, and any exception generated by the attempted execution at EL0 or EL1 of an instruction that is UNDEFINED because of a nonzero {Stride, Len} value is taken to EL1 using AArch32.

8. Exceptions taken to EL1, or taken to EL2 because the value of HCR_EL2.TGE is 1, that are generated because of configurable access to instructions, and that are not covered by any of priorities 1-7.

   ——— Note ———
   When EL2 is using AArch32, the equivalent control for routing exceptions to EL2 is HCR.TGE.
9. Exceptions taken from EL0 to EL2 because of one of the following configuration settings:
   • HSTR_EL2.Tn.
   • HCR_EL2.TIDCP.

   — Note —
   These are the controls for exceptions taken to AArch64 state. For exceptions taken to AArch32 state the equivalent controls are HSTR.Tn and HCR.TIDCP.

10. Exceptions taken to EL2 because of configuration settings in the CPTR_EL2.

   — Note —
   These are the controls for exceptions taken to AArch64 state. For exceptions taken to AArch32 state, the equivalent controls are in the HCPTR.

11. Exceptions taken to EL2 because of one of the following configuration settings:
   • Any setting in HCR_EL2, other than the TIDCP bit.
   • Any setting in CNTHCTL_EL2.
   • Any setting in MDCR_EL2.

   — Note —
   These are the controls for exceptions taken to AArch64 state. For exceptions taken to AArch32 state, the equivalent controls are:
   • Any setting in HCR, other than the TIDCP bit.
   • Any setting in CNTHCTL or HDCR.

12. Exceptions taken to EL2 because of configurable access to instructions, and that are not covered by any of priorities 1-11.

13. Exceptions caused by the SMC instruction being UNDEFINED because the value of SCR_EL3.SMD is 1.

14. Exceptions caused by the execution of an Exception generating instruction:
   • For exceptions taken from AArch64 state, Branches, Exception generating, and System instructions on page C3-142 defines these instructions.
   • When executing in AArch32 state, the exception-generating instructions are SVC, HVC, SMC, and BKPT.

15. Exceptions taken to EL3 because of configuration settings in the CPTR_EL3.

16. Exceptions taken to EL3 from Secure EL1 using AArch32, because of execution of the instructions listed in Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.

17. Exceptions taken to EL3 from EL0, EL1, or EL2 because of configuration settings in the MDCR_EL3.

18. Exceptions taken to EL3 because of configurable access to instructions, and that are not covered by any of priorities 1-17.

19. Trapped floating-point exceptions, if supported. See Floating-point exception traps on page D1-1552.

20. SP alignment faults. See SP alignment checking on page D1-1515.

21. Data Abort exceptions other than a Data Abort exception generated by a Synchronous external abort that was not generated by a translation table walk. That is, any Data Abort exception that is not covered by item 23. See Exception from a Data abort on page D1-1533 and AArch64 state prioritization of synchronous aborts from a single stage of address translation on page D4-1807. It is IMPLEMENTATION DEFINED whether Synchronous external aborts are prioritized here or as item 23.

22. Watchpoint exceptions. See Watchpoint exceptions on page D2-1657.
23. Data Abort exception generated by a Synchronous external abort that was not generated by a translation table walk, see External aborts on page D3-1714. It is IMPLEMENTATION DEFINED whether Synchronous external aborts are prioritized here or as item 21.

For items 21-23, if an instruction results in more than one single-copy atomic memory access, the prioritization between synchronous exceptions generated on each of those different memory accesses is not defined by the architecture.

--- Note ---

Exceptions generated by a translation table walk are reported and prioritized as either an Instruction Abort exception, priority 3 in this list, or a Data Abort exception, priority 21 in this list. See also AArch64 state prioritization of synchronous aborts from a single stage of address translation on page D4-1807.

D1.13.3 Effect of Data Aborts

If an instruction that stores to memory generates a Data Abort, the value of each memory location that instruction stores to is either:

- Unchanged, if one of the following applies:
  - An MMU fault is generated.
  - A Watchpoint exception is generated.
  - An external abort is generated, if that external abort is taken synchronously.

--- Note ---

If an external abort is taken asynchronously, using the SError interrupt, it is outside the scope of the architecture to define the effect of the store on the memory location, because it depends on the system-specific nature of the external abort. However, in general, ARM recommends that such memory locations are not updated.

- UNKNOWN for any location for which no exception and no debug event is generated.

For external aborts and Watchpoint exceptions, the size of a memory location is defined as being the size for which a memory access is single-copy atomic.

--- Note ---

For the definition of a single-copy atomic access, see Properties of single-copy atomic accesses on page B2-82.

For Data Aborts from load or store instructions executed in AArch64 state, if the:

**Data Abort is taken synchronously**

- If the load or store instruction specifies writeback of a new base address, the base address is restored to the original value on taking the exception.
- If the instruction was a load to either the base address register or the offset register, that register is restored to the original value. Any other destination registers become UNKNOWN.
- If the instruction was a load that does not load the base address register or the offset register, then the destination registers become UNKNOWN.

**Data Abort is taken asynchronously, using the SError interrupt**

If the instruction was a load, the destination registers of the load take an UNKNOWN value if the SError interrupt is taken at a point in the instruction stream after the load.
D1.13.4 Floating-point exception traps

Execution of a floating-point instruction, or an Advanced SIMD instruction that performs floating-point operations, can generate an exceptional condition, called a floating-point exception.

--- Note ---

In AArch64 state, a floating-point instruction performs only a single floating-point operation. However, an Advanced SIMD instruction that operates on floating-point values can perform multiple floating-point operations. Therefore, this section describes the handling of a floating-point exception on an operation, rather than on an instruction.

The ARMv8-A architecture supports synchronous exception generation in the event of any or all of the following floating-point exceptions:
- Input Denormal.
- Inexact.
- Underflow.
- Overflow.
- Divide by Zero.
- Invalid Operation.

Whether an implementation includes synchronous exception generation for these floating-point exceptions is IMPLEMENTATION DEFINED:
- For an implementation that does provide this capability, FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} are the control bits that enable synchronous exception generation for each of the different floating-point exceptions.
- For an implementation that does not provide this capability, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits are RAZ/WI.

--- Note ---

The ARMv8-A architecture does not support asynchronous reporting of floating-point exceptions.

When generating synchronous exceptions for one or more floating-point exceptions is enabled, the synchronous exceptions generated by the floating-point exception traps are taken to the lowest Exception level that can handle such an exception, while adhering to the rule that an exception can never be taken to a lower Exception level. This means that trapped floating-point exceptions taken:
- From EL0 are taken to EL1, unless they are taken from Non-secure state when the value of HCR_EL2.TGE is 1, when they are taken to EL2 instead.
- From EL1 are taken to EL1.
- From EL2 are taken to EL2.
- From EL3 are taken to EL3.

The exception is reported in the ESR_ELx for the Exception level to which it is taken.

In an implementation that includes synchronous exception generation for floating-point exceptions in AArch64 state:
- The registers that are presented to the exception handler are consistent with the state of the PE immediately before the instruction that caused the exception. An implementation is permitted not to restore the cumulative exception bits in the event of such an exception. For more information see Combinations of floating-point exceptions on page D1-1553.
- When the execution of separate operations in separate SIMD elements causes multiple floating-point exceptions, the ESR_ELx reports one exception associated with one element that the instruction uses. The architecture does not specify which element is reported, however ESR_ELx identifies the reported element.
The AArch64.FPTrappedException() and FPProcessException() pseudocode functions describe the handling of trapped floating-point exceptions generated in AArch64 state.

### Combinations of floating-point exceptions

Many pseudocode functions perform floating-point operations, including FixedToFP(), FPAdd(), FPCompare(), FPCompareEQ(), FPCompareGE(), FPCompareGT(), FPDiv(), FPMax(), FPMin(), FMul(), FMulAdd(), FPRecipEstimate(), FPRecipStepFused(), FPRSqrtEstimate(), FPRSqrtStepFused(), FPSub(), and FPToFixed(). All of these operations can generate floating-point exceptions.

---

**Note**

FPAbs() and FPNeg() are not classified as floating-point operations because:

1. They cannot generate floating-point exceptions.
2. The floating-point operation behavior described in the following sections does not apply to them:
   - **Flush-to-zero** on page A1-49.
   - **NaN handling and the Default NaN** on page A1-50.

More than one floating-point exception can occur on the same operation. The only combinations of exceptions that can occur are:

- Overflow with Inexact.
- Underflow with Inexact.
- Input Denormal with other exceptions.

The priority order of these floating-point exceptions is that the Inexact exception is treated as lowest priority, and the Input Denormal exception is treated as highest priority.

Some floating-point instructions specify more than one floating-point operation, as indicated by the pseudocode descriptions of the instruction. In such cases, an exception on one operation is treated as higher priority than an exception on another operation if the occurrence of the second exception depends on the result of the first operation. Otherwise, it is **CONSTRAINED UNPREDICTABLE** which exception is treated as higher priority, where the exception prioritization might differ between different instances of the same two floating-point exceptions being generated on the same operation during execution of the instruction.

When none of the floating-point exceptions caused by an operation is trapped, any floating-point exception that occurs causes the associated cumulative bit in the FPSR to be set to 1.

When a floating-point exception is trapped:

1. **It is IMPLEMENTATION DEFINED** whether the FPSR is restored when the trapped exception is taken. If the FPSR is not restored then, then it is **CONSTRAINED UNPREDICTABLE** which untrapped floating-point exception, if any, are indicated by the corresponding FPSR cumulative exception bits having the value 1.
2. In the ESR_ELx for the Exception level to which the trapped exception is taken, the value of the floating-point exception trapped bit for the highest priority trapped floating-point exception must be 1.

In this ESR_ELx:

- The value of the floating-point exception trapped bit for any other untrapped floating-point exception generated by the same operation must be 0. This applies to both higher priority and lower priority untrapped floating points exceptions.
- The value of the floating-point exception trapped bit for any lower priority trapped floating-point exception generated by the same operation might be 1, but the architecture does not require this.

For trapped floating-point exceptions from Advanced SIMD instructions, the architecture does not define the exception prioritization between different elements of the instruction. The architectural requirements for floating-point exception prioritization apply only to multiple floating-point exceptions generated on the same element of an Advanced SIMD operation.
Note

An implementation might provide information about a lower priority or untrapped floating-point exceptions in an IMPLEMENTATION DEFINED way, for example using an IMPLEMENTATION DEFINED register.
D1.14 Asynchronous exception types, routing, masking and priorities

In the ARMv8-A architecture, asynchronous exceptions that are taken to AArch64 state are also known as interrupts.

There are two types of interrupts:

**Physical interrupts**  
Are signals sent to the PE from outside the PE. They are:
- SError. System Error.
- IRQ.
- FIQ.

**Virtual interrupts**  
Are interrupts that software executing at EL2 can enable and make pending. A virtual interrupt is taken from Non-secure EL0 or Non-secure EL1 to Non-secure EL1. Virtual interrupts have names that correspond to the physical interrupts:
- vSError.
- vIRQ.
- vFIQ.

--- Note ---
- For information about how virtual interrupts might be used see Virtual interrupt usage model on page D1-1505.
- The SError interrupt replaces the ARMv7 asynchronous abort. The new name better describes the nature of the exception, and means that it is categorized as a unique exception class, with EC encoding 0x2F.

An external abort generated by the memory system might be taken asynchronously using the SError interrupt. The effect of a failed memory access is described in Effect of Data Aborts on page D1-1551.

Each physical interrupt type can be assigned a target Exception level of EL1, EL2 or EL3, as shown in Asynchronous exception routing on page D1-1556.

When an interrupt occurs:
- On taking an SError or a vSError interrupt to an Exception level using AArch64, the Exception Syndrome register for that Exception level is updated with the encoding for an SError interrupt. See Exception classes and the ESR_ELx syndrome registers on page D1-1523.
- On taking an IRQ, vIRQ, FIQ or vFIQ interrupt to an Exception level using AArch64, the Exception Syndrome register for that Exception level is not updated.

The remainder of this section contains the following:
- Asynchronous exception routing on page D1-1556.
- Asynchronous exception masking on page D1-1557.
- Virtual interrupts on page D1-1558.
- Prioritization and recognition of interrupts on page D1-1560.
- Taking an interrupt or other exception during a multiple-register load or store on page D1-1560.
### D1.14.1 Asynchronous exception routing

The following tables show the routing of physical interrupts when the highest implemented Exception level is using AArch64.

In the tables, C indicates that the interrupt is not taken, regardless of the Process state interrupt mask.

#### Table D1-11 Routing when both EL3 and EL2 are implemented

<table>
<thead>
<tr>
<th>SCR_EL3.EA</th>
<th>SCR_EL3.IRQ</th>
<th>SCR_EL3.RW</th>
<th>SCR_EL3.FIQ</th>
<th>AMO(\text{a})</th>
<th>IMO(\text{a})</th>
<th>FMO(\text{a})</th>
<th>Target Exception level when executing in:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Non-secure</td>
<td>Secure</td>
<td></td>
<td>EL0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td>EL1</td>
<td>EL1</td>
<td>EL2</td>
<td>EL1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td></td>
<td></td>
<td>EL2</td>
<td>EL2</td>
<td>EL2</td>
<td>EL1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td>EL1</td>
<td>EL1</td>
<td>C</td>
<td>EL1</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td></td>
<td>EL3</td>
<td>EL3</td>
<td>EL3</td>
<td>EL3</td>
</tr>
</tbody>
</table>

\(\text{a.}\) If EL2 is using AArch64, these are the HCR_EL2\{AMO, IMO, FMO\} control bits. If EL2 is using AArch32, these are the HCR\{AMO, IMO, FMO\} control bits. If HCR_EL2.TGE or HCR.TGE is 1, these bits are treated as being 1 other than for a direct read.

#### Table D1-12 Routing when EL3 is implemented and EL2 is not implemented

<table>
<thead>
<tr>
<th>SCR_EL3.EA</th>
<th>SCR_EL3.IRQ</th>
<th>SCR_EL3.FIQ</th>
<th>Target Exception level when executing in:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>EL0</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>EL1</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>EL3</td>
</tr>
</tbody>
</table>

#### Table D1-13 Routing when EL3 is not implemented and EL2 is implemented

<table>
<thead>
<tr>
<th>HCR_EL2.AMO(\text{a})</th>
<th>HCR_EL2.IMO(\text{a})</th>
<th>HCR_EL2.FMO(\text{a})</th>
<th>Target Exception level when executing in:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>EL0</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>EL2</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>EL1</td>
</tr>
</tbody>
</table>

\(\text{a.}\) If HCR_EL2.TGE is 1, these bits are treated as being 1 other than for a direct read.
D1.14.2 Asynchronous exception masking

When an interrupt is masked, it means that it cannot be taken. Instead, it remains pending.

When executing in AArch64 state, interrupts are masked implicitly when the target Exception level of the interrupt is lower than the current Exception level.

In addition, interrupts can be masked when the target Exception level is the current Exception level. The controls for this are:

<table>
<thead>
<tr>
<th>Error</th>
<th>PSTATE.A</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRQ</td>
<td>PSTATE.I</td>
</tr>
<tr>
<td>FIQ</td>
<td>PSTATE.F</td>
</tr>
</tbody>
</table>

When the target Exception level is higher than the current Exception level:

- If the target Exception level is EL2 or EL3, the interrupt cannot be masked by the PSTATE.{A, I, F} bits.
- If the target Exception level is EL1, the interrupt can be masked by the PSTATE.{A, I, F} bits.

Note

- The ability to execute in EL0 with interrupts to EL1 masked is required by some user level driver code.
- The PSTATE.{A, I, F} bits can mask both physical interrupts and virtual interrupts.
- The ARMv8-A architecture does not support Non-maskable FIQ (NMFI) operations. This means that it does not provide a configuration option to override the masking of FIQs by PSTATE.F.

On taking any exception to an Exception level using AArch64, all of PSTATE.{A, I, F} are set to 1, masking all interrupts that target that Exception level.

The following tables show the masking of physical interrupts when the highest implemented Exception level is using AArch64:

- For implementations that include both EL2 and EL3, see Table D1-14.
- For implementations that include EL3 but not EL2, see Table D1-15 on page D1-1558.
- For implementations that include EL2 but not EL3, see Table D1-16 on page D1-1558.

For the masking of virtual interrupts, see Virtual interrupts on page D1-1558.

In the tables:

- A When the interrupt is asserted it is taken regardless of the value of the Process state interrupt mask.
- B When the interrupt is asserted it is subject to the corresponding Process state mask. If the value of the mask is 1 then the interrupt is not taken. If the value of the mask is 0 the interrupt is taken.
- C When the interrupt is asserted it is not taken, regardless of the value of the Process state interrupt mask.

### Table D1-14 Physical interrupt masking when both EL3 and EL2 are implemented

<table>
<thead>
<tr>
<th>SCR_EL3.EA</th>
<th>SCR_EL3.IRQ</th>
<th>SCR_EL3.RW</th>
<th>SCR_EL3.FIQ</th>
<th>AMO</th>
<th>IMO</th>
<th>FMO</th>
<th>Effect of the interrupt mask when executing in:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EL0</td>
<td>EL1</td>
<td>EL2</td>
<td>Non-secure</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>EL0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B</td>
<td>B</td>
<td>B</td>
<td>B</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>B</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A</td>
</tr>
</tbody>
</table>

Note: The tables show the effect of the interrupt mask on different Exception levels, indicating whether an interrupt is taken (B) or not taken (A) based on the Process state interrupt mask.
D1.14.3 Virtual interrupts

When the value of HCR_EL2.TGE is 0, setting an HCR_EL2.{FMO, IMO, AMO} routing control bit to 1 enables the corresponding virtual interrupt. When the value of HCR_EL2.TGE is 1 all virtual interrupts are disabled.

Virtual interrupts can only be taken from Non-secure EL0 or Non-secure EL1 to Non-secure EL1. When a virtual interrupt type is enabled, that type of interrupt can be generated by:

- Software setting the corresponding virtual interrupt pending bit, HCR_EL2.{VSE, VI, VF}, to 1.
- For a vIRQ or a vFIQ, by an IMPLEMENTATION DEFINED mechanism. This might be a signal from an interrupt controller. See, for example, the ARM Generic Interrupt Controller Architecture Specification.

Note

For a usage model for virtual interrupts, see Virtual interrupt usage model on page D1-1505.
When a virtual interrupt is disabled:

- It cannot be taken.
- It cannot be seen in the ISR_EL1.

Each virtual interrupt type can be masked when execution is in Non-secure EL1 or EL0, by using the same Process State mask bits that mask the physical interrupts, PSTATE.{A, I, F}.

When execution is in Secure state, or at EL2, all types of virtual interrupt are always masked.

Table D1-17 summarizes the bits that enable virtual interrupts and the bits that cause virtual interrupts to be pending.

Table D1-17 HCR_EL2 interrupt control bits

<table>
<thead>
<tr>
<th>Virtual interrupt type</th>
<th>Enable control</th>
<th>Cause a virtual interrupt to be pending</th>
</tr>
</thead>
<tbody>
<tr>
<td>vSError</td>
<td>HCR_EL2.AMO</td>
<td>HCR_EL2.VSE</td>
</tr>
<tr>
<td>vIRQ</td>
<td>HCR_EL2.IMO</td>
<td>HCR_EL2.VI</td>
</tr>
<tr>
<td>vFIQ</td>
<td>HCR_EL2.FMO</td>
<td>HCR_EL2.VF</td>
</tr>
</tbody>
</table>

a. Applies only when the value of HCR_EL2.TGE is 0, otherwise the virtual interrupts are disabled.

On taking a vIRQ or a vFIQ interrupt, the corresponding virtual interrupt pending bit in the HCR_EL2 retains its state.

On taking a vSError interrupt, HCR_EL2.VSE is cleared to 0.

--- Note ---

This means that if the virtual interrupt pending bits are used, the vIRQ or vFIQ exception handler must cause software executing at EL2 or EL3 to set their corresponding virtual interrupt pending bits to 0.

As with physical interrupts:

- Taking a vSError interrupt to an Exception level using AArch64 updates ESR_EL1 with the dedicated encoding for an SError interrupt. For the encoding, see Exception classes and the ESR_ELx syndrome registers on page D1-1523.
- Taking a vIRQ or a vFIQ interrupt to an Exception level using AArch64 does not update the ESR_EL1.

The following table shows the masking of virtual interrupts when the highest implemented Exception level is using AArch64. In the table:

<table>
<thead>
<tr>
<th>SCR_EL3.EA</th>
<th>FMO</th>
<th>TGE</th>
<th>SCR_EL3.IRQ</th>
<th>IMO</th>
<th>SCR_EL3.FIQ</th>
<th>AMO</th>
<th>Effect of the interrupt mask when executing in:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCR_EL3.IRQ</td>
<td></td>
<td></td>
<td>SCR_EL3.FIQ</td>
<td></td>
<td></td>
<td></td>
<td>Non-secure</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
<td>x</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>EL0</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>B</td>
</tr>
</tbody>
</table>

B When the interrupt is asserted it is subject to the corresponding Process state mask. If the value of the mask is 1 then the interrupt is not taken. If the value of the mask is 0 the interrupt is taken.

C When the interrupt is asserted it is not taken, regardless of the value of the Process state mask.
D1.14.4 Prioritization and recognition of interrupts

The ARMv8-A architecture does not define when interrupts are taken. The prioritization of interrupts, including virtual interrupts, is IMPLEMENTATION DEFINED.

Note
As indicated at the start of Asynchronous exception types, routing, masking and priorities on page D1-1555, in AArch64 state all possible asynchronous exceptions are defined as interrupts.

Any interrupt that is pending before one of the following context synchronizing events is taken before the first instruction after the context synchronizing event, provided that the pending interrupt is not masked:

- Execution of an ISB instruction.
- Exception entry.
- Exception return.
- Exit from Debug state.

Note
- If the first instruction after the context synchronizing event generates a synchronous exception, then the architecture does not define whether the PE takes the interrupt or the synchronous exception first.
- The ISR_EL1 identifies any pending interrupts.
- Interrupts are masked when the PE is in Debug state, and therefore this list of context synchronizing events does not include the DCPS and DRPS instructions.

In the absence of a specific requirement to take an interrupt, the architecture only requires that unmasked pending interrupts are taken in finite time.

If an unmasked interrupt was pending but is changed to not pending before it is taken, then the architecture permits the interrupt to be taken, but does not require this to happen. If the interrupt is taken then it must be taken before the first Context synchronization event after the interrupt was changed to not pending.

D1.14.5 Taking an interrupt or other exception during a multiple-register load or store

In AArch64 state, interrupts can be taken during a sequence of memory accesses caused by a single load or store instruction. This is true regardless of the memory type being accessed.

If an interrupt, or another exception, is taken from AArch64 during the execution of an instruction that performs a sequence of memory accesses, rather than a single single-copy atomic access, then:

- For a load, any register being loaded by the instruction other than ones used in the generation of the address by the instruction, can contain an UNKNOWN value. Registers used in the generation of the address are restored to their initial value.
- For a store, any data location being stored to by the instruction can contain an UNKNOWN value.
- For either a load or a store, if the instruction specifies writeback of the base address, then that register is restored to its initial value.

Note
- This interrupt behavior is in contrast to behavior in AArch32 state, when interrupts cannot be taken during a sequence of memory access caused by a single load or store instruction.
- In both Execution states, synchronous data abort exceptions can be taken during the execution of an instruction that performs a sequence of memory accesses.
Software must avoid using multiple-register load and store instructions for accesses to Device memory, particularly to Device memory with the non-Gathering attribute, because an exception taken during the load or store can result in repeated accesses.
D1.15 Configurable instruction enables and disables, and trap controls

This section describes the controls provided by AArch64 state for enabling, disabling, and trapping particular instructions. Each control is categorized as an instruction enable, an instruction disable, or a trap control.

Instruction enables and instruction disables

Enable or disable the use of one or more particular instructions at a particular Exception level and Security state.

When an instruction is disabled as a result of an instruction enable or disable, it is UNDEFINED.

Trap controls

A trap control determines whether one or more particular instructions, whenever executed at a particular Exception level, are trapped.

A trapped instruction generates a Trap exception.

For trap controls provided by:
- **EL1**: Trap exceptions are taken to EL1, unless routed from Non-secure EL0 to EL2 because HCR_EL2.TGE is 1 as described in Routing exceptions to EL2 on page D1-1548. For descriptions of these controls see EL1 configurable controls on page D1-1563.
- **EL2**: Trap exceptions are taken to EL2. For descriptions of these controls see EL2 configurable controls on page D1-1571.
- **EL3**: Trap exceptions are taken to EL3. For descriptions of these controls see EL3 configurable controls on page D1-1589.

--- Note ---

The definitions of traps and enables and disables overlap, and the classification of some controls is historical. In AArch64 state, the most significant characteristic of an exception report is the ESR_ELx.EC value with which it is reported. Describing a register control field as an instruction enable, an instruction disable, or a trap control, gives no indication of how an exception that is generated as a consequence of the value of that field is handled or reported.

An exception generated as a result of an instruction enable or disable, or a trap control, is only taken if both of the following apply:

- The instruction generating the exception does not also generate a higher priority exception. Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 defines the prioritization of different exceptions on the same instruction.
- The instruction is not UNPREDICTABLE or CONSTRAINED UNPREDICTABLE in the PE state it is executed in. UNPREDICTABLE and CONSTRAINED UNPREDICTABLE instructions can generate exceptions as a result of these controls, but the architecture does not require them to do so.

Exceptions generated as a result of these controls are synchronous exceptions.

Exceptions are reported in the ESR_ELx, with an EC value that indicates the Exception class. and:

- Many cases, including all traps, are reported with a non-zero EC value and an associated syndrome.
- Some cases where an instruction is UNDEFINED are reported with an EC value 0x00, the value for an exception for an unknown or uncategorized reason, and in these cases no syndrome is provided. ISS encoding for exceptions with an unknown reason on page D7-1938 identifies the cases that are reported with EC value 0x00.
Table D1-8 on page D1-1524 lists the EC values that are used for exceptions that result from traps, enables, and disables.

--- Note ---

- A particular control might have a mnemonic that suggests it is different type of control to the control type it is categorized as. For example, SCTLR_EL1.DZE is a trap control even though DZE means DC ZVA Enable.
- In addition to the controls described in this section, a routing control, HCR_EL2.TGE, can be used to route exceptions from EL0 to EL2. See Routing exceptions to EL2 on page D1-1548.
- An implementation might provide additional controls, in IMPLEMENTATION DEFINED registers, to provide control of trapping of IMPLEMENTATION DEFINED features.

This section is organized as follows:

- Register access instructions.
- EL1 configurable controls.
- EL2 configurable controls on page D1-1571.
- EL3 configurable controls on page D1-1589.

## D1.15.1 Register access instructions

When an instruction is disabled or trapped, the exception is taken before execution of the instruction. This means that if the instruction is a register access instruction:

- No access is made before the exception is taken.
- Side-effects that are normally associated with the access do not occur before the exception is taken.

## D1.15.2 EL1 configurable controls

These controls are in _EL1 System registers. The resulting exceptions might be taken from either Execution state. SPSR_EL1.M[4] indicates which Execution state the exception was taken from.

Table D1-19 shows the _EL1 System registers that contain these controls.

**Table D1-19 _EL1 registers that contain instruction enables and disables, and trap controls**

<table>
<thead>
<tr>
<th>Register name</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR_EL1</td>
<td>System Control Register, EL1</td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>Architectural Feature Access Control Register</td>
</tr>
<tr>
<td>MDSCR_EL1</td>
<td>Monitor System Debug Control Register</td>
</tr>
<tr>
<td>PMUSERENR_EL0</td>
<td>Performance Monitors User Enable Register</td>
</tr>
</tbody>
</table>

Table D1-20 summarizes the controls.

**Table D1-20 Instruction enables and disables, and trap controls, provided by EL1**

<table>
<thead>
<tr>
<th>Control</th>
<th>Control type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR_EL1.UCI</td>
<td>T</td>
<td>Traps to EL1 of EL0 execution of cache maintenance instructions on page D1-1564</td>
</tr>
<tr>
<td>SCTLR_EL1.UCT</td>
<td>T</td>
<td>Traps to EL1 of EL0 accesses to the CTR_EL0 on page D1-1565</td>
</tr>
<tr>
<td>SCTLR_EL1.{nTWE, nTWI}</td>
<td>T</td>
<td>Traps to EL1 of EL0 execution of WFE and WFI instructions on page D1-1565</td>
</tr>
</tbody>
</table>
Table D1-20 Instruction enables and disables, and trap controls, provided by EL1 (continued)

<table>
<thead>
<tr>
<th>Control</th>
<th>Control typea</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR_EL1.DZE</td>
<td>T</td>
<td>Traps to EL1 of EL0 execution of DC ZVA instructions on page D1-1566</td>
</tr>
<tr>
<td>SCTLR_EL1.UMA</td>
<td>T</td>
<td>Traps to EL1 of EL0 accesses to the PSTATE.{D, A, I, F} interrupt masks on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>page D1-1566</td>
</tr>
<tr>
<td>SCTLR_EL1.{SED, ITD}</td>
<td>D</td>
<td>Disabling or enabling EL0 use of AArch32 deprecated functionality on page D1-1567</td>
</tr>
<tr>
<td>SCTLR_EL1.CP15BEN</td>
<td>E</td>
<td>Traps to EL1 of EL0 and EL1 System register accesses to the trace registers</td>
</tr>
<tr>
<td></td>
<td></td>
<td>on page D1-1567</td>
</tr>
<tr>
<td>CPACR_EL1.TTA</td>
<td>T</td>
<td>Traps to EL1 of EL0 and EL1 accesses to SIMD and floating-point functionality on page D1-1568</td>
</tr>
<tr>
<td>CPACR_EL1.FPEN</td>
<td>T</td>
<td>Traps to EL1 of EL0 and EL1 accesses to SIMD and floating-point</td>
</tr>
<tr>
<td></td>
<td></td>
<td>functionality on page D1-1568</td>
</tr>
<tr>
<td>MDSCR_EL1.TDCC</td>
<td>T</td>
<td>Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>registers on page D1-1568</td>
</tr>
<tr>
<td>CNTKCTL_EL1.{EL0PTEN,</td>
<td>T</td>
<td>Traps to EL1 of EL0 accesses to the Generic Timer registers on</td>
</tr>
<tr>
<td>EL0VTEN, EL0PCTEN, EL0VCTEN}</td>
<td></td>
<td>page D1-1569</td>
</tr>
<tr>
<td>PMUSERENR_EL0.{ER, CR,</td>
<td>T</td>
<td>Traps to EL1 of EL0 accesses to Performance Monitors registers on</td>
</tr>
<tr>
<td>SW, EN}</td>
<td></td>
<td>page D1-1570</td>
</tr>
</tbody>
</table>

a. See Table D1-21.

Table D1-21 Control types, for exceptions taken to EL1

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Type</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Disable</td>
<td>Instruction enables and instruction disables on page D1-1562</td>
</tr>
<tr>
<td>E</td>
<td>Enable</td>
<td>Instruction enables and instruction disables on page D1-1562</td>
</tr>
<tr>
<td>T</td>
<td>Trap</td>
<td>Trap controls on page D1-1562</td>
</tr>
</tbody>
</table>

Traps to EL1 of EL0 execution of cache maintenance instructions

SCTLR_EL1.UCI traps EL0 execution of cache maintenance instructions to EL1:

1. EL0 execution of cache maintenance instructions is not trapped to EL1.
2. Any attempt to execute a cache maintenance instruction at EL0 is trapped to EL1.

Table D1-22 shows the instructions that are trapped to EL1, and how the exceptions are reported in ESR_EL1.

Table D1-22 Instructions trapped to EL1 when SCTLR_EL1.UCI is 0

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>DC CVAU, DC CIVAC, DC CVAC, IC IVAU</td>
<td>Trapped AArch64 MSR, MR5, or system instruction, using EC value</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>n/a</td>
<td>0x18a</td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.
Traps to EL1 of EL0 accesses to the CTR_EL0

SCTLR_EL1.UCT traps EL0 accesses to the CTR_EL0 to EL1:

1  EL0 accesses to the CTR_EL0 are not trapped to EL1.
0  EL0 accesses to the CTR_EL0 are trapped to EL1.

Table D1-23 shows how the exceptions are reported in ESR_EL1.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Register</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64</td>
<td>CTR_EL0</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18a</td>
</tr>
<tr>
<td>AArch32</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.

Traps to EL1 of EL0 execution of WFE and WFI instructions

SCTLR_EL1.{nTWE, nTWI} trap EL0 execution of WFE and WFI instructions to EL1:

SCTLR_EL1.nTWE

1  EL0 execution of WFE instructions is not trapped to EL1.
0  Any attempt to execute a WFE instruction at EL0 is trapped to EL1, if the instruction would otherwise have caused the PE to enter a low-power state.

SCTLR_EL1.nTWI

1  EL0 execution of WFI instructions is not trapped to EL1.
0  Any attempt to execute a WFI instruction at EL0 is trapped EL1, if the instruction would otherwise have caused the PE to enter a low-power state.

Table D1-24 shows how the exceptions are reported in ESR_EL1.

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR_EL1.nTWE</td>
<td>Both Execution states</td>
<td>WFE</td>
<td>Trapped WFI or WFE instruction, using EC value 0x01a</td>
</tr>
<tr>
<td>SCTLR_EL1.nTWI</td>
<td>WFI</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.

In AArch32 state, the attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check.

--- Note ---

Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

For more information about these instructions, and when they can cause the PE to enter a low-power state, see:

- Wait for Event mechanism and Send event on page D1-1599.
- Wait For Interrupt on page D1-1602.
Traps to EL1 of EL0 execution of DC ZVA instructions

SCTLR_EL1.DZE traps EL0 execution of DC ZVA instructions to EL1:

1  EL0 execution of DC ZVA instructions is not trapped to EL1.
0  Any attempt to execute a DC ZVA instruction at EL0 is trapped to EL1. Reading the DCZID_EL0 returns a value that indicates that DC ZVA instructions are not implemented.

Table D1-25 shows how the exceptions are reported in ESR_EL1.

Table D1-25 Instruction trapped to EL1 when SCTLR_EL1.DZE is 0

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instruction</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>DC ZVA</td>
<td>Trapped AArch64 MSR, MSR, or system instruction, using EC value 0x18a</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.

Traps to EL1 of EL0 accesses to the PSTATE.{D, A, I, F} interrupt masks

SCTLR_EL1.UMA traps EL0 execution of MSR and MRS instructions that access the PSTATE.{D, A, I, F} masks to EL1:

1  EL0 execution of MSR or MRS instructions that access the DAIF is not trapped to EL1.
0  Any attempt at EL0 to execute an MSR or an MRS instruction that accesses the DAIF is trapped to EL1.

Table D1-26 shows how the exceptions are reported in ESR_EL1.

Table D1-26 Instructions trapped to EL1 when SCTLR_EL1.UMA is 0

<table>
<thead>
<tr>
<th>Taken from</th>
<th>Disabled instructions</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>MRS, MSR (register), MSR (immediate), that access the DAIF</td>
<td>Trapped AArch64 MSR, MSR, or system instruction, using EC value 0x18a</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.
Disabling or enabling EL0 use of AArch32 deprecated functionality

Table D1-27 shows the deprecated AArch32 functionality that might have disable controls in the SCTLR_EL1:

- The SED control is always implemented.
- Whether each of the ITD, CP15BEN controls is implemented is IMPLEMENTATION DEFINED. If a control is not implemented then the associated functionality cannot be disabled.

These SCTLR_EL1 controls apply only to execution at EL0 using AArch32. When an instruction is disabled by one of these controls, it is UNDEFINED at EL0 using AArch32. The table shows how the exceptions are reported in ESR_EL1.

Table D1-27 EL1 controls for disabling and enabling EL0 use of AArch32 deprecated functionality

<table>
<thead>
<tr>
<th>Deprecated AArch32 functionality</th>
<th>Instruction enable or disable in the SCTLR_EL1</th>
<th>Disabled instructions</th>
<th>Syndrome reporting in ESR_EL1a</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETEND instructions</td>
<td>SEDb</td>
<td>SETEND instructions</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>Some uses of IT instructions</td>
<td>ITDb</td>
<td>See the SCTLR_EL1.IT description</td>
<td></td>
</tr>
<tr>
<td>Accesses to the CP15DMB, CP15DSB, and CP15ISB barrier instructions</td>
<td>CP15BENd</td>
<td>MCR accesses to the CP15DMB, CP15DSB, and CP15ISB instructions</td>
<td></td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, the exception is routed to EL2 and reported in ESR_EL2 using the EC value shown in the table.
b. SETEND instruction disable. SETEND instructions are disabled when the value of this field is 1.
c. IT instruction disable. If this control is implemented, some uses of IT instructions are disabled when the value of this field is 1.
d. System register (coproc==0b1111) memory barrier enable. If this control is implemented, the specified register accesses are disabled when the value of CP15BEN is 0.

--- Note ---

- The uses of the IT instruction, and use of the CP15DMB, CP15DSB, and CP15ISB barrier instructions, are deprecated for performance reasons.
- The SCTLR provides similar controls that apply when EL1 is using AArch32, and the HSCTLR provides similar controls that apply when EL2 is using AArch32.

Traps to EL1 of EL0 and EL1 System register accesses to the trace registers

CPACR_EL1.TTA traps EL0 and EL1 System register accesses to the trace registers to EL1.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>EL0 and EL1 System register accesses to the trace registers are trapped to EL1.</td>
</tr>
<tr>
<td>0</td>
<td>EL0 and EL1 System register accesses to the trace registers are not trapped to EL1.</td>
</tr>
</tbody>
</table>

--- Note ---

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and the resulting exception is higher priority than a CPACR_EL1.TTA Trap exception.
- The ARMv8-A architecture does not provide traps on trace register accesses through the optional Memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see Register access instructions on page D1-1563.
Table D1-28 shows the registers for which accesses are trapped to EL1 when CPACR_EL1.TTA is 1, and how the exceptions are reported in ESR_EL1.

**Table D1-28 Register accesses trapped to EL1 when CPACR_EL1.TTA is 1**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>All implemented trace registers</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value (0x18).a</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>All implemented trace registers</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1110), using EC value (0x05).a</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCR8 or MRC8 instructions, trapped MCR8 or MRC8 access (coproc==0b1110), using EC value (0x0C).a</td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.

**Traps to EL1 of EL0 and EL1 accesses to SIMD and floating-point functionality**

CPACR_EL1.FPEN traps EL0 and EL1 accesses to the SIMD and floating-point registers to EL1:

00 Causes any instructions in EL0 or EL1 that use the registers that are associated with Advanced SIMD and floating-point execution to be trapped.

01 Causes any instructions in EL0 that use the registers that are associated with Advanced SIMD and floating-point execution to be trapped, but does not cause any instruction in EL1 to be trapped.

10 Causes any instructions in EL0 or EL1 that use the registers that are associated with Advanced SIMD and floating-point execution to be trapped.

11 Does not cause any instruction to be trapped.

Table D1-29 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL1.

**Table D1-29 Register accesses trapped to EL1 by CPACR_EL1.FPEN**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0 and EL1 using</td>
<td>FPCR, FPSR, and any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-S31 registers. See The SIMD and floating-point registers, V0-V31 on page D1-1508.</td>
<td>Trapped access to a SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP, using EC value (0x07)b</td>
</tr>
<tr>
<td>AArch64, or EL0 using AArch64 onlya.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EL0 using AArch32</td>
<td>FPSCR, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers. See Advanced SIMD and floating-point System registers on page G1-3882.</td>
<td>Trapped access to a SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP, using EC value (0x07)b</td>
</tr>
</tbody>
</table>

a. Depending on the value of CPACR_EL1.FPEN. See the register description for details.

b. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using EC value \(0x00\).

**Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers**

MDSCR_EL1.TDCC traps EL0 accesses to the DCC registers to EL1:

1 EL0 accesses to the DCC registers are trapped to EL1.

0 EL0 accesses to the DCC registers are not trapped to EL1.

Traps of AArch32 accesses to DBGDTRRXint and DBGDTRTXint are ignored in Debug state.
Traps of AArch64 accesses to DBGDTR_EL0, DBGDTRRX_EL0, and DBGDTRTX_EL0 are ignored in Debug state.

Table D1-30 shows the accesses that are trapped, and how the exceptions are reported in ESR_EL1.

### Table D1-30 Accesses trapped to EL1 when MDSCR_EL1.TDCC is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped accesses</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>Accesses to the MDCCSR_EL0, DBGDTR_EL0, DBGDTRTX_EL0 and DBGDTRRX_EL0</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18a</td>
</tr>
</tbody>
</table>
| AArch32 state | • MRC of DBGDSRINT, DBGDTRRXint, and, if implemented, DBGIDIR, DBGDSAR and DBGDAR.  
• MCR to DBGDTRTXint. | Trapped MCR or MRC access (coproc==0b1110), using EC value 0x05a |
| | • LDC access to DBGDTRTXint.  
• STC access to DBGDTRRXint. | Trapped LDC or STC access, using EC value 0x06a |
| If implemented, MRC of DBGDSAR and DBGDAR. | Trapped MCR or MRC access (coproc==0b1110), using EC value 0x0C |

*a. If HCR_EL2.TGE is 1 and the PE is in Non-secure state, these Trap exceptions are routed to EL2 and are reported in ESR_EL2 using the same EC values as shown in the table.

### Traps to EL1 of EL0 accesses to the Generic Timer registers

CNTKCTL_EL1.{EL0PTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} trap EL0 accesses to the Generic Timer registers to EL1, as follows:

- CNTKCTL_EL1.EL0PTEN traps EL0 accesses to the physical timer registers.
- CNTKCTL_EL1.EL0VTEN traps EL0 accesses to the virtual timer registers.
- CNTKCTL_EL1.EL0PCTEN traps EL0 accesses to the frequency register and physical counter register.
- CNTKCTL_EL1.EL0VCTEN traps EL0 accesses to the frequency register and virtual counter register.

For all of these controls:

| 1 | EL0 accesses are not trapped to EL1. |
| 0 | EL0 accesses are trapped to EL1. |

Accesses to the frequency register, CNTFRQ_EL0 or CNTFRQ, are only trapped if CNTKCTL_EL1.EL0PCTEN and CNTKCTL_EL1.EL0VCTEN are both 0.

Table D1-31 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL1.

### Table D1-31 Register accesses trapped from EL0 to EL1 by CNTKCTL_EL1 trap controls

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>EL0PTEN</td>
<td>CNTP_CTL_EL0, CNTP_CVAL_EL0, CNTP_TVAL_EL0</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18a</td>
</tr>
<tr>
<td></td>
<td>EL0VTEN</td>
<td>CNTV_CTL_EL0, CNTV_CVAL_EL0, CNTV_TVAL_EL0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EL0PCTEN</td>
<td>CNTFRQ_EL0, CNTPCT_EL0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EL0VCTEN</td>
<td>CNTFRQ_EL0, CNTVCT_EL0</td>
<td></td>
</tr>
</tbody>
</table>
Traps to EL1 of EL0 accesses to Performance Monitors registers

PMUSERENR_EL0. {ER, CR, SW, EN} trap EL0 accesses to the Performance Monitors registers to EL1. For each of these controls:

1. EL0 accesses are not trapped to EL1.
2. EL0 accesses are trapped to EL1.

For those Performance Monitors registers that more than one PMUSERENR_EL0. {ER, CR, SW, EN} control applies to, accesses are only trapped if all controls that apply are set to 0.

The accesses that these trap controls trap might be reads, writes, or both.

Table D1-32 shows:
- The registers for which EL0 accesses are trapped. For each register, the table shows the type of access trapped.
- How the exceptions are reported in ESR_EL1.

Table D1-32 Register accesses trapped to EL1 when disabled from EL0

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Registers</th>
<th>Access type</th>
<th>Syndrome reporting in ESR_EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>ER</td>
<td>PMXEVCTR_EL0, PMEVCNTR&lt;n&gt;_EL0</td>
<td>R</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18a</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PMSELR_EL0</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CR</td>
<td>PMCCNTR_EL0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SW</td>
<td>PMSWINC_EL0</td>
<td>W</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EN</td>
<td>PMCNTENSET_EL0, PMCNTENCCLR_EL0, PMCR_EL0, PMOVSLR_EL0, PMSWINC_EL0, PMSELR_EL0, PMCEID0_EL0, PMCEID1_EL0, PMCCNTR_EL0, PMXEVTPYER_EL0, PMXEVCTR_EL0, PMOVSET_EL0, PMEVCTR&lt;n&gt;_EL0, PMEVTYPER&lt;n&gt;_EL0, PMCCFILTR_EL0.</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>
D1.15 Configurable instruction enables and disables, and trap controls

These controls are in _EL2 System registers. The resulting exceptions might be taken from either Execution state. SPSR_EL2.M[4] indicates which Execution state the exception was taken from.

These controls are ignored in Secure state.

Table D1-33 shows the _EL2 System registers that contain these controls.

Table D1-33 _EL2 registers that contain instruction disables and trap controls

<table>
<thead>
<tr>
<th>Register name</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR_EL2</td>
<td>Hypervisor Configuration Register</td>
</tr>
<tr>
<td>HSTR_EL2</td>
<td>Hypervisor System Trap Register</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>Architectural Feature Trap Register, EL2</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>Monitor Debug Configuration Register, EL2</td>
</tr>
</tbody>
</table>

Table D1-34 on page D1-1572 summarizes the controls.

Note

- There are no instruction enables at EL2.
- For completeness, Table D1-34 on page D1-1572 includes the routing control described in Routing exceptions to EL2 on page D1-1548.
### Table D1-34 Instruction disables and trap controls provided by EL2

<table>
<thead>
<tr>
<th>Control</th>
<th>Control type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR_EL2.{TRVM, TVM}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573</td>
</tr>
<tr>
<td>HCR_EL2.HCD</td>
<td>D</td>
<td>Disabling Non-secure state execution of HVC instructions on page D1-1574</td>
</tr>
<tr>
<td>HCR_EL2.TDZ</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 execution of DC ZVA instructions on page D1-1574</td>
</tr>
<tr>
<td>HCR_EL2.TGE</td>
<td>R</td>
<td>Routing exceptions to EL2 on page D1-1548</td>
</tr>
<tr>
<td>HCR_EL2.TTLB</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions on page D1-1574</td>
</tr>
<tr>
<td>HCR_EL2.{TSW, TPC, TPU}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions on page D1-1575</td>
</tr>
<tr>
<td>HCR_EL2.TACR</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register on page D1-1576</td>
</tr>
<tr>
<td>HCR_EL2.TIDCP</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page D1-1577</td>
</tr>
<tr>
<td>HCR_EL2.TSC</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578</td>
</tr>
<tr>
<td>HCR_EL2.{TID0, TID1, TID2, TID3}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578</td>
</tr>
<tr>
<td>HCR_EL2.{TWI, TWE}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page D1-1581</td>
</tr>
<tr>
<td>CPTR_EL2.TCPAC</td>
<td>T</td>
<td>Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR on page D1-1582</td>
</tr>
<tr>
<td>CPTR_EL2.TFP</td>
<td>T</td>
<td>General trapping to EL2 of Non-secure accesses to the SIMD and floating-point registers on page D1-1583</td>
</tr>
<tr>
<td>CPTR_EL2.TTA</td>
<td>T</td>
<td>Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583</td>
</tr>
<tr>
<td>HSTR_EL2.{T0-T3, T5-T13, T15}</td>
<td>T</td>
<td>General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only on page D1-1584</td>
</tr>
<tr>
<td>MDCR_EL2.{TDRA, TDOSA, TDA}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 System register accesses to debug registers on page D1-1585</td>
</tr>
<tr>
<td>CNTHCTL_EL2.{EL1PCEN, EL1PCTEN}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587</td>
</tr>
<tr>
<td>MDCR_EL2.{TPM, TPMCR}</td>
<td>T</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588</td>
</tr>
</tbody>
</table>

a. See Table D1-35 on page D1-1573.
Also see the following for more general information about traps to EL2:
- Register access instructions on page D1-1563.
- For traps from an Exception level using AArch32:
  - Instructions that fail their condition code check on page G1-3896.
  - Trapping to EL2 of instructions that are UNPREDICTABLE on page G1-3896.

### Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers

**HCR_EL2.\{TRVM, TVM\}** trap Non-secure EL1 accesses to the virtual memory control registers to EL2:

<table>
<thead>
<tr>
<th>HCR_EL2.TRVM, for read accesses:</th>
<th>1</th>
<th>Non-secure EL1 reads of the virtual memory control registers are trapped to EL2.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>Non-secure EL1 reads of the virtual memory control registers are not trapped to EL2.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>HCR_EL2.TVM, for write access:</th>
<th>1</th>
<th>Non-secure EL1 writes to the virtual memory control registers are trapped to EL2.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>Non-secure writes to the virtual memory control registers are not trapped to EL2.</td>
</tr>
</tbody>
</table>

Table D1-36 shows the registers for which:
- Reads are trapped to EL2 when **HCR_EL2.TRVM** is 1.
- Writes are trapped to EL2 when **HCR_EL2.TVM** is 1.

Table D1-36 also shows how the exceptions are reported in **ESR_EL2**.

### Table D1-36 Register read and write accesses trapped when **HCR_EL2.\{TRVM, TVM\}** are 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in <strong>ESR_EL2</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td><strong>SCTLR_EL1, TTBR0_EL1, TTBR1_EL1, TCR_EL1, ESR_EL1, FAR_EL1, AFSL0_EL1, AFSL1_EL1, MAIR_EL1, AMAIR_EL1, CONTEXTIDR_EL1.</strong></td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18.</td>
</tr>
<tr>
<td>AArch32 state</td>
<td><strong>SCTLR, TTBR0, TTBR1, TTBCR, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AIFS, PRXml, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR.</strong></td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x04.</td>
</tr>
</tbody>
</table>

---

**Note**

EL2 provides a second stage of address translation, that a hypervisor can use to remap the address map defined by a Guest OS. In addition, a hypervisor can trap attempts by a Guest OS to write to the registers that control the Non-secure memory system. A hypervisor might use this trap as part of its virtualization of memory management.
Disabling Non-secure state execution of HVC instructions

HCR_EL2.HCD disables Non-secure state execution of HVC instructions:

1  HVC instructions are UNDEFINED at EL2 and Non-secure EL1, and any resulting exception is taken from the current Exception level to the current Exception level.

0  HVC instruction execution is enabled at EL2 and Non-secure EL1.

--- Note ---
HVC instructions are always UNDEFINED at EL0.

HCR_EL2.HCD is only implemented if EL3 is not implemented. Otherwise, it is RES0.

Table D1-37 shows how the exceptions are reported in ESR_ELx.

<table>
<thead>
<tr>
<th>Taken from</th>
<th>Disabled instruction</th>
<th>Syndrome reporting in ESR_ELx</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>HVC</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>HVC</td>
<td></td>
</tr>
</tbody>
</table>

Traps to EL2 of Non-secure EL0 and EL1 execution of DC ZVA instructions

HCR_EL2.TDZ traps Non-secure EL0 and EL1 execution of DC ZVA instructions to EL2:

1  Any attempt to execute a DC ZVA instruction at Non-secure EL0 or EL1 is trapped to EL2. Reading the DCZID_EL0 returns a value that indicates that DC ZVA instructions are not implemented.

0  Non-secure EL0 and EL1 execution of DC ZVA instructions is not trapped to EL2.

Table D1-38 shows how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instruction</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>DC ZVA</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions

In the ARMv8-A architecture, the system instruction encoding space includes TLB maintenance instructions.

HCR_EL2.TTLB traps Non-secure EL1 execution of TLB maintenance instructions to EL2:

1  Any attempt to execute a TLBI instruction at Non-secure EL1 is trapped to EL2.

0  Non-secure EL1 execution of TLBI instructions is not trapped to EL2.
Table D1-39 shows the instructions that are trapped, and how the exceptions are reported in ESR_EL2.

### Table D1-39 Instructions trapped to EL2 when HCR_EL2.TTLB is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>TLBI VMALLE1IS, TLBI VAE1IS, TLBI ASIDE1IS, TLBI VAAE1IS, TLBI VALE1IS, TLBI VAALE1IS, TLBI VMALLE1, TLBI VAE1, TLBI ASIDE1, TLBI VAAE1, TLBI VALE1, TLBI VAALE1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>TLBIALLIS, TLBIMVAIS, TLBISADIS, TLBMIVAIS, TLBIMVALIS, TLBIMVAALIS, ITLBIALL, ITLBMVA, ITLBISAD, DTLBIALL, DTLBIMVA, DTLBISAD, TLBIALL, TLBIMVA, TLBISAD, TLBMIVA, TLBIMVAL, TLBIMVAAL.</td>
<td>Trapped MCR or MRC access (coproc == 0b1111), using EC value 0x83</td>
</tr>
</tbody>
</table>

**Note**

These instructions are always UNDEFINED at EL0.

For more information about these instructions, see:

- *TLB maintenance instructions* on page D4-1817, for the AArch64 state instructions.
- *The scope of TLB maintenance instructions* on page G4-4101, for the AArch32 state instructions.

### Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions

HCR_EL2.{TSW, TPC, TPU} trap cache maintenance instructions to EL2 as follows:

- **0** The control has no effect on the execution of cache maintenance instructions.
- **1** Any attempt to execute a corresponding cache maintenance instruction at Non-secure EL1, or at Non-secure EL0 if permitted by SCTLR_EL1.UCI, is trapped to EL2.

#### Table D1-40 Controls for trapping cache maintenance instructions to EL2

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Trapped instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR_EL2.TSW</td>
<td>Data or unified cache maintenance by set/way</td>
</tr>
<tr>
<td>HCR_EL2.TPC</td>
<td>Data or unified cache maintenance to point of coherency</td>
</tr>
<tr>
<td>HCR_EL2.TPU</td>
<td>Cache maintenance to point of unification</td>
</tr>
</tbody>
</table>

For:

- **HCR_EL2.TSW == 1**, Table D1-41 on page D1-1576 shows the instructions that are trapped, and how the exceptions are reported in ESR_EL2.
- **HCR_EL2.TPC == 1**, Table D1-42 on page D1-1576 shows the instructions that are trapped, and how the exceptions are reported in ESR_EL2.
- **HCR_EL2.TPU == 1**, Table D1-43 on page D1-1576 shows the instructions that are trapped, and how the exceptions are reported in ESR_EL2.
### Table D1-41 Instructions trapped to EL2 when HCR_EL2.TSW is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>DC ISW, DC CSW, DC CISW</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>DCISW, DCCSW, DCCISW</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**Note**

These instructions are always UNDEFINED at EL0.

### Table D1-42 Instructions trapped to EL2 when HCR_EL2.TPC is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>DC IV AC, DC CVAC, DC CIVAC</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>DCIMV AC, DCCIMV AC, DCCMV AC</td>
<td>Trapped MCR or MRC access, (coproc==0b1111) using EC value 0x03</td>
</tr>
</tbody>
</table>

**Note**

DC IV AC is always UNDEFINED at EL0 using AArch64. DCIMVAC, DCCIMVAC, and DCCMVAC are always UNDEFINED at EL0 using AArch32.

### Table D1-43 Instructions trapped to EL2 when HCR_EL2.TPU is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>IC IVAU, IC IALLU, IC IALLUIS, DC CVAU</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>ICIMVAU, ICIALLU, ICIALLUIS, DCCMV AU</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**Note**

IC IALLUIS and IC IALLU are always UNDEFINED at EL0 using AArch64. ICIMVAU, ICIALLU, ICIALLUIS, and DCCMV Au are always UNDEFINED at EL0 using AArch32.

For more information about these instructions, see:

- *Cache maintenance instructions, and data cache zero on page C5-276* for the AArch64 instructions.
- *Cache maintenance instructions, functional group on page G4-4201* for the AArch32 instructions.

#### Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register

HCR_EL2.TACR traps Non-secure EL1 accesses to the Auxiliary Control Registers to EL2:

1. Non-secure EL1 accesses to the Auxiliary Control Registers are trapped to EL2.
2. Non-secure EL1 accesses to the Auxiliary Control Registers are not trapped to EL2.
Table D1-44 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>ACTLR_EL1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>ACTLR and, if implemented, ACTLR2.</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**Note**
- The ACTLR_EL1, ACTLR, and ACTLR2 are not accessible at EL0.
- The Auxiliary Control Registers are IMPLEMENTATION DEFINED registers that might implement global control bits for the PE.

**Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations**

The lockdown, DMA, and TCM features of the ARMv8-A architecture are IMPLEMENTATION DEFINED. The architecture reserves the encodings of a number of System registers for control of these features.

HCR_EL2.TIDCP traps the execution of System register access instructions that access these registers, as follows:

1. At Non-secure EL1, any attempt to execute a System register access instruction with a reserved register encoding is trapped to EL2.
   - At Non-secure EL0, it is IMPLEMENTATION DEFINED whether attempts to execute System register access instructions with reserved register encodings are:
     - Trapped to EL2.
     - UNDEFINED, and any resulting exception is taken to EL1.

0. Non-secure EL0 and EL1 System register access instructions with reserved register encodings are not trapped to EL2.

Table D1-45 shows the register encodings for which accesses are trapped, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Register encodings</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>Any access to any of the encodings described in Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291.</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>An access to any of the following encodings:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• CRn==c9, opc1=={0-7}, CRm=={c0-c2, c5-c8}, opc2=={0-7}.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• CRn==c10, opc1=={0-7}, CRm=={c0, c1, c4, c8}, opc2=={0-7}.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• CRn==c11, opc1=={0-7}, CRm=={c0-c8, c15}, opc2=={0-7}.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
<td></td>
</tr>
</tbody>
</table>

An implementation can also include IMPLEMENTATION DEFINED registers that provide additional controls, to give finer-grained control of the trapping of IMPLEMENTATION DEFINED features.

**Note**
- ARM expects the trapping of Non-secure EL0 accesses to these functions to EL2 to be unusual, and used only when the hypervisor is virtualizing EL0 operation. ARM strongly recommends that unless the hypervisor must virtualize EL0 operation, a Non-secure EL0 access to any of these functions is UNDEFINED, as it would be if the implementation did not include EL2. The PE then takes any resulting exception to Non-secure EL1.
• The trapping of accesses to these registers from Non-secure EL1 is higher priority than an exception resulting from the register access being UNDEFINED.

Traps to EL2 of Non-secure EL1 execution of SMC instructions

HCR_EL2.TSC traps Non-secure EL1 execution of SMC instructions to EL2:

1 Any attempt to execute a SMC instruction at Non-secure EL1 is trapped to EL2, regardless of the value of SCR_EL3.SMD.

0 Non-secure EL1 execution of SMC instructions is not trapped to EL2.

If EL3 is not implemented, HCR_EL2.TSC is RES0.

Table D1-46 shows how the exceptions are reported in ESR_EL2:

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instruction</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>SMC</td>
<td>Trapped SMC instruction execution in AArch64 state, using EC value 0x17</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>SMC on page F5-2983</td>
<td>Trapped SMC instruction execution in AArch32 state, using EC value 0x13</td>
</tr>
</tbody>
</table>

In AArch32 state, the ARMv8-A architecture permits, but does not require, this trap to apply to conditional SMC instructions that fail their condition code check, in the same way as with traps on other conditional instructions.

For more information about SMC instructions, see SMC on page C6-675.

Note

• This trap is implemented only if the implementation includes EL3.

• SMC instructions are UNDEFINED at EL0.

• HCR_EL2.TSC traps execution of the SMC instruction. It is not a routing control for the SMC exception. Trap exceptions and SMC exceptions have different preferred return addresses.

Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers

Other than the MIDR_EL1, MPIDR_EL1, and PMCR_EL0.N, the ID registers are divided into groups, with a trap control in the HCR_EL2 for each group.

Table D1-47 ID register groups

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Register group</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR_EL2.TID0</td>
<td>ID group 0, Primary device identification registers on page D1-1579</td>
</tr>
<tr>
<td>HCR_EL2.TID1</td>
<td>ID group 1, Implementation identification registers on page D1-1580</td>
</tr>
<tr>
<td>HCR_EL2.TID2</td>
<td>ID group 2, Cache identification registers on page D1-1580</td>
</tr>
<tr>
<td>HCR_EL2.TID3</td>
<td>ID group 3, Detailed feature identification registers on page D1-1580</td>
</tr>
</tbody>
</table>

These controls trap register accesses to EL2, as follows:

HCR_EL2.TID0

0 This control has no effect on Non-secure EL1 reads of the ID group 0 registers.
Any attempt at Non-secure EL0 or EL1 to read any register in ID group 0 is trapped to EL2.

**HCR_EL2.TID1**

0  This control has no effect on Non-secure EL1 reads of the ID group 1 registers.
1  Any attempt at Non-secure EL1 to read any register in ID group 1 is trapped to EL2.

**HCR_EL2.TID2**

0  This control has no effect on Non-secure EL1 and EL0 accesses to the ID group 2 registers.
1  Any attempt at Non-secure EL0 or EL1 to read any register in ID group 2, and any attempt at Non-secure EL0 or EL1 to write to the CSSELR or CSSELR_EL1, is trapped to EL2.

**HCR_EL2.TID3**

0  This control has no effect on Non-secure EL1 reads of the ID group 3 registers.
1  Any attempt at Non-secure EL1 to read any register in ID group 3 is trapped to EL2.

For the MIDR_EL1 and MPIDR_EL1, and for PMCR_EL0.N, the architecture provides read/write aliases. The original register becomes accessible only from EL2 or Secure state, and a Non-secure EL0 or EL1 read of the original register returns the value of the read/write alias. This substitution is invisible to the EL0 or EL1 software reading the register.

**Table D1-48 ID register substitution**

<table>
<thead>
<tr>
<th>Register</th>
<th>Original</th>
<th>Alias, EL2 using AArch64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main ID</td>
<td>MIDR_EL1</td>
<td>VPIDR_EL2</td>
</tr>
<tr>
<td>Multiprocessor Affinity</td>
<td>MPIDR_EL1</td>
<td>VMPIDR_EL2</td>
</tr>
<tr>
<td>Performance Monitors Control Register</td>
<td>PMCR_EL0.N</td>
<td>MDCR_EL2.HPMN</td>
</tr>
</tbody>
</table>

Reads of the MIDR_EL1, MPIDR_EL1 or PMCR_EL0.N from EL2 or Secure state are unchanged by the implementation of EL2, and access the physical registers.

--- Note ---

- If the optional Performance Monitors Extension is not implemented, MDCR_EL2.HPMN is RES0 and PMCR_EL0 is reserved.
- MDCR_EL2.HPMN also affects whether a Performance Monitors counter can be accessed from Non-secure EL0 or EL1. See the register description of MDCR_EL2 for more information.
- PMCR_EL0 contains other fields that identify the implementation. For more information about trapping accesses to the PMCR_EL0, see Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.

**ID group 0, Primary device identification registers**

In:
- AArch64 state, there are no ID group 0 registers.
- AArch32 state, these registers identify some top-level implementation choices.
Table D1-49 shows the registers that are in ID group 0 for traps to EL2, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 0 registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>FPSID</td>
<td>Trapped VMRS System register access, using EC value 0x08</td>
</tr>
<tr>
<td></td>
<td>JIDR</td>
<td>Trapped MRC System register access (coproc==0b1110), using EC value 0x05</td>
</tr>
</tbody>
</table>

**Note**
The FPSID is not accessible from EL0 using AArch32.
When the FPSID is accessible, a T32 or A32 VMRS FPSID, <rt> instruction is permitted but is ignored. The execution of this VMRS instruction execution is not trapped by the ID group 0 trap.

**ID group 1, Implementation identification registers**
These registers often provide coarse-grained identification mechanisms for implementation-specific features.

Table D1-50 shows the registers that are in ID group 1 for traps to EL2, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 1 registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>REVIDR_EL1, AIDR_EL1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>TCMTR, TLBTR, REVIDR, AIDR</td>
<td>Trapped MCR or MRC System register access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**ID group 2, Cache identification registers**
These registers describe and control the cache implementation.

Table D1-51 shows the registers that are in ID group 2 for traps to EL2, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 2 registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>CTR_EL0, CCSIDR_EL1, CLIDR_EL1, CSSELR_EL1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>CTR, CCSIDR, CLIDR, CSSELR</td>
<td>Trapped MCR or MRC System register access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**ID group 3, Detailed feature identification registers**
These registers provide detailed information about the features of the implementation.
Note

In AArch32 state, these registers are called the CPUID registers. There is no requirement for this trap to apply to those registers that the CPUID Identification Scheme defines as reserved. See The CPUID identification scheme on page G4-4195.

Table D1-52 shows the registers that are in ID group 3 for traps to EL2, and how the exceptions are reported in ESR_EL2.

---

**Table D1-52 ID group 3 registers**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 3 registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td><strong>ID_PFR0_EL1, ID_PFR1_EL1, ID_DFR0_EL1.</strong>  &lt;br&gt;<strong>ID_AFR0_EL1, ID_MMFRO_EL1, ID_MMFRI_EL1,</strong>  &lt;br&gt;<strong>ID_MMF2_EL1, ID_MMF3_EL1,</strong> &lt;br&gt;<strong>ID_MMF4_EL1,</strong> except that if <strong>ID_MMF4_EL1</strong> is implemented as RAZ/WI then it is IMPLEMENTATION DEFINED whether reads of the register are trapped.  &lt;br&gt;<strong>ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1,</strong>  &lt;br&gt;<strong>ID_ISAR4_EL1, ID_ISAR5_EL1.</strong>  &lt;br&gt;<strong>MVFR0_EL1, MVFR1_EL1, MVFR2_EL1.</strong>  &lt;br&gt;<strong>ID_AA64PFR0_EL1, ID_AA64PFR1_EL1.</strong>  &lt;br&gt;<strong>ID_AA64MMFR0_EL1, ID_AA64MMFR1_EL1.</strong>  &lt;br&gt;<strong>ID_AA64MMFR2_EL1, ID_AA64MMFR3_EL1, and ID_AA64MMFR4_EL1.</strong>  &lt;br&gt;It is IMPLEMENTATION DEFINED whether HCR_EL2.TID3 traps MRS accesses to registers in the following range that are not already mentioned in this table:  &lt;br&gt;• Op0 == 3, Crn == c0, op1 == 0, Crn == {c2-c7}, op2 == {0-7}.</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td><strong>MVFR0, MVFR1, MVFR2.</strong></td>
<td>Trapped MRS System register access, using EC value 0x08</td>
</tr>
<tr>
<td>ID_PFR0, ID_PFR1, ID_DFR0, ID_AFR0.  &lt;br&gt;ID_MMFRO, ID_MMFRI, ID_MMF2, ID_MMF3, and, ID_MMF4, except that if ID_MMF4 is implemented as RAZ/WI then it is IMPLEMENTATION DEFINED whether reads of the register are trapped.  &lt;br&gt;ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, ID_ISAR5.</td>
<td>Trapped MCR or MRC System register access (coproc==0b1111), using EC value 0x03</td>
<td></td>
</tr>
<tr>
<td>Any MRC access to any of the following encodings in the (coproc==0b1111) encoding space:  &lt;br&gt;• Crn == c0, opc1 == 0, Crn == {c3-c7}, opc2 == {0, 1}.  &lt;br&gt;• Crn == c0, opc1 == 0, Crn == c3, opc2 == 2.  &lt;br&gt;• Crn == c0, opc1 == 0, Crn == c5, opc2 == {4, 5}.</td>
<td>It is IMPLEMENTATION DEFINED whether HCR_EL2.TID3 traps MRC accesses to in the (coproc==0b1111) encoding space in the following range that are not already mentioned in this table:  &lt;br&gt;• Crn == c0, opc1 == 0, Crn == {c2-c7}, opc2 == {0-7}.</td>
<td></td>
</tr>
</tbody>
</table>

---

**Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions**

**HCR_EL2. {TWE, TWI}** trap Non-secure EL0 and EL1 execution of WFE and WFI instructions to EL2:

**HCR_EL2.TWE**

1 Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state.

0 Non-secure EL0 or EL1 execution of WFE instructions is not trapped to EL2.
Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state. Non-secure EL0 or EL1 execution of WFI instructions is not trapped to EL2.

Table D1-53 shows how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR_EL2.TWE</td>
<td>Both Execution states</td>
<td>WFE</td>
<td>Trapped WFI or WFE instruction, using EC value 0x01</td>
</tr>
<tr>
<td>HCR_EL2.TWI</td>
<td></td>
<td>WFI</td>
<td></td>
</tr>
</tbody>
</table>

In AArch32 state, the attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check.

---
**Note**

Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE or WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

---

For more information about these instructions, and when they can cause the PE to enter a low-power state, see:

- *Wait for Event mechanism and Send event* on page D1-1599.
- *Wait For Interrupt* on page D1-1602.

### Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR

CPTR_EL2.TCPAC traps Non-secure EL1 accesses to the CPACR_EL1 or CPACR to EL2:

1 Non-secure EL1 accesses to the CPACR_EL1 or CPACR are trapped to EL2.
0 Non-secure EL1 accesses to the CPACR_EL1 or CPACR are not trapped to EL2.

Table D1-54 shows how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>CPACR_EL1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>CPACR</td>
<td>Trapped MCR or MRC System register access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

---
**Note**

- The CPACR_EL1 or CPACR is not accessible at EL0.
- In ARMv7 and earlier versions of the ARM architecture, one function of the CPACR is as an ID register that identifies what coprocessor or conceptual coprocessor functionality is implemented. Legacy software might use this identification mechanism, and a hypervisor can use this trap to emulate this mechanism. For more information about this coprocessor model see *Background to the System register interface* on page G1-3879.
General trapping to EL2 of Non-secure accesses to the SIMD and floating-point registers

**CPTR_EL2.TFP** traps Non-secure accesses to SIMD and floating-point registers to EL2:

1. Any attempt at EL2, or Non-secure EL0 or EL1, to execute an instruction that accesses the SIMD or floating-point registers is trapped to EL2.

0. Non-secure execution of instructions that access the SIMD or floating-point registers is not trapped to EL2.

Table D1-55 shows the registers for which accesses are trapped, and how the exceptions are reported in **ESR_EL2**.

Table D1-55 Register accesses trapped to EL2 when CPTR_EL2.TFP is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>FPCR, FPSR, FPEXC32_EL2, and any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-S31 registers. See <em>The SIMD and floating-point registers, V0-V31 on page D1-1508.</em></td>
<td>Trapped access to a SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP, using EC value 0x07</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>FPSID, MVFR0, MVFR1, MVFR2, FPSR, FPEXC, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers. See <em>Advanced SIMD and floating-point System registers</em> on page G1-3882.</td>
<td>Trapped access to a SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP, using EC value 0x07a</td>
</tr>
</tbody>
</table>

*Permitted VMSR accesses to the FPSID are ignored, but for the purposes of this trap the architecture defines a VMSR access to the FPSID from EL1 or higher as an access to a SIMD and floating-point register.*

Traps to EL2 of Non-secure System register accesses to the trace registers

**CPTR_EL2.TTA** traps System register accesses to the trace registers to EL2. These traps are from Non-secure state, so are from all of:

- EL2.
- Non-secure EL0 and EL1.

When **CPTR_EL2.TTA** is:

1. Non-secure System register accesses to the trace registers are trapped to EL2.

0. Non-secure System register accesses to the trace registers are not trapped to EL2.

**Note**

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than a CPTR_EL2.TTA Trap exception.

- EL2 does not provide traps on trace register accesses through the Memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see *Register access instructions on page D1-1563.*
Table D1-56 shows the registers for which accesses are trapped to EL2 when CPTR_EL2.TTA is 1, and how the exceptions are reported in ESR_EL2.

### Table D1-56 Register accesses trapped to EL2 when CPTR_EL2.TTA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>All implemented trace registers</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18.</td>
</tr>
</tbody>
</table>
| AArch32 state | All implemented trace registers | • Trapped MCR or MRC System register access (coproc==0b1110), using EC value 0x05.  
• Trapped MCRR or MRRC System register access (coproc==0b1110), using EC value 0x0C. |

**General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only**

HSTR_EL2{T0-T3, T5-T13, T15} trap accesses to the AArch32 System registers in the coproc==0b1111 encoding space, by the register number, {c0-c3, c5-c13, c15} used for:

- The CRn argument used when accessing the register using an MCR or MRC instruction.
- The CRm argument used when accessing the register using an MCRR or MRRC instruction.

These traps are from AArch32 state only. They are from both:

- Non-secure EL1 using AArch32.
- Non-secure EL0 using AArch32.

When an HSTR_EL2.Tx trap control is:

1

Any AArch32 state Non-secure EL1 or EL0 access to the corresponding register is trapped to EL2.

0

AArch32 state Non-secure EL1 or EL0 accesses to the corresponding register are not trapped to EL2.

Table D1-57 shows the accesses that are trapped, and how the exceptions are reported in ESR_EL2.

### Table D1-57 Accesses trapped to EL2 when an HSTR_EL2.Tx trap is enabled

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped accesses</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>MCR and MRC instructions, where CRn in the instruction identifies the trapped encodings in the (coproc==0b1111) encoding space</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
<tr>
<td></td>
<td>MCRR and MRRC instructions, where CRm in the instruction identifies the trapped encodings in the (coproc==0b1111) encoding space</td>
<td>Trapped MCRR or MRRC access (coproc==0b1111), using EC value 0x04</td>
</tr>
</tbody>
</table>

---

**Note**

HSTR_EL2[4, 14] is reserved, RES0. Although the Generic Timer AArch32 System registers are implemented in the coproc==0b1111 encoding space and accessed using a CRn or CRm value of c14, EL2 does not provide a trap on accesses to the Generic Timer System registers.
**System registers in the (coproc==0b1111) encoding space with IMPLEMENTATION DEFINED access permission from EL0**

For an AArch32 System register in the (coproc==0b1111) encoding space, that is accessed using a CRn or CRm value that can be trapped by a HSTR_EL2.Tn control, if an access to the register from EL0 is UNDEFINED when the value of the corresponding HSTR_EL2.Tn trap control is 0, then when that HSTR_EL2.Tn trap control is 1, it is IMPLEMENTATION DEFINED whether an access from Non-secure EL0 using AArch32:

- Generates a Trap exception that is taken to EL2.
- Is UNDEFINED and generates an exception that is taken to Non-secure EL1.

If the instruction is treated as UNDEFINED and generates an exception that is taken to Non-secure EL1, and Non-secure EL1 is using AArch64, the exception is reported in ESR_EL1 as an exception for an unknown reason, using EC value 0x00.

--- Note ---

ARM expects that trapping to EL2 of Non-secure EL0 accesses to AArch32 System register in the (coproc==0b1111) encoding space will be unusual, and used only when the hypervisor must virtualize EL0 operation. ARM recommends that, whenever possible, Non-secure EL0 accesses to the System registers behave as they would if the implementation did not include EL2. This means that, if the architecture does not support the Non-secure EL0 access, then the register access instruction is treated as UNDEFINED and generates an exception that is taken to Non-secure EL1.

---

**Traps to EL2 of Non-secure EL0 and EL1 System register accesses to debug registers**

MDCR_EL2.{TDRA, TDOSA, TDA} trap Non-secure System register accesses to the debug registers to EL2, as follows:

- MDCR_EL2.{TDRA, TDASO, TDA} trap Non-secure EL0 and EL1 accesses.
- MDCR_EL2.TDOSA traps Non-secure EL1 accesses.

--- Note ---

EL2 does not provide traps on debug register accesses through the optional memory-mapped external debug interfaces.

System register accesses to the debug registers can have side-effects. When a System register access is trapped to EL2, no side-effects occur before the exception is taken to EL2. See Register access instructions on page D1-1563. Table D1-58 shows the subsections that list the accesses trapped. The subsections describe how the traps are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Subsection</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDCR_EL2.TDRA</td>
<td>Traps to EL2 of Non-secure EL0 and EL1 System register accesses to debug registers</td>
</tr>
<tr>
<td>MDCR_EL2.TDOSA</td>
<td>Trapping System register accesses to powerdown debug registers to EL2 on page D1-1586</td>
</tr>
<tr>
<td>MDCR_EL2.TDA</td>
<td>Trapping general System register accesses to debug registers to EL2 on page D1-1586</td>
</tr>
</tbody>
</table>

**Trapping System register accesses to Debug ROM registers to EL2**

MDCR_EL2.TDRA traps Non-secure EL0 and EL1 System register accesses to the Debug ROM registers to EL2:

1. Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are trapped to EL2.
2. Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are not trapped to EL2.

This trap applies to Non-secure EL0 only if it is using AArch32.
Table D1-59 shows the register accesses that are trapped, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>MDRAR_EL1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18.</td>
</tr>
</tbody>
</table>
| AArch32 state | DBGDRAR, DBGDSAR | For accesses using:
  • MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1110), using EC value 0x05.
  • MCRR or MRRC instructions, trapped MCRR or MRRC access (coproc==0b1110), using EC value 0x0C. |

If MDCR_EL2.TDE or HCR_EL2.TGE is 1, behavior is as if MDCR_EL2.TDRA is 1 other than for the purpose of a direct read.

**Trapping System register accesses to powerdown debug registers to EL2**

MDCR_EL2.TDOSA traps Non-secure EL1 System register accesses to the powerdown debug registers to EL2:

1. Non-secure EL1 System register accesses to the powerdown debug registers are trapped to EL2.
0. Non-secure EL1 System register accesses to the powerdown debug registers are not trapped to EL2.

Table D1-60 shows the register accesses that are trapped, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>OSLAR_EL1, OSLSR_EL1, OSDLR_EL1, DBGPRCR_EL1. Any IMPLEMENTATION DEFINED integration registers. Any IMPLEMENTATION DEFINED register with similar functionality that the implementation specifies as trapped by MDCR_EL2.TDOSA</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18.</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>DBGOSLSR, DBGOSLAR, DBGOSDLR, DBGPRCR. Any IMPLEMENTATION DEFINED integration registers. Any IMPLEMENTATION DEFINED register with similar functionality that the implementation specifies as trapped by HDCR.TDOSA</td>
<td>Trapped MCR or MRC access (coproc==0b1110), using EC value 0x05.</td>
</tr>
</tbody>
</table>

**Note**

These registers are not accessible at EL0.

If MDCR_EL2.TDE or HCR_EL2.TGE is 1, behavior is as if MDCR_EL2.TDOSA is 1 other than for the purpose of a direct read.

**Trapping general System register accesses to debug registers to EL2**

MDCR_EL2.TDA traps Non-secure EL0 and EL1 System register accesses to those debug System registers that are not mentioned in either of the following:

- Traps to EL2 of Non-secure EL0 and EL1 System register accesses to debug registers on page D1-1585.
- Trapping System register accesses to powerdown debug registers to EL2.

This means that MDCR_EL2.TDA traps Non-secure EL0 and EL1 System register accesses to all debug System registers to EL2, except the following:

- Any access from:
  - AArch64 state to the MDRAR_EL1.
  - AArch32 state to the DBGDRAR or DBGDSAR.
MDCR_EL2.TDRA traps these accesses.

- Any access from:
  - AArch64 state to the OSLAR_EL1, OSLSR_EL1, OSDLR_EL1 or DBGPRCR_EL1.
  - AArch32 state to the DBGOSLR, DBGOSLAR, OSDLR_EL1 or DBGPRCR.

MDCR_EL2.TDOSA traps these accesses.

When the PE is in Debug state, MDCR_EL2.TDA does not trap any access from:

- AArch32 state to DBGDTRRXint and DBGDTRTXint.
- AArch64 state to DBGDTR_EL0, DBGDTRRX_EL0, and DBGDTRTX_EL0.

When MDCR_EL2.TDA is:

1  Non-secure EL0 or EL1 System register accesses to any of the registers shown in Table D1-61 are trapped to EL2.
0  Non-secure EL0 or EL1 System register accesses to the registers shown in Table D1-61 are not trapped to EL2.

Table D1-61 shows how the exceptions are reported in ESR_EL2.

Table D1-61: Accesses trapped to EL2 when MDCR_EL2.TDA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped accesses</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>Accesses to the MDCCSR_EL0, MDCCINT_EL1, DBGDTR_EL0, DBGDTRRX_EL0, DBGDTRTX_EL0, OSDTTRX_EL1, OSDTTRX_EL1, OSECCR_EL1, DBGVR&lt;n&gt;_EL1, DBGBCR&lt;n&gt;_EL1, DBGWVR&lt;n&gt;_EL1, DBGWCR&lt;n&gt;_EL1, DBGCLAIMSET_EL1, DBGCLAIMCLR_EL1, and DBGAUTHSTATUS_EL1.</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>Accesses to the DBGIDDR, DBGDSCINT, DBGDCCINT, DBGDTRRXint, DBGDTRTXint, DBGWAR, DBGVCRR, DBGDCR&lt;RX&gt;, DBGDTRX&lt;int&gt;, DBGDTRXxt, DBGDTRXxt, DBGVR&lt;n&gt;, DBGBCR&lt;n&gt;, DBGXBVR&lt;n&gt;, DBGWCR&lt;n&gt;, DBGWVR&lt;n&gt;, DBGCLAIMSET, DBGCLAIMCLR, DBGAUTHSTATUS, DBGDEVID, DBGDEVID1, DBGDEVID2, and DBGOSCCCR.</td>
<td>For accesses using MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1111), using EC value 0x05</td>
</tr>
<tr>
<td>STC accesses to DBGDTRRXint.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDC accesses to DBGDTRTXint.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If MDCR_EL2.TDE or HCR_EL2.TGE is 1, behavior is as if MDCR_EL2.TDA is 1 other than for the purpose of a direct read.

Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers

CNTHCTL_EL2.[EL1PCEN, EL1PCTEN] trap Non-secure EL0 and EL1 accesses to the Generic Timer registers to EL2, as follows:

- CNTHCTL_EL2.EL1PCEN traps Non-secure EL0 and EL1 accesses to the physical timer registers.
- CNTHCTL_EL2.EL1PCTEN traps Non-secure EL0 and EL1 accesses to the physical counter register.

For each of these controls:

1  Non-secure EL0 and EL1 accesses are not trapped to EL2.
0  Non-secure EL0 and EL1 accesses are trapped to EL2.
Table D1-62 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL2.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>EL1PCEN</td>
<td>CNTP_CTL_EL0, CNTP_CVAL_EL0, CNTP_TVAL_EL0</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td></td>
<td>EL1PCTEN</td>
<td>CNTPCT_EL0</td>
<td></td>
</tr>
<tr>
<td>AArch32 state</td>
<td>EL1PCEN</td>
<td>CNTP_CTL, CNTP_CVAL, CNTP_TVAL</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- MCRR or MRRC instructions, trapped MCRR or MRRC access (coproc==0b1111), using EC value 0x04</td>
</tr>
<tr>
<td></td>
<td>EL1PCTEN</td>
<td>CNTPCT</td>
<td>Trapped MCRR or MRRC access (coproc==0b1111), using EC value 0x04</td>
</tr>
</tbody>
</table>

Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers

MDCR_EL2.[TPM, TPMCR] trap Non-secure EL0 and EL1 accesses to the Performance Monitors registers to EL2:

MDCR_EL2.TPM

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Non-secure EL0 and EL1 accesses to the Performance Monitors registers are trapped to EL2.</td>
</tr>
<tr>
<td>0</td>
<td>Non-secure EL0 and EL1 accesses to the Performance Monitors registers are not trapped to EL2.</td>
</tr>
</tbody>
</table>

MDCR_EL2.TPMCR

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Non-secure EL0 and EL1 accesses to the Performance Monitors Control Registers are trapped to EL2.</td>
</tr>
<tr>
<td>0</td>
<td>Non-secure EL0 and EL1 accesses to the Performance Monitors Control Registers are not trapped to EL2.</td>
</tr>
</tbody>
</table>

--- Note ---

EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.

---

For:

- MDCR_EL2.TPM == 1, Table D1-63 on page D1-1589 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL2.
• MDCR_EL2.TPMCR == 1, Table D1-64 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL2.

### Table D1-63 Register accesses trapped to EL2 when MDCR_EL2.TP is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>PMCR_EL0, PMCNTENSET_EL0, PMCNTENCLR_EL0, PMOVSCLR_EL0, PMSWINC_EL0, PMSERL_EL0, PMCEID0_EL0, PMCEID1_EL0, PMCCNTR_EL0, PMXEVTYPER_EL0, PMXEVCNTR_EL0, PMUSERENR_EL0, PMINTENSEL_EL1, PMINTENCLR_EL1, PMOVSET_EL0, PMEVCTR&lt;n&gt;_EL0, PMEVTYPER&lt;n&gt;_EL0, PMCCFILTR_EL0.</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>PMCR, PMCNTENSET, PMCNTENCLR, PMOVSR, PMSWINC, PMSERL, PMCEID0, PMCEID1, PMCCNTR, PMXEVTYPER, PMXEVCNTR, PMUSERENR, PMINTENSEL, PMINTENCLR, PMOVSET, PMEVCTR&lt;n&gt;, PMEVTYPER&lt;n&gt;, PMCCFILTR.</td>
<td>For accesses using: &lt;br&gt;• MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1111), using EC value 0x03 &lt;br&gt;• MCRR or MRRC instructions, trapped MCRR or MRRC access, (coproc==0b1111) using EC value 0x04</td>
</tr>
</tbody>
</table>

### Table D1-64 Register accesses trapped to EL2 when MDCR_EL2.TPMCR is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>PMCR_EL0</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>PMCR</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

---

**Note**<br>MDCR_EL2.HPN affects whether a counter can be accessed from Non-secure EL0 or EL1. See the register description of MDCR_EL2 for more information.

### D1.15.4 EL3 configurable controls

These controls are in _EL3 System registers. The resulting exceptions might be taken from either Execution state. SPSR_EL3.M[4] indicates which Execution state the exception was taken from.<br><br>Table D1-65 shows the _EL3 System registers that contain these controls.

### Table D1-65 _EL3 registers that contain instruction enables and disables, and trap controls

<table>
<thead>
<tr>
<th>Register description</th>
<th>Register name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure Configuration Register</td>
<td>SCR_EL3</td>
</tr>
<tr>
<td>Architectural Feature Trap Register, EL3</td>
<td>CPTR_EL3</td>
</tr>
<tr>
<td>Monitor Debug Configuration Register, EL3</td>
<td>MDCR_EL3</td>
</tr>
</tbody>
</table>
Table D1-66 summarizes the controls.

<table>
<thead>
<tr>
<th>Control</th>
<th>Control type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCR_EL3.{TWE, TWI}</td>
<td>T</td>
<td><em>Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions on page D1-1591</em></td>
</tr>
<tr>
<td>SCR_EL3.ST</td>
<td>T</td>
<td><em>Traps to EL3 of Secure EL1 accesses to the Counter-timer Physical Secure timer registers on D1-1592</em></td>
</tr>
<tr>
<td>SCR_EL3.HCE</td>
<td>E</td>
<td><em>Enabling EL3, EL2, and Non-secure EL1 execution of HVC instructions on page D1-1592</em></td>
</tr>
<tr>
<td>SCR_EL3.SMD</td>
<td>D</td>
<td><em>Disabling EL3, EL2, and EL1 execution of SMC instructions on page D1-1593</em></td>
</tr>
<tr>
<td>CPTR_EL3.TCPAC</td>
<td>T</td>
<td><em>Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR on page D1-1593</em></td>
</tr>
<tr>
<td>CPTR_EL3.TTA</td>
<td>T</td>
<td><em>Traps to EL3 of all System register accesses to the trace registers on page D1-1594</em></td>
</tr>
<tr>
<td>CPTR_EL3.TFP</td>
<td>T</td>
<td><em>Traps to EL3 of all accesses to the SIMD and floating-point registers on page D1-1594</em></td>
</tr>
<tr>
<td>MDCR_EL3.{TDOSA, TDA}</td>
<td>T</td>
<td><em>Traps to EL3 of EL2, EL1, and EL0 System register accesses to debug registers on page D1-1595</em></td>
</tr>
<tr>
<td>MDCR_EL3.TPM</td>
<td>T</td>
<td><em>Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597</em></td>
</tr>
</tbody>
</table>

a. See Table D1-67.

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Type</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Disable</td>
<td>Instruction enables and instruction disables on page D1-1562</td>
</tr>
<tr>
<td>E</td>
<td>Enable</td>
<td>Instruction enables and instruction disables on page D1-1562</td>
</tr>
<tr>
<td>T</td>
<td>Trap</td>
<td>Trap controls on page D1-1562</td>
</tr>
</tbody>
</table>

Also see the following for more general information about traps to EL3:

- **Register access instructions** on page D1-1563.
- **Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32**

**Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32**

If EL1 is using AArch32, all of the following are trapped to EL3:

- Secure EL1 reads and writes to any of the SCR, NSACR, MVBAR or SDCR.
- Any attempt at Secure EL1 to execute any of the following:
  - AT512NS0xx instructions.
  - SR5 instructions that use the R13_mon banked register.
  - MSR or MRS instructions that access any of the SPSR_mon, R13_mon or R14_mon banked registers.

In addition, if EL1 is using AArch32:

- Secure EL1 write accesses to the CNTFRQ register are UNDEFINED. They are not trapped to EL3.
Any attempt at Secure EL1 to change the mode to Monitor mode, by using a CPS or an MSR instruction, or by performing an exception return, is treated as an illegal change of the CPSR.M field. See **Illegal changes to PSTATE.M** on page G1-3809.

Table D1-68 shows the accesses that are trapped to EL3, and how the exceptions are reported in ESR_EL3.

### Table D1-68 Accesses trapped to EL3 from Secure EL1 using AArch32

<table>
<thead>
<tr>
<th>Taken from</th>
<th>Trapped instructions, or trapped accesses</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure EL1 using AArch32</td>
<td>Reads and writes to any of the SCR, NSACR, MVBAR or SDCR ATS12NS0xx instructions</td>
<td>Trapped MCR or MRc access (coproc==0b11111), using EC value 0x03</td>
</tr>
<tr>
<td></td>
<td>SRS instructions that use the R13_mon banked register</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td></td>
<td>MRS or MSR instructions that accesses any of the SPSR_mon, R13_mon or R14_mon banked registers</td>
<td></td>
</tr>
</tbody>
</table>

**Note**

- Reads of the NSACR from either Non-secure EL1 using AArch32 or Non-secure EL2 using AArch32 return the value 0x00000C00. See **Restricted access System registers** on page G4-4156.
- These operations are not available at EL0.

### Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions

**SCR_EL3.{TWE, TWI}** trap EL2, EL1, and EL0 execution of WFE and WFI instructions to EL3:

**SCR_EL3.TWE**

1. Any attempt to execute a WFE instruction at any Exception level lower than EL3 is trapped to EL3, if the instruction would otherwise have caused the PE to enter a low-power state.
2. EL2, EL1, and EL0 execution of WFE instructions is not trapped to EL3.

**SCR_EL3.TWI**

1. Any attempt to execute a WFI instruction at any Exception level lower than EL3 is trapped to EL3, if the instruction would otherwise have caused the PE to enter a low-power state.
2. EL2, EL1, and EL0 execution of WFI instructions is not trapped.

For EL0 and EL1, these traps apply to WFE and WFI execution in both Security states.

Table D1-69 shows how the exceptions are reported in ESR_EL3.

### Table D1-69 Instructions trapped to EL3 when SCR_EL3.{TWE, TWI} are 1

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCR_EL3.{TWE}</td>
<td>Both Execution states</td>
<td>WFE</td>
<td>Trapped WFE or WFI instruction, using EC value 0x01</td>
</tr>
<tr>
<td>SCR_EL3.TWI</td>
<td>WFI</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In AArch32 state, the attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check.
Note

Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE or WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

For more information about these instructions, and when they can cause the PE to enter a low-power state, see:
- Wait for Event mechanism and Send event on page D1-1599.
- Wait For Interrupt on page D1-1602.

Traps to EL3 of Secure EL1 accesses to the Counter-timer Physical Secure timer registers

SCR_EL3.ST traps Secure EL1 accesses to the Counter-timer Physical Secure timer registers to EL3:
- 1 Secure EL1 accesses to the Counter-timer Physical Secure timer registers are not trapped to EL3.
- 0 Secure EL1 accesses to the Counter-timer Physical Secure timer registers are trapped to EL3.

Note

Accesses to the Counter-timer Physical Secure timer registers are always enabled at EL3.

Table D1-70 shows the registers for which accesses are trapped to EL3, and how the exceptions are reported in ESR_EL3.

Table D1-70 Register accesses trapped to EL3 when SCR_EL3.ST is 0

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>CNTPS_TVAL_EL1, CNTPS_CTL_EL1, CNTPS_CVAL_EL1</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td>AArch32 state</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

Note

These registers are not accessible at EL0.

Enabling EL3, EL2, and Non-secure EL1 execution of HVC instructions

SCR_EL3.HCE enables HVC instruction execution at EL1 and above:
- 1 HVC instruction execution is enabled at EL1 and above.
- 0 HVC instructions are UNDEFINED at EL1, EL2, and EL3, and any resulting exception is taken from the current Exception level to the current Exception level.

For EL1, this enable control applies to HVC instructions in Non-secure state only.

If EL2 is not implemented, this bit is RES0.

Note

HVC instructions are always UNDEFINED at EL0.
Table D1-71 shows how the exceptions are reported in $ESR_{ELx}$.

<table>
<thead>
<tr>
<th>Taken from</th>
<th>Disabled instruction</th>
<th>Syndrome reporting in $ESR_{ELx}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>HVC</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>AArch32 state</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Disabling EL3, EL2, and EL1 execution of $SMC$ instructions

$SCR_{EL3}.SMD$ disables $SMC$ instruction execution at EL1 and above:

$$
<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$SMC$ instructions are UNDEFINED at EL1 and above, and any resulting exception is taken from the current Exception level to the current Exception level.</td>
</tr>
<tr>
<td>0</td>
<td>$SMC$ instruction execution is enabled at EL1 and above.</td>
</tr>
</tbody>
</table>

For EL1, this disable control applies to $SMC$ instructions in both Security states.

--- Note ---

$SMC$ instructions are always UNDEFINED at EL0.

Table D1-72 shows how the exceptions are reported in $ESR_{ELx}$.

<table>
<thead>
<tr>
<th>Taken from</th>
<th>Disabled Instruction</th>
<th>Syndrome reporting in $ESR_{ELx}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>SMC</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>AArch32 state</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

--- Note ---

If $HCR_{EL2}.TSC$ or $HCR.TSC$ traps attempted EL1 execution of $SMC$ instructions to EL2, that trap has priority over this disable.

---

Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR

$CPTR_{EL3}.TCPAC$ traps all of the following to EL3:

- EL2 accesses to the $CPTR_{EL2}$ or HCPTR.
- EL2 and EL1 accesses to the $CPACR_{EL1}$ or CPACR.

When $CPTR_{EL3}.TCPAC$ is:

$$
<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>EL2 accesses to the $CPTR_{EL2}$ or HCPTR, and EL2 and EL1 accesses to the $CPACR_{EL1}$ or CPACR, are trapped to EL3.</td>
</tr>
<tr>
<td>0</td>
<td>EL2 accesses to the $CPTR_{EL2}$ or HCPTR, and EL2 and EL1 accesses to the $CPACR_{EL1}$ or CPACR, are not trapped to EL3.</td>
</tr>
</tbody>
</table>

For EL1, this trap control applies to accesses from both Security states.
Table D1-73 shows how the exceptions are reported in ESR_EL3.

### Table D1-73 Register accesses trapped to EL3 when CPTR_EL3.TCPAC is 1

<table>
<thead>
<tr>
<th>Traps from AArch64 state</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPTR_EL2, CPACR_EL1</td>
<td></td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
</tbody>
</table>

### Traps to EL3 of all System register accesses to the trace registers

CPTR_EL3.TTA traps System register accesses to the trace registers, from all Exception levels, to EL3:

1. All System register accesses to the trace registers are trapped to EL3.
2. System register accesses to the trace registers are not trapped to EL3.

**Note**

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than a CPTR_EL3.TTA Trap exception.
- EL3 does not provide traps on trace register accesses through the Memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see [Register access instructions on page D1-1563](#).

For EL0 and EL1, this trap control applies to accesses from both Security states.

Table D1-74 shows the registers for which accesses are trapped to EL3, and how the exceptions are reported in ESR_EL3.

### Table D1-74 Register accesses trapped to EL3 when CPTR_EL3.TTA is 1

<table>
<thead>
<tr>
<th>Traps from AArch64 state</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>All implemented trace registers</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
<td></td>
</tr>
</tbody>
</table>

### Traps to EL3 of all accesses to the SIMD and floating-point registers

CPTR_EL3.TFP traps all accesses to SIMD and floating-point registers, from all Exception levels, to EL3:

1. Any attempt at any Exception level to execute an instruction that accesses the SIMD or floating-point registers is trapped to EL3.
2. Execution of instructions that access the SIMD or floating-point registers is not trapped to EL3.

For EL0 and EL1, this trap control applies to accesses from both Security states.
Table D1-75 shows the registers for which accesses are trapped to EL3, and how the exceptions are reported in ESR_EL3.

Table D1-75 Register accesses trapped to EL3 when CPTR_EL3.TFP is 1

<table>
<thead>
<tr>
<th>Traps from AArch64 state</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>FPCR, FPSR, FPEXC32_EL2, and any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-S31 registers. See <em>The SIMD and floating-point registers, V0-V31</em> on page D1-1508.</td>
<td>Trapped access to a SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP, using EC value 0x07</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Traps from AArch32 state</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch32 state</td>
<td>FPSID, MVFR0, MVFR1, MVFR2, FPSCR, FPEXC, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers. See <em>Advanced SIMD and floating-point System registers</em> on page G1-3882.</td>
<td>Trapped access to a SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP, using EC value 0x07</td>
</tr>
</tbody>
</table>

---

**Note**

- FPEXC32_EL2 is not accessible from EL0 using AArch64.
- FPSID, MVFR0, MVFR1, and FPEXC are not accessible from EL0 using AArch32.

---

**Traps to EL3 of EL2, EL1, and EL0 System register accesses to debug registers**

MDCR_EL3.\{TDOSA, TDA\} trap EL2, EL1, and EL0 System register accesses to the debug registers to EL3, from both Security states.

---

**Note**

EL3 does not provide traps on debug register accesses through the Memory-mapped or External debug interfaces.

System register accesses to the debug registers can have side-effects. When a System register access is trapped to EL3, no side-effects occur before the exception is taken to EL3. See *Register access instructions on page D1-1563.* Table D1-76 shows the subsections that list the accesses trapped.

**Table D1-76 Traps of EL2, EL1, and EL0 accesses to debug registers**

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Subsection</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDCR_EL3.TDOSA</td>
<td><em>Trapping System register accesses to powerdown debug registers to EL3</em></td>
</tr>
<tr>
<td>MDCR_EL3.TDA</td>
<td><em>Trapping general System register accesses to debug registers to EL3 on page D1-1596</em></td>
</tr>
</tbody>
</table>

**Trapping System register accesses to powerdown debug registers to EL3**

MDCR_EL3.TDOSA traps EL2 and EL1 accesses to the powerdown debug registers to EL3:

1. EL2 and EL1 System register accesses to the powerdown debug registers are trapped to EL3.
2. EL2 and EL1 System register accesses to the powerdown debug registers are not trapped to EL3.

For EL1, this trap control applies to accesses from both Security states.
Table D1-77 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL3.

### Table D1-77 Register accesses trapped to EL3 when MDCR_EL3.TDOSA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>OSLAR_EL1, OSLSR_EL1, OSDLR_EL1, DBGPRCR_EL1. Any IMPLEMENTATION DEFINED integration registers. Any IMPLEMENTATION DEFINED register with similar functionality that the implementation specifies as trapped by MDCR_EL3.TDOSA.</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18.</td>
</tr>
</tbody>
</table>
| AArch32 state | DBGOSLSR, DBGOSLAR, DBGOSDLR, DBGPRCR. | For accesses using:  
• MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1110), using EC value 0x05.  
• MCRR or MRRC instructions, trapped MCRR or MRRC access (coproc==0b1110), using EC value 0x0C. |

--- **Note** ---
These registers are not accessible at EL0.

---

### Trapping general System register accesses to debug registers to EL3

MDCR_EL3.TDA traps EL2, EL1, and EL0 System register accesses to the debug System registers that are not mentioned in *Trapping System register accesses to powerdown debug registers to EL3* on page D1-1599.

This means that MDCR_EL3.TDA traps EL2, EL1, and EL0 System register accesses to all debug System registers, except the following:
• Accesses from AArch64 state to the OSLAR_EL1, OSLSR_EL1, OSDLR_EL1 or DBGPRCR_EL1.  
• Accesses from AArch32 state to the DBGOSLSR, DBGOSLAR, OSDLR_EL1 or DBGPRCR.

When MDCR_EL3.TDA is:

1. EL2, EL1, and EL0 System register accesses to any of the registers shown in Table D1-78 on page D1-1601 are trapped to EL3.  
2. EL2, EL1, and EL0 System register accesses to the registers shown in Table D1-78 on page D1-1601 are not trapped to EL3.

For EL0 and EL1, this trap control applies to accesses from both Security states.

When the PE is in Debug state, MDCR_EL3.TDA does not trap any access from:
• AArch32 state to DBGDTRRXint and DBGDTRTXint.  
• AArch64 state to DBGDTR_EL0, DBGDTRRX_EL0, and DBGDTRTX_EL0.
Table D1-78 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL3.

Table D1-78 Accesses trapped to EL3 when MDCR_EL3.TDA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped accesses</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>Accesses to the MDCR_EL2, MDRAR_EL1, MDCCSR_EL0,</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td></td>
<td>MDCCINT_EL1, DBGDTR_EL0, DBGDTRRX_EL0,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DBGDTRTX_EL0, OSDTRRX_EL1, MDSCR_EL1, OSDTRTX_EL1,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OSECCR_EL1, DBGBVR&lt;n&gt;_EL1, DBGBCR&lt;n&gt;<em>EL1, DBGWVR&lt;n&gt;</em></td>
<td></td>
</tr>
<tr>
<td></td>
<td>EL1, DBGWCR&lt;n&gt;_EL1, DBGCLAIMSET_EL1, DBGCLAIMCLR_EL1,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>and DBGAUTHSTATUS_EL1.</td>
<td></td>
</tr>
<tr>
<td>AArch32 state</td>
<td>Accesses to the HDCR, DBGDRAR, DBGDSAR, DBGDIDR,</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td>DBGDSCRInt, DBGDCCINT, DBGDTRXInt, DBGDTRTXInt,</td>
<td>• MCR or MRC instructions, trapped MCR or MRC access (coproc == 0b1110), using EC value 0x05.</td>
</tr>
<tr>
<td></td>
<td>DBGWFAR, DBGVCR, DBGDSRxInt, DBGDTRXExt, DBGDTRRXExt,</td>
<td>• MRC instructions, trapped MCR or MRC access (coproc == 0b1110), using EC value 0x0C.</td>
</tr>
<tr>
<td></td>
<td>DBGBVR&lt;n&gt;_Ext, DBGBCVR&lt;n&gt;_Ext, DBGWVR&lt;n&gt;_Ext, DBGWCR&lt;n&gt;_Ext, DBGCLAIMSET, DBGCLAIMCLR, DBGAUTHSTATUS, DBGDEVID, DBGDEVID2 and DBGSECCR.</td>
<td></td>
</tr>
<tr>
<td>STC accesses to</td>
<td>DBGDTRRXInt.</td>
<td></td>
</tr>
<tr>
<td>LDC accesses to</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>DBGDTRTXInt.</td>
<td>LDC or STC, trapped LDC or STC access, using EC value 0x06</td>
</tr>
</tbody>
</table>

Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers

MDCR_EL3.TPM traps EL2, EL1, and EL0 accesses to the Performance Monitors registers to EL3:

1 EL2, EL1, and EL0 System register accesses to all Performance Monitors registers are trapped to EL3.

0 EL2, EL1, and EL0 System register accesses to Performance Monitors registers are not trapped to EL3.

For EL0 and EL1, this trap control applies to accesses from both Security states.

Table D1-79 shows the registers for which accesses are trapped, and how the exceptions are reported in ESR_EL3.

Table D1-79 Register accesses trapped to EL3 when MDCR_EL3.TPM is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in ESR_EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64 state</td>
<td>PMCR_EL0, PMCNTENSET_EL0, PMCNTENCLR_EL0,</td>
<td>Trapped AArch64 MSR, MRS, or system instruction, using EC value 0x18</td>
</tr>
<tr>
<td></td>
<td>PMOVSCLR_EL0, PMSWINC_EL0, PMSLR_EL0, PMSEID0_EL0,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PMCEID0_EL0, PMCEID1_EL0, PMCCNTR_EL0, PMXEVTPER_EL0,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PMXEVCTR_EL0, PMUSERENR_EL0, PMINTENSET_EL1, PMINTENCLR_EL1,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PMINTENCLR_EL1, PMOSSET_EL0, PMEVCNTR&lt;n&gt;_EL0, PMEVTYPER&lt;n&gt;_EL0, PMCCFILTER_EL0.</td>
<td></td>
</tr>
<tr>
<td>AArch32 state</td>
<td>PMCR, PMCNTENSET, PMCNTENCLR, PMOVSR, PMSWINC,</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td>PMSELR, PMCEID0, PMCEID1, PMCCNTR, PMXEVTPER,</td>
<td>• MCR or MRC instructions, trapped MCR or MRC access (coproc == 0b1111), using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td>PMXEVCTR, PMUSERENR, PMINTENSET, PMINTENCLR,</td>
<td>• MCR or MRC instructions, trapped MCR or MRC access (coproc == 0b1111), using EC value 0x04.</td>
</tr>
<tr>
<td></td>
<td>PMOSSET, PMEVCNTR&lt;n&gt;, PMEVTYPER&lt;n&gt;, PMCCFILTER.</td>
<td></td>
</tr>
</tbody>
</table>
D1.16 System calls

A system call is generated by the execution of an SVC, HVC, or SMC instruction:

- By default, the execution of an SVC instruction generates a Supervisor Call, a synchronous exception that targets EL1. This provides a mechanism for software executing at EL0 to make a call to an operating system or other software executing at EL1.

- In an implementation that includes EL2, the execution of an HVC instruction generates a Hypervisor Call, a synchronous exception that targets EL2 by default.

The HVC instruction is UNDEFINED:
- At EL0.
- At EL1 in Secure state.

Note
Software executing at EL0 cannot directly generate a Hypervisor Call.

- In an implementation that includes EL3, by default the execution of an SMC instruction generates a Secure Monitor Call, a synchronous exception that targets EL3.

The SMC instruction is UNDEFINED at EL0, meaning software executing at EL0 cannot directly generate a Secure Monitor Call.

The default behavior applies when the instruction is not UNDEFINED and both of the following are true:

- The instruction is executed at an Exception level that is the same as or lower than the target Exception level.
- The instruction is not trapped to a different Exception level.

If an SVC or HVC instruction is executed at an Exception level that is higher than the target Exception then it generates a synchronous exception that is taken to the current Exception level.

EL2 and EL3 can disable Hypervisor Call exceptions, see:

- Disabling Non-secure state execution of HVC instructions on page D1-1574.
- Enabling EL3, EL2, and Non-secure EL1 execution of HVC instructions on page D1-1592.

EL2 can trap use of the SMC instruction, see Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578.

EL3 can disable Secure Monitor Call exceptions, see Disabling EL3, EL2, and EL1 execution of SMC instructions on page D1-1593.

D1.16.1 Pseudocode description of system calls

The AArch64.CallSupervisor() pseudocode function performs an SVC call in AArch64 state.

The AArch64.CallHypervisor() pseudocode function performs an HVC call in AArch64 state.

The AArch64.CallSecureMonitor() pseudocode function performs an SMC call in AArch64 state.

The AArch64.CallSupervisor(), AArch64.CallHypervisor(), and AArch64.CallSecureMonitor() functions are described in Chapter J1 ARMv8 Pseudocode.
D1.17 Mechanisms for entering a low-power state

The ARM architecture provides mechanisms that software can use to indicate that the PE can enter a low-power state, if it supports that state. The following sections describe those mechanisms:

- Wait for Event mechanism and Send event.
- Wait For Interrupt on page D1-1602.

D1.17.1 Wait for Event mechanism and Send event

A PE can use the Wait for Event (WFE) mechanism to enter a low-power state, depending on the value of an Event Register for that PE. To enter the low-power state, the PE executes a Wait For Event instruction, WFE, and if the Event Register is clear, the PE can enter the low-power state.

If the PE does enter the low-power state, it remains in that low-power state until it receives a WFE wake-up event.

The architecture does not define the exact nature of the low-power state, except that the execution of a WFE instruction must not cause a loss of memory coherency.

WFE mechanism behavior depends on the interaction of all of the following, that are described in the subsections that follow:

- The Event Register for the PE. See subsection The Event Register on page D1-1600.
- The Wait For Event instruction, WFE. See subsection The Wait For Event instruction on page D1-1600.
- WFE wake-up events. See subsection WFE wake-up events in AArch64 state on page D1-1601
- The Send Event instructions, SEV and SEVL that can cause WFE wake-up events. See subsection The Send Event instructions on page D1-1601.

Note

Because the Wait for Event mechanism is associated with suspending execution on a PE for the purpose of power saving, ARM recommends that the Event Register is set only infrequently. However, software must only use the setting of the Event Register as a hint, and must not assume that any particular message is sent as a result of the setting of the Event Register.

Example D1-2 describes how a spinlock implementation might use the WFE mechanism to save energy.

Example D1-2 Spinlock as an example of using Wait For Event and Send Event

A multiprocessor operating system requires locking mechanisms to protect data structures from being accessed simultaneously by multiple PEs. These mechanisms prevent the data structures becoming inconsistent or corrupted if different PEs try to make conflicting changes. If a lock is busy, because a data structure is being used by one PE, it might not be practical for another PE to do anything except wait for the lock to be released. For example, if a PE is handling an interrupt from a device, it might need to add data received from the device to a queue. If another PE is removing data from the same queue, it will have locked the memory area that holds the queue. The first PE cannot add the new data until the queue is in a consistent state and the second PE has released the lock. The first PE cannot return from the interrupt handler until the data has been added to the queue, so it must wait.

Typically, a spin-lock mechanism is used in these circumstances:

- A PE requiring access to the protected data attempts to obtain the lock using single-copy atomic synchronization primitives such as the Load-Exclusive and Store-Exclusive operations described in Synchronization and semaphores on page B2-108.
- If the PE obtains the lock it performs its memory operation and then releases the lock.
- If the PE cannot obtain the lock, it reads the lock value repeatedly in a tight loop until the lock becomes available. When the lock becomes available, the PE again attempts to obtain it.
A spin-lock mechanism is not ideal for all situations:

- In a low-power system the tight read loop is undesirable because it uses energy to no effect.
- In a multiprocessor system the execution of spin-locks by multiple waiting PEs can degrade overall performance.

Using the Wait For Event and Send Event mechanism can improve the energy efficiency of a spinlock:

- A PE that fails to obtain a lock executes a WFE instruction to request entry to a low-power state, at the time when the exclusive monitor is set holding the address of the location holding the lock.
- When a PE releases a lock, the write to the lock location causes the exclusive monitor of any PE monitoring the lock location to be cleared. This clearing of the exclusive monitors generates a WFE wake-up event for each of those PEs. Then, these PEs can attempt to obtain the lock again.

For large systems, more advanced locking systems, such as ticket locks, can avoid unfairness caused by having multiple PEs simultaneously reading the lock. In such systems, the WFE mechanism can be used in a similar way to monitor the next ticket value.

---

**The Event Register**

The Event Register is a single bit register for each PE. When set, an Event Register indicates that an event has occurred since the register was last cleared, that might require some action by the PE. Therefore, when the Event Register is set, the PE must not suspend operation on executing a WFE instruction.

The reset value of the Event Register is UNKNOWN.

The Event Register for a PE is set by any of the following:

- A Send Event instruction, SEV, executed by any PE in the system.
- A Send Event Local instruction, SEVL, executed by the PE.
- An exception return.
- The clearing of the global monitor for the PE.
- An event from a Generic Timer event stream, see Event streams on page D6-1882.
- An event sent by some IMPLEMENTATION DEFINED mechanism.

The Event Register is cleared only by a Wait For Event instruction.

---

**Note**

Software cannot read or write the value of the Event Register directly.

---

**The Wait For Event instruction**

The action of the Wait For Event instruction, WFE, depends on the state of the Event Register:

- If the Event Register is set, the instruction clears the register and completes immediately.
- If the Event Register is clear the PE can suspend execution and enter a low-power state. It remains in that state until the PE detects a WFE wake-up event, or earlier if the implementation chooses, or a until a reset. When the PE detects a WFE wake-up event, or earlier if chosen, the WFE instruction completes. If the wake-up event sets the Event Register, it is IMPLEMENTATION DEFINED whether on restarting execution, the Event Register is cleared.

The WFE instruction is available at all Exception levels. Attempts to enter a low-power state made by software executing at EL0, EL1, or EL2 might be trapped to a higher Exception level. See:

- Traps to EL1 of EL0 execution of WFE and WFI instructions on page D1-1565.
- Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page D1-1581.
- Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions on page D1-1591.
Software using the Wait For Event mechanism must tolerate spurious wake-up events, including multiple wake-ups.

**WFE wake-up events in AArch64 state**

The following are WFE wake-up events:

- The execution of an SEV instruction on any PE in the multiprocessor system.
- Any physical SError interrupt, IRQ interrupt, or FIQ interrupt received by the PE, that is not disabled by EDSCR.INTdis and:
  - Is marked as A in the tables in *Asynchronous exception masking on page D1-1557*, regardless of the value of the corresponding PSTATE.\{A, I, F\} mask bit.
  - Is marked as B in the tables in *Asynchronous exception masking on page D1-1557*, if the value of the corresponding PSTATE.\{A, I, F\} mask bit is 0.
- In Non-secure EL1 or EL0, any virtual SError interrupt, IRQ interrupt, or FIQ interrupt received by the PE, that is not disabled by EDSCR.INTdis and is marked as B in *Table D1-18 on page D1-1559 in Virtual interrupts on page D1-1558*, if the value of the corresponding PSTATE.\{A, I, F\} mask bit is 0.
- An asynchronous External Debug Request debug event, if halting is allowed. For the definition of *halting is allowed* see *Halting allowed and halting prohibited on page H2-4845*. See also *External Debug Request debug event on page H3-4900*.
- An event sent by the timer event stream for the PE. See *Event streams on page D6-1882*.
- An event caused by the clearing of the global monitor for the PE.
- An event sent by some IMPLEMENTATION DEFINED mechanism.

Not all of these wake-up events set the Event Register.

**Note**

The disabling of interrupts, and WFE wake-up events, by EDSCR.INTdis is possible only when external debug is enabled.

**The Send Event instructions**

The Send Event instructions are:

- **SEV, Send Event**
  This causes an event to be signaled to all PEs in the multiprocessor system.

- **SEVL, Send Event Local**
  This must set the local Event Register.

**Note**

It might signal an event to other PEs by some IMPLEMENTATION DEFINED mechanism, but is not required to do so.

The mechanism that signals an event to other PEs is IMPLEMENTATION DEFINED. The PE is not required to guarantee the ordering of this event with respect to the completion of memory accesses by instructions before the SEV instruction. Therefore, ARM recommends that software includes a DSB instruction before any SEV instruction.
Note

A DSB instruction ensures that no instructions, including any SEV instructions, that appear in program order after the DSB instruction, can execute until the DSB instruction has completed. See Data Synchronization Barrier (DSB) on page B2-89.

The SEVL instruction appears to execute in program order relative to any subsequent WFE instruction executed on the same PE, without the need for any explicit insertion of barrier instructions.

The receipt of a signaled SEV or SEVL event by a PE sets the Event Register on that PE.

The SEV and SEVL instructions are available at all Exception levels.

Pseudocode description of the Wait For Event mechanism

This section identifies pseudocode functions that describe the behavior of the Wait For Event mechanism.

The ClearEventRegister() pseudocode function clears the Event Register of the current PE.

The EventRegistered() pseudocode function returns TRUE if the Event Register of the current PE is set and FALSE if it is clear.

The WaitForEvent() pseudocode function optionally suspends execution until a WFE wake-up event or reset occurs, or until some earlier time if the implementation chooses. It is IMPLEMENTATION DEFINED whether restarting execution after the period of suspension causes ClearEventRegister() to be called.

The SendEvent() pseudocode function sets the Event Register of every PE in the multiprocessor system.

The EventRegisterSet() pseudocode function sets the event register for the local PE.

D1.17.2 Wait For Interrupt

Software can use the Wait for Interrupt (WFI) instruction to cause the PE to enter a low-power state. The PE then remains in that low-power state until it receives a WFI wake-up event, or until some other IMPLEMENTATION DEFINED reason causes it to leave the low-power state. The architecture permits a PE to leave the low-power state for any reason, but requires that it must leave the low-power state on receipt of any architected WFI wake-up event.

Note

Because the architecture permits a PE to leave the low-power state for any reason, it is permissible for a PE to treat WFI as a NOP, but this is not recommended for lowest power operation.

When the PE leaves a low-power state that was entered as a result of a WFI instruction, that WFI instruction completes.

The architecture does not define the exact nature of the low-power state, except that the execution of a WFI instruction must not cause a loss of memory coherency.

Attempts to enter a low-power state made by software executing at EL0, EL1, or EL2 might be trapped to a higher Exception level. See:

- Traps to EL1 of EL0 execution of WFE and WFI instructions on page D1-1565.
- Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page D1-1581.
- Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions on page D1-1591.

WFI wake-up events

The following are WFI wake-up events:

- Any physical SError interrupt, IRQ interrupt, or FIQ interrupt received by the PE, that is marked as A as B in the tables in Asynchronous exception masking on page D1-1557, regardless of the value of the corresponding PSTATE.\{A, I, F\} mask bit.
• In Non-secure EL1 or EL0, any virtual SError interrupt, IRQ interrupt, or FIQ interrupt received by the PE, that is marked as B in Table D1-18 on page D1-1559 in Virtual interrupts on page D1-1558, regardless of the value of the corresponding PSTATE.\{A, I, F\} mask bit.

• An asynchronous External Debug Request debug event, if halting is allowed. For the definition of halting is allowed see Halting allowed and halting prohibited on page H2-4845.

See also External Debug Request debug event on page H3-4900.

• An event sent by some IMPLEMENTATION DEFINED mechanism.

--- Note ---

• WFI wake-up events are never disabled by EDSCR.INTdis, and are never masked by the PSTATE.\{A, I, F\} mask bits. If wake-up is invoked by an interrupt that is disabled or masked the interrupt is not taken.

• Because debug events are WFI wake-up events, ARM recommends that Wait For Interrupt is used as part of an idle loop rather than waiting for a single specific interrupt event to occur and then moving forward. This ensures that the intervention of debug while waiting does not significantly change the function of the program being debugged.

• Some implementations of the WFI mechanism drain down any pending memory activity before suspending execution. This increases power saving, by increasing the area over which clocks can be stopped. The architecture does not require this operation, therefore software must not rely on the WFI mechanism operating in this way.

---

Using WFI to indicate an idle state on bus interfaces

Software can use the WFI mechanism to force quiescence on a PE, and, combined with preventing any possible WFI wakeup events, this can be used to complete an entry into a powerdown state.

Because mechanisms for entering powerdown states are inherently IMPLEMENTATION DEFINED, whether an implementation uses the WFI mechanism is IMPLEMENTATION DEFINED. If it does, the WFI instruction forces the suspension of execution, and of all associated bus activity.

The control logic that does this also tracks the activity on the bus interfaces of the PE, so that when the PE has completed all current operations and any associated bus activity has completed, it can signal to an external power controller that there is no ongoing bus activity.

However, the PE must continue to process memory-mapped and external debug interface accesses to debug registers when in the WFI state. The indication of idle state to the system normally only applies to the non-debug functional interfaces used by the PE, not the debug interfaces.

When the OS Double Lock control, OSDLR_EL1.DLK, is 1, the PE must not signal this idle state to the control logic unless it can also guarantee that the debug interface is idle. For more information about the OS Double Lock, see Debug behavior when the OS Double Lock is locked on page H6-4953.

--- Note ---

In a PE that implements separate core and debug power domains, the debug interface referred to in this section is the interface between the core and debug power domains, since the signal to the power controller indicates that the core power domain is idle. For more information about the power domains see Power domains and debug on page H6-4945.

The exact nature of this interface is IMPLEMENTATION DEFINED, but the use of Wait For Interrupt as the only architecturally-defined mechanism that completely suspends execution makes it very suitable as the preferred powerdown entry mechanism.

Pseudocode description of Wait For Interrupt

The WaitForInterrupt() pseudocode function optionally suspends execution until a WFI wake-up event or reset occurs, or until some earlier time if the implementation chooses.
D1.18 Self-hosted debug

The ARMv8-A architecture supports both of the following:

Self-hosted debug

The PE itself hosts a debugger. The debugger programs the PE to generate debug exceptions. Debug exceptions are accommodated in the ARMv8-A Exception model.

External debug

The PE is controlled by an external debugger. The debugger programs the PE to generate Debug events, that cause the PE to enter Debug state. In Debug state, the PE is halted.

This section describes self-hosted debug. It includes:

• Debug exceptions.
• The PSTATE debug mask bit, D.

For external debug, see part E.

D1.18.1 Debug exceptions

Debug exceptions occur during normal program flow, if a debugger has programmed the PE to generate them.

For example, a software developer might use a debugger contained in an operating system to debug an application. To do this, the debugger might enable one or more debug exceptions.

The possible debug exceptions are:

• Breakpoint Instruction exceptions.
• Breakpoint exceptions.
• Watchpoint exceptions.
• Vector Catch exceptions.
• Software Step exceptions.

Chapter D2 AArch64 Self-hosted Debug describes these in detail for AArch64.

For the PE to generate a debug exception requires that:

• The debug exception is enabled. The debug exception enable controls on page D2-1630 gives the controls for the different debug exceptions.

• Debug exceptions are enabled from the current Exception level and Security state. See Enabling debug exceptions from the current Exception level and Security state on page D2-1633.

Debug exceptions are synchronous exceptions, and are accommodated in the ARMv8 Exception model.

Note

Breakpoints and Watchpoints can cause entry to Debug state instead of causing debug exceptions. See Chapter H1 About External Debug.

D1.18.2 The PSTATE debug mask bit, D

As with all other exceptions, when a debug exception is taken, software must take care to avoid generating another instance of an exception within the exception handler, to avoid recursive entry into the exception handler and loss of return state.

To help avoid this, the ARMv8 architecture provides a debug exception mask bit, PSTATE.D, that can mask Watchpoint, Breakpoint, and Software Step exceptions when the target Exception level is the current Exception level.
PSTATE.D is set to 1 on taking an exception. This means that while handling an exception in AArch64 state, Watchpoint, Breakpoint, and Software Step exceptions are masked. This prevents recursive entry at the Exception level that debug exceptions are targeted to.

When execution is in AArch64 state, debug exceptions are also masked implicitly when the target Exception level is lower than the current Exception level.

When the target Exception level is higher than the current Exception level, debug exceptions cannot be masked by PSTATE.D.

Because debug exceptions are synchronous, the architecture requires that debug exceptions are not generated when PSTATE.D is 1. By preventing debug exception generation, debug exceptions cannot be taken at a subsequent time when the Process state D mask bit is cleared to 0.

Note
This differs from the behavior for interrupts, where the PSTATE.{A, I, F} mask has the effect of preventing the interrupt from being taken, but instead the interrupt remains pending.
D1.19 The Performance Monitors Extension

The System registers provide access to a Performance Monitors Unit (PMU), defined as the optional Performance Monitors Extension to the architecture, a non-invasive debug resource that provides information about the operation of the PE. The PMU provides:

- A 64-bit cycle counter.
- An implementation-defined number of 32-bit event counters. Each event counter can be configured to count occurrences of a specified event. The events that can be counted are:
  - Architectural and microarchitectural events that are likely to be consistent across many microarchitectures. The PMU architecture uses event numbers to identify an event, and the PMU specification defines which event number must be used for each of these architectural and microarchitectural events.
  - Implementation-specific events. The PMU specification reserves event numbers for implementation-specific events. See Appendix K3 Recommendations for Performance Monitors Event Numbers for Implementation-Defined Events.

For more information, see Chapter D5 The Performance Monitors Extension.
D1.20 Interprocessing

Interprocessing is the term used to describe moving between the AArch64 and AArch32 Execution states.

The Execution state can change only on a change of Exception level. This means that the Execution state can change only on taking an exception to a higher Exception level, or returning from an exception to a lower Exception level.

On taking an exception to a higher Exception level, the Execution state either:
• Remains unchanged.
• Changes from AArch32 state to AArch64 state.

On returning from an exception to a lower Exception level, the Execution state either:
• Remains unchanged.
• Changes from AArch64 state to AArch32 state.

Note
If, on taking or returning from an exception, the Exception level remains the same, the Execution state cannot change.

For the description of:
• Exception entry to an Exception level using AArch64, see Exception entry on page D1-1521.
• Exception return from an Exception level using AArch64 state, see Exception return on page D1-1536.
• Exception return to AArch32 state, see Exception return to an Exception level using AArch32 on page G1-3834.

Note
The description in Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812 is outside the scope of interprocessing, because such exceptions must have been taken from an Exception level that is using AArch32, and therefore there is no change of Execution state.

The following sections describe the behavior associated with interprocessing.
• Register mappings between AArch32 state and AArch64 state.
• State of the general-purpose registers on taking an exception to AArch64 state on page D1-1616.
• SPSR, ELR, and AArch64 SP relationships on changing Execution state on page D1-1617.

D1.20.1 Register mappings between AArch32 state and AArch64 state

This section defines the architectural mappings between AArch32 state registers and AArch64 state registers.

The mappings describe:
• For exceptions taken from AArch32 state to AArch64 state, where the AArch32 register content is found.
• For exception returns from AArch64 state to AArch32 state, how the AArch32 register content is derived.

The general model is:
• The AArch32 register contents are situated in the bottom 32 bits of the AArch64 registers.
• In AArch32 state, the upper 32 bits of AArch64 registers are inaccessible and are ignored.

Note
System software that executes in AArch64 state, such as an OS or Hypervisor, can use these mappings for context save and restore, or to interpret and modify the AArch32 registers of an application or virtual machine.
For more information see the following subsections:

- Mapping of the general-purpose registers between the Execution states.
- Mapping of the SIMD and floating-point registers between the Execution states on page D1-1609.
- Mapping of the System registers between the Execution states on page D1-1610.

**Mapping of the general-purpose registers between the Execution states**

Table D1-80 shows how each of the AArch32 general-purpose registers, R0-R12, SP, and LR, including the banked copies of these registers, maps to an AArch64 general-purpose register. A register in the **AArch64 register** column of the table provides the AArch64 view of the corresponding register in the **AArch32 register** column.

--- **Note** ---

For some exceptions, the exception syndrome given in the ESR_ELx identifies one or more register numbers from the issued instruction that generated the exception. Where the exception is taken from an Exception level using AArch32 these register numbers give the AArch64 view of the register. For example, if an exception is taken from AArch32 Abort mode, and the faulting instruction specified R14, the ESR_ELx.ISS field would report this using the EC value 0b10100, because register X20 provides the AArch64 view of LR_abt. which is the copy of R14 used in Abort mode.

---

**Table D1-80 General-purpose register mapping between AArch32 state and AArch64 state**

<table>
<thead>
<tr>
<th>AArch32 register</th>
<th>AArch64 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>X0</td>
</tr>
<tr>
<td>R1</td>
<td>X1</td>
</tr>
<tr>
<td>R2</td>
<td>X2</td>
</tr>
<tr>
<td>R3</td>
<td>X3</td>
</tr>
<tr>
<td>R4</td>
<td>X4</td>
</tr>
<tr>
<td>R5</td>
<td>X5</td>
</tr>
<tr>
<td>R6</td>
<td>X6</td>
</tr>
<tr>
<td>R7</td>
<td>X7</td>
</tr>
<tr>
<td>R8_usr</td>
<td>X8</td>
</tr>
<tr>
<td>R9_usr</td>
<td>X9</td>
</tr>
<tr>
<td>R10_usr</td>
<td>X10</td>
</tr>
<tr>
<td>R11_usr</td>
<td>X11</td>
</tr>
<tr>
<td>R12_usr</td>
<td>X12</td>
</tr>
<tr>
<td>SP_usr</td>
<td>X13</td>
</tr>
<tr>
<td>LR_usr</td>
<td>X14</td>
</tr>
<tr>
<td>SP_hyp</td>
<td>X15</td>
</tr>
<tr>
<td>LR_irq</td>
<td>X16</td>
</tr>
<tr>
<td>SP_irq</td>
<td>X17</td>
</tr>
<tr>
<td>LR_sve</td>
<td>X18</td>
</tr>
</tbody>
</table>
Note

For a description of the banking of AArch32 general-purpose registers R8-R12, SP, and LR, see AArch32
general-purpose registers, the PC, and the Special-purpose registers on page G1-3801.

Mapping of the SIMD and floating-point registers between the Execution states

Table D1-81 shows the mapping between the AArch64 V registers and the AArch32 Q registers.

Table D1-81  SIMD and floating-point register mapping between AArch64 state and AArch32 state

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>V0</td>
<td>Q0</td>
</tr>
<tr>
<td>V1</td>
<td>Q1</td>
</tr>
<tr>
<td>V2</td>
<td>Q2</td>
</tr>
<tr>
<td>V15</td>
<td>Q15</td>
</tr>
</tbody>
</table>

The AArch64 registers V16-V31 are not accessible from AArch32 state.

The mapping between the V, D, and S registers in AArch64 state is not the same as the mapping between the Q, D, and S registers in AArch32 state:

- In AArch64 state, there are:
  - 32 64-bit D registers, D0-D31.
  - 32 32-bit S registers, S0-S31.
A smaller register occupies the least-significant bytes of the corresponding larger register. For example, S5 is the least-significant word of D5 and V5. Figure D1-3 shows this mapping.

Figure D1-3 AArch64 state SIMD and floating-point register mappings

- In AArch32 state, there are:
  - 16 128-bit Q registers, Q0-Q15.
  - 32 64-bit D registers, D0-D31.
  - 32 32-bit S registers, S0-S31.

Smaller registers are packed into larger registers. Figure D1-4 shows this mapping.

Figure D1-4 AArch32 state SIMD and floating-point register mappings

In AArch32 state:
- There are no S registers that correspond to Q8-Q15.
- D16-D31 pack into Q8-Q15. For example, D16 and D17 pack into Q8.

Note

A consequence of this mapping is that if software executing in AArch64 state interprets D or S registers from AArch32 state, it must unpack the D or S registers from the V registers before it uses them.

Mapping of the System registers between the Execution states

ARMv8 architecturally defines the relationship between the AArch64 System registers and the AArch32 System registers, to allow supervisory code such as a hypervisor, that is executing in AArch64 state, to save, restore, and interpret the System registers belonging to a lower Exception level that is using AArch32.

Any modifications made to AArch32 System registers affects only those parts of those AArch64 registers that are mapped to the AArch32 System registers. Bits[63:32] of AArch64 registers, where they are not mapped to AArch32 registers, are unchanged by AArch32 state execution.

Note

This model is different to the model for the general-purpose registers described in Mapping of the general-purpose registers between the Execution states on page D1-1608. In this model, there are several cases where two AArch32 System registers are packed into a single AArch64 System register.

When EL3 is implemented and is using AArch32, some System registers are banked between the two Security states. When a register is banked in this way, there is an instance of the register in Secure state, and another instance of the register in Non-secure state. In Table D1-82 on page D1-1611 these banked registers are identified by footnote. This banking is not supported when EL3 is using AArch64 or if EL3 is not implemented. This means that when EL3 is implemented and is using AArch64, exactly the same registers are accessed in the following states:
- Secure EL1 with EL1 using AArch32.
- Non-secure EL1 with EL1 using AArch32.
This means that, architecturally, it is not possible to determine whether an AArch64 register is mapped onto the Secure instance of the corresponding AArch32 register, or onto the Non-secure instance of that register. When EL3 is using AArch64, the interrupt asserted by the AArch64 CNTP_* timer is the same interrupt as is asserted by the Non-secure AArch32 CNTP_* timer when EL3 is using AArch32.

**Note**

Although the architecture does not require this, because it is not architecturally visible, ARM expects that implementations will map many of the AArch64 registers for use by EL3 to the Secure instances of the banked AArch32 registers, and will map many of the AArch64 registers for use by EL1 to the Non-secure instances of the banked AArch32 registers. However, if EL2 and EL3 are implemented and both support use of AArch32, this is not possible for the following registers:

- **IFAR** This is because when EL3 is using AArch32, HIFAR is an alias of the Secure IFAR.
- **DFAR** This is because when EL3 is using AArch32, HDFAR is an alias of the Secure DFAR.

Table D1-82 shows the mappings between the writable AArch64 System registers and the AArch32 System registers.

**Table D1-82 Mapping of writable AArch64 System registers to the AArch32 System registers**

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL1</td>
<td>ACTLR a, and, if implemented, ACTLR2 a.</td>
</tr>
<tr>
<td>AFSR0_EL1</td>
<td>ADFSR a</td>
</tr>
<tr>
<td>AFSR1_EL1</td>
<td>AIFSR a</td>
</tr>
<tr>
<td>AMAIR_EL1[31:0]</td>
<td>AMAIR0 a</td>
</tr>
<tr>
<td>AMAIR_EL1[63:32]</td>
<td>AMAIR1 a</td>
</tr>
<tr>
<td>CONTEXTIDR_EL1</td>
<td>CONTEXTIDR a</td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>CPACR</td>
</tr>
<tr>
<td>CSSEL_R_EL1</td>
<td>CSSEL_R a</td>
</tr>
<tr>
<td>DACR32_EL2</td>
<td>DACR a</td>
</tr>
<tr>
<td>FAR_EL1[31:0]</td>
<td>DFAR a</td>
</tr>
<tr>
<td>ESR_EL1</td>
<td>DFSR a</td>
</tr>
<tr>
<td>HACR_EL2</td>
<td>HACR</td>
</tr>
<tr>
<td>ACTLR_EL2</td>
<td>HACTLR and, if implemented, HACTLR2.</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>HADFSR</td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>HAIFSR</td>
</tr>
<tr>
<td>AMAIR_EL2[31:0]</td>
<td>HAMAIR0</td>
</tr>
<tr>
<td>AMAIR_EL2[63:32]</td>
<td>HAMAIR1</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>HCPTR</td>
</tr>
<tr>
<td>HCR_EL2[31:0]</td>
<td>HCR</td>
</tr>
<tr>
<td>HCR_EL2[63:32]</td>
<td>HCR2</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>HDCR</td>
</tr>
</tbody>
</table>
### Table D1-82 Mapping of writable AArch64 System registers to the AArch32 System registers

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAR_EL2[31:0]</td>
<td>HDFAR</td>
</tr>
<tr>
<td>FAR_EL2[63:32]</td>
<td>HIFAR</td>
</tr>
<tr>
<td>MAIR_EL2[31:0]</td>
<td>HMAIR0</td>
</tr>
<tr>
<td>MAIR_EL2[63:32]</td>
<td>HMAIR1</td>
</tr>
<tr>
<td>HPFAR_EL2[31:0]</td>
<td>HPFAR</td>
</tr>
<tr>
<td>SCTLR_EL2</td>
<td>HSCTLR</td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>HSR</td>
</tr>
<tr>
<td>HSTR_EL2</td>
<td>HSTR</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>HTCR</td>
</tr>
<tr>
<td>TPIDR_EL2[31:0]</td>
<td>HTPIDR</td>
</tr>
<tr>
<td>TTBR0_EL2</td>
<td>HTTBR</td>
</tr>
<tr>
<td>VBAR_EL2[31:0]</td>
<td>HVBAR</td>
</tr>
<tr>
<td>FAR_EL1[63:32]</td>
<td>IFAR&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>IFSR32_EL2</td>
<td>IFSR&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>MAIR_EL1[63:32]</td>
<td>NMRR or MAIR1&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>PAR_EL1</td>
<td>PAR&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>MAIR_EL1[31:0]</td>
<td>PRRR or MAIR0&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>RMR_EL1</td>
<td>RMR (at EL1)</td>
</tr>
<tr>
<td>RMR_EL2</td>
<td>HRMR</td>
</tr>
<tr>
<td>RMR_EL3</td>
<td>RMR (at EL3)</td>
</tr>
<tr>
<td>SCTLR_EL1</td>
<td>SCTLR&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>SDER32_EL3</td>
<td>SDER</td>
</tr>
<tr>
<td>TPIDR_EL1[31:0]</td>
<td>TPIDPRW&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>TPIDRRO_EL0[31:0]</td>
<td>TPIDRIVO&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>TPIDR_EL0[31:0]</td>
<td>TPIDRURW&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>TCR_EL1[31:0]</td>
<td>TTBCR&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>TTBR0_EL1</td>
<td>TTBR0&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>TTBR1_EL1</td>
<td>TTBR1&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>VBAR_EL1[31:0]</td>
<td>VBAR&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>VMPIDR_EL2[31:0]</td>
<td>VMPIDR</td>
</tr>
<tr>
<td>VPIDR_EL2</td>
<td>VPIDR</td>
</tr>
<tr>
<td>VTCR_EL2</td>
<td>VTCR</td>
</tr>
</tbody>
</table>
### Table D1-82 Mapping of writable AArch64 System registers to the AArch32 System registers

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>VTTBR_EL2</td>
<td>VTTBR</td>
</tr>
</tbody>
</table>

**Timer registers**

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTFRQ_EL0</td>
<td>CNTFRQ</td>
</tr>
<tr>
<td>CNTHCTL_EL2</td>
<td>CNTHCTL</td>
</tr>
<tr>
<td>CNTHP_CTL_EL2</td>
<td>CNTHP_CTL</td>
</tr>
<tr>
<td>CNTHP_CVAL_EL2[63:0]</td>
<td>CNTHP_CVAL</td>
</tr>
<tr>
<td>CNTHP_TVAL_EL2</td>
<td>CNTHP_TVAL</td>
</tr>
<tr>
<td>CNTKCTL_EL1</td>
<td>CNTKCTL</td>
</tr>
<tr>
<td>CNTP_CTL_EL0</td>
<td>CNTP_CTL&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>CNTP_CVAL_EL0[63:0]</td>
<td>CNTP_CVAL&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>CNTP_TVAL_EL0</td>
<td>CNTP_TVAL&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>CNTPCT_EL0[63:0]</td>
<td>CNTPCT</td>
</tr>
<tr>
<td>CNTV_CTL_EL0</td>
<td>CNTV_CTL</td>
</tr>
<tr>
<td>CNTV_CVAL_EL0[63:0]</td>
<td>CNTV_CVAL</td>
</tr>
<tr>
<td>CNTV_TVAL_EL0</td>
<td>CNTV_TVAL</td>
</tr>
<tr>
<td>CNTVCT_EL0[63:0]</td>
<td>CNTVCT</td>
</tr>
<tr>
<td>CNTVOFF_EL2[63:0]</td>
<td>CNTVOFF</td>
</tr>
</tbody>
</table>

**Debug System registers**

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;</td>
</tr>
<tr>
<td>DBGVVR&lt;n&gt;_EL1[31:0]</td>
<td>DBGVVR&lt;n&gt;</td>
</tr>
<tr>
<td>DBGVVR&lt;n&gt;_EL1[63:32]</td>
<td>DBGVVRX&lt;n&gt;</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET</td>
</tr>
<tr>
<td>DBGDTR_EL0</td>
<td>DBGDTRXInt or the DBGDTRXInt</td>
</tr>
<tr>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRXInt</td>
</tr>
<tr>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRXInt</td>
</tr>
<tr>
<td>DBGPRCR_EL1</td>
<td>DBGPRCR</td>
</tr>
<tr>
<td>DBGVC32_EL2</td>
<td>DBGVC32</td>
</tr>
<tr>
<td>DBGWCR&lt;n&gt;_EL1</td>
<td>DBGWCR&lt;n&gt;</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;_EL1[31:0]</td>
<td>DBGWVR&lt;n&gt;</td>
</tr>
<tr>
<td>ID_DFR0_EL1[31:0]</td>
<td>ID_DFR0</td>
</tr>
</tbody>
</table>
Table D1-82 Mapping of writable AArch64 System registers to the AArch32 System registers

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDCCSR_EL0&lt;sup&gt;b&lt;/sup&gt;</td>
<td>DBGDSRInt&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>HDCR</td>
</tr>
<tr>
<td>MDRAR_EL1</td>
<td>DBGDRAR</td>
</tr>
<tr>
<td>MDSCR_EL1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>DBGDSRext&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>OSDLR_EL1</td>
<td>DBGOSDLR</td>
</tr>
<tr>
<td>OSDTRRX_EL1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>DBGDTRRXext&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>OSDTRTX_EL1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>DBGDTRTXext&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>OSECCR_EL1</td>
<td>DBGOSECCR</td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>DBGOSLAR</td>
</tr>
<tr>
<td>OSLSR_EL1</td>
<td>DBGOSLSR</td>
</tr>
<tr>
<td>SDER32_EL3</td>
<td>SDER</td>
</tr>
</tbody>
</table>

Performance Monitors System registers

<table>
<thead>
<tr>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCCNTR_EL0&lt;sub&gt;[31:0]&lt;/sub&gt;</td>
<td>PMCCNTR (MRC/MCR)</td>
</tr>
<tr>
<td>PMCEID0_EL0</td>
<td>PMCEID0</td>
</tr>
<tr>
<td>PMCEID1_EL0</td>
<td>PMCEID1</td>
</tr>
<tr>
<td>Pmcn-placeholder</td>
<td>PMCn-placeholder</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>PMCn-placeholder</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>PMINTENSET</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>PMCR</td>
</tr>
<tr>
<td>Pm-Placeholder</td>
<td>Pm-Placeholder</td>
</tr>
<tr>
<td>PMEVCNTR&lt;sub&gt;&lt;n&gt;&lt;/sub&gt;_EL0</td>
<td>PMEVCNTR&lt;sub&gt;&lt;n&gt;&lt;/sub&gt;</td>
</tr>
<tr>
<td>PMEVTYPER&lt;sub&gt;&lt;n&gt;&lt;/sub&gt;_EL0</td>
<td>PMEVTYPER&lt;sub&gt;&lt;n&gt;&lt;/sub&gt;</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>PMINTENCLR</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>PMINTENSET</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>PMOVSR</td>
</tr>
<tr>
<td>PMOVSET_EL0</td>
<td>PMOVSET</td>
</tr>
<tr>
<td>PMSELR_EL0</td>
<td>PMSELR</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>PMSWINC</td>
</tr>
<tr>
<td>PMUSERENR_EL0</td>
<td>PMUSERENR</td>
</tr>
<tr>
<td>PMXEVCNTR_EL0</td>
<td>PMXEVCNTR</td>
</tr>
<tr>
<td>PMXEVTPYER_EL0</td>
<td>PMXEVTPYER</td>
</tr>
</tbody>
</table>

a. AArch32 registers that are banked if EL3 is using AArch32.
b. These registers have overlapping register content. One or more bits of one register appear in the other register.
There are a small number of AArch32 System registers that are not mapped to any AArch64 System registers. The AArch64 registers listed in Table D1-83 can be used to access these from a higher Exception level that is using AArch64. The registers shown in the table are UNDEFINED if EL1 cannot use AArch32.

Table D1-83 AArch64 registers for accessing registers that are only used in AArch32 state

<table>
<thead>
<tr>
<th>AArch32 register</th>
<th>AArch64 register for accessing the AArch32 register</th>
<th>Short description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DACR</td>
<td>DACR32_EL2</td>
<td>Domain Access Control Register</td>
</tr>
<tr>
<td>DBGVCR</td>
<td>DBGVCR32_EL2</td>
<td>Debug Vector Catch Register</td>
</tr>
<tr>
<td>FPEXC</td>
<td>FPEXC32_EL2</td>
<td>Floating-Point Exception Control Register</td>
</tr>
<tr>
<td>IFSR</td>
<td>IFSR32_EL2</td>
<td>Instruction Fault Status Register</td>
</tr>
<tr>
<td>SDER</td>
<td>SDER32_EL3</td>
<td>AArch32 Secure Debug Enable Register</td>
</tr>
</tbody>
</table>

Table D1-84 shows the AArch64 System registers that allow access from AArch32 state to the AArch32 ID registers. These AArch64 registers are UNKNOWN if no Exception level can use AArch32.

Table D1-84 AArch64 registers that access the AArch32 ID registers

<table>
<thead>
<tr>
<th>AArch32 register</th>
<th>AArch64 register for accessing the AArch32 register</th>
<th>Short description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID_AFR0</td>
<td>ID_AFR0_EL1</td>
<td>AArch32 Auxiliary Feature Register 0</td>
</tr>
<tr>
<td>ID_DFR0</td>
<td>ID_DFR0_EL1</td>
<td>AArch32 Debug Feature Register 0</td>
</tr>
<tr>
<td>ID_ISAR0</td>
<td>ID_ISAR0_EL1</td>
<td>EL1, AArch32 Instruction Set Attribute Register 0</td>
</tr>
<tr>
<td>ID_ISAR1</td>
<td>ID_ISAR1_EL1</td>
<td>EL1, AArch32 Instruction Set Attribute Register 1</td>
</tr>
<tr>
<td>ID_ISAR2</td>
<td>ID_ISAR2_EL1</td>
<td>EL1, AArch32 Instruction Set Attribute Register 2</td>
</tr>
<tr>
<td>ID_ISAR3</td>
<td>ID_ISAR3_EL1</td>
<td>EL1, AArch32 Instruction Set Attribute Register 3</td>
</tr>
<tr>
<td>ID_ISAR4</td>
<td>ID_ISAR4_EL1</td>
<td>EL1, AArch32 Instruction Set Attribute Register 4</td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td>ID_ISAR5_EL1</td>
<td>EL1, AArch32 Instruction Set Attribute Register 5</td>
</tr>
<tr>
<td>ID_MMFR0</td>
<td>ID_MMFR0_EL1</td>
<td>AArch32 Memory Model Feature Register 0</td>
</tr>
<tr>
<td>ID_MMFR1</td>
<td>ID_MMFR1_EL1</td>
<td>AArch32 Memory Model Feature Register 1</td>
</tr>
<tr>
<td>ID_MMFR2</td>
<td>ID_MMFR2_EL1</td>
<td>AArch32 Memory Model Feature Register 2</td>
</tr>
<tr>
<td>ID_MMFR3</td>
<td>ID_MMFR3_EL1</td>
<td>AArch32 Memory Model Feature Register 3</td>
</tr>
<tr>
<td>ID_MMFR4</td>
<td>ID_MMFR4_EL1</td>
<td>AArch32 Memory Model Feature Register 4</td>
</tr>
<tr>
<td>ID_PFR0</td>
<td>ID_PFR0_EL1</td>
<td>AArch32 PE Feature Register 0</td>
</tr>
<tr>
<td>ID_PFR1</td>
<td>ID_PFR1_EL1</td>
<td>AArch32 PE Feature Register 1</td>
</tr>
</tbody>
</table>
D1.20.2 State of the general-purpose registers on taking an exception to AArch64 state

When an exception is taken from AArch32 state to AArch64 state, the state of a general-purpose register depends on whether, immediately before the exception, the register was accessible from AArch32 state, as follows:

If the general-purpose register was accessible from AArch32 state

The upper 32 bits either become zero, or hold the value that the same architectural register held before any AArch32 execution. The choice between these two options is IMPLEMENTATION DEFINED, and might vary dynamically within an implementation. Correspondingly, software must regard the value as being a CONSTRAINED UNPREDICTABLE choice between these two values.

This behavior applies regardless of whether any execution occurred at the Exception level that was using AArch32. That is, this behavior applies even if AArch32 state was entered by an exception return from AArch64 state, and another exception was immediately taken to AArch64 state without any instruction execution in AArch32 state.

Which general-purpose registers have their upper 32 bits affected in this way depends on both:

- The AArch64 state target Exception level.
- The values of both:
  - SCR_EL3.RW.
  - HCR_EL2.RW or HCR.RW, where HCR.RW is a notional bit that is RES0.

Table D1-85 shows which general-purpose registers can have their upper 32 bits set to zero.

Table D1-85 General-purpose registers that can have their upper 32 bits set to zero on taking an exception to AArch64 state from AArch32 state

<table>
<thead>
<tr>
<th>SCR_EL3.RW</th>
<th>HCR_EL2.RW or HCR.RWa</th>
<th>Registers when the target Exception level is:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>EL3</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X0-X30</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X0-X14, X16-X30</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X0-X14</td>
</tr>
</tbody>
</table>

a. HCR.RW is a notional bit that is RES0.
b. The RW bit values are not valid for the targeted Exception level.
c. Not valid because the RW bit values would imply that EL2 is AArch32 and EL1 is AArch64.

Note
If EL2 is not implemented, or the SCR_EL3.NS or SCR.NS bit prevents its use, then as described in The effects of supporting fewer than four Exception levels on page D1-1621, the behavior is consistent with HCR_EL2.RW taking the value of SCR_EL3.RW.

If the general-purpose register was not accessible from AArch32 state

The general rule is that the register retains the state it had before any AArch32 execution.

There is one exception to this rule, that is when taking an exception to EL3 using AArch64 when either EL2 is not implemented or EL1 is in Secure state. In these cases, the X15 register must be treated as if it is accessible when the value of SCR_EL3.RW is 0, and therefore the upper bits of X15 might either be set to zero or retain their previous value.

Which general-purpose registers retain their state depends on both:

- The AArch64 state target Exception level.
- The values of both:
  - SCR_EL3.RW.
HCR_EL2.RW or HCR.RW, where HCR.RW is a notional bit that is RES0.

Table D1-86 shows which general-purpose registers can retain their state.

### Table D1-86 General-purpose registers that can retain their state on taking an exception to AArch64 from AArch32

<table>
<thead>
<tr>
<th>SCR_EL3.RW</th>
<th>HCR_EL2.RW or HCR.RWa</th>
<th>Registers when the target Exception level is:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>None</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X15, X15, X15-X30</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X15, X15, X15-X30</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X15, X15, X15-X30</td>
</tr>
</tbody>
</table>

a. HCR.RW is a notional bit that is RES0.
b. The RW bit values are not valid for the targeted Exception level.
c. Not valid because the RW bit values would imply that EL2 is AArch32 and EL1 is AArch64.

--- **Note** ---

If EL2 is not implemented, or the SCR_EL3.NS bit prevents its use, then as described in *The effects of supporting fewer than four Exception levels on page D1-1621*, the behavior is consistent with HCR_EL2.RW taking the value of SCR_EL3.RW.

### D1.20.3 SPSR, ELR, and AArch64 SP relationships on changing Execution state

Table D1-87 shows the SPSR and ELR registers that are architecturally mapped between AArch32 state and AArch64 state.

### Table D1-87 SPSR and ELR mappings between AArch32 state and AArch64 state

<table>
<thead>
<tr>
<th>AArch32 register</th>
<th>AArch64 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPSR_svc</td>
<td>SPSR_EL1</td>
</tr>
<tr>
<td>SPSR_hyp</td>
<td>SPSR_EL2</td>
</tr>
<tr>
<td>ELR_hyp</td>
<td>ELR_EL2</td>
</tr>
</tbody>
</table>

On exception entry to EL3 using AArch64 state from an Exception level using AArch32 state, when EL2 has been using AArch32 state, the upper 32-bits of ELR_EL2 are either set to zero or they retain the value before the AArch32 state execution. The implementation determines the choice between these two options, and the choice might vary dynamically within an implementation. Therefore, software must regard the upper 32-bits as being UNKNOWN.

On exception entry to an Exception level using AArch64 state from an Exception level using AArch32 state, the AArch64 Stack Pointers and Exception Link Registers associated with an Exception level that are not accessible during execution in AArch32 state at that Exception level, retain the state that they had before the execution in AArch32 state.

The following AArch32 registers are used only during execution in AArch32 state. However, they retain their state when there is execution at EL1 with EL1 using AArch64 state:

- SPSR_abt
- SPSR_und
- SPSR_irq
• SPSR_fiq.

--- Note ---

• These registers are accessible during execution in AArch64 state at Exception levels higher than EL1, for context switching.

• If EL1 does not support execution in AArch32 state then these registers are RES0.

---

On exception entry to an Exception level using AArch64 from an Exception level using AArch32, the AArch64 Stack Pointers and Exception Link Registers associated with an Exception level that are not accessible during AArch32 execution at that Exception level retain the state that they had before AArch32 execution. This applies to the following registers:

• SP_EL0.
• SP_EL1.
• SP_EL2.
• ELR_EL1.
D1.21 The effect of implementation choices on the programmers’ model

Three of the implementation choices in ARMv8 are:

- The number of Exception levels implemented.
- Which Exception levels support AArch32 and which Exception levels support AArch64.
- Whether SIMD and floating-point support is implemented.

The following subsections give more information about how these choices affect the programmers’ model:

- Implication of Exception levels implemented.
- Support for Exception levels and Execution states on page D1-1620.
- Implementations not including Advanced SIMD and floating-point instructions on page D1-1621.
- The effects of supporting fewer than four Exception levels on page D1-1621.

D1.21.1 Implication of Exception levels implemented

All implementations must include EL0 and EL1.

EL2 and EL3 are optional. The architecture permits all combinations of EL2 and EL3.

See also Implementations not including Advanced SIMD and floating-point instructions on page D1-1621 and The effects of supporting fewer than four Exception levels on page D1-1621.

For an implementation that includes all of the Exception levels Figure D1-5 shows the implemented Exception levels and the possible Execution states at lower Exception levels when EL3 is using AArch64. Figure D1-5 applies regardless of whether EL3 also supports use of AArch32.

![Figure D1-5 ARMv8-A security model when EL3 is using AArch64](image)

The possible combinations of Exception levels are as follows:

- EL0, EL1, and EL2. The implementation supports only Non-secure state.
D1.21 The effect of implementation choices on the programmers' model

- EL0, EL1, and EL3. The implementation does not support Virtualization. The Exception levels and Execution states depend on whether EL3 is using AArch64 state or AArch32 state, as follows:
  - If EL3 is using AArch64, the Exception levels and Execution states are as shown in Figure D1-5 on page D1-1619 with EL2 removed and no Non-secure state virtualization of EL1 and EL0.
  - If EL3 is using AArch32, the Exception levels and Execution states are as shown in Figure G1-1 on page G1-3790 with EL2 removed and no Non-secure state virtualization of EL1 and EL0.
- EL0 and EL1 only. The implementation supports only a single Security state. This might be either Secure state or Non-secure state, see Behavior when only EL1 and EL0 are implemented on page D1-1622.
- EL0, EL1, EL2, and EL3, as described in this section.

For more information, see The effects of supporting fewer than four Exception levels on page D1-1621.

### D1.21.2 Support for Exception levels and Execution states

Subject to the interprocessing rules defined in Interprocessing on page D1-1607, an implementation of the ARM architecture could support:

- AArch64 state only.
- AArch64 and AArch32 states.
- AArch32 state only.

This means the ARMv8-A architecture can, potentially, support implementations with very large number of combinations of Execution state and Exception level. ARM intends to license only a subset of the possible combinations. Table D1-88 shows the combinations of Exception levels and Execution states that are currently licensed.

<table>
<thead>
<tr>
<th>Number of Exception levels</th>
<th>Supported Security states</th>
<th>Exception levels, AArch64 state</th>
<th>Exception levels, AArch32 state</th>
</tr>
</thead>
<tbody>
<tr>
<td>Four</td>
<td>Both</td>
<td>EL3 EL2 EL1 EL0</td>
<td>EL3 EL2 EL1 EL0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes Yes Yes Yes</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes Yes Yes Yes</td>
<td>No No No Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes Yes Yes Yes</td>
<td>No No No No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes Yes Yes Yes</td>
<td>No No No No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No No No No Yes</td>
<td>Yes Yes Yes Yes</td>
</tr>
<tr>
<td>Three</td>
<td>Both</td>
<td>Yes No Yes Yes</td>
<td>Yes No Yes Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes No Yes Yes</td>
<td>No No No No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes No Yes Yes</td>
<td>No No No No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No No No No Yes</td>
<td>Yes No Yes Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No No No No Yes</td>
<td>No No No No</td>
</tr>
<tr>
<td></td>
<td>Non-secure only</td>
<td>No Yes Yes Yes</td>
<td>No No Yes Yes</td>
</tr>
<tr>
<td>Two</td>
<td>Either</td>
<td>No No Yes Yes</td>
<td>No No Yes Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No No Yes Yes</td>
<td>No No No No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No No Yes Yes</td>
<td>No No No Yes</td>
</tr>
</tbody>
</table>
D1.21.3 Implementations not including Advanced SIMD and floating-point instructions

In general, ARMv8-A requires the inclusion of the Advanced SIMD and floating-point instructions in all instruction sets. Exceptionally, for implementations targeting specialized markets that do not require support for floating-point or use of Advanced SIMD, ARM might produce or license an ARMv8-A implementation that does not provide any support for Advanced SIMD and floating-point instructions. In such an implementation:

In AArch64 state

- The CPACR_EL1.FPEN field is RES0.
- The CPTR_EL2.TFP bit is RES1.
- The CPTR_EL3.TFP bit is RES1.
- Each of the ID_AA64PFR0_EL1.{AdvSIMD, FP} fields is 0b1111.
- The FPEXC32_EL2, FPCR, and FPSR registers are not implemented, and their encodings are UNDEFINED.
- Attempted accesses to Advanced SIMD and floating-point functionality are UNDEFINED. This means:
  - All Advanced SIMD and floating-point instructions are UNDEFINED.
  - Attempts to access the Advanced SIMD and floating-point System registers are UNDEFINED.
- If at least one Exception level supports execution in AArch32 state, the MVFR0_EL1, MVFR1_EL1 and MVFR2_EL1 registers are RAZ. When no Exception level supports execution in AArch32 state these registers are UNKNOWN.

In AArch32 state

See AArch32 implications of not including support for Advanced SIMD and floating-point on page G1-3880.

D1.21.4 The effects of supporting fewer than four Exception levels

The effect of implementation choices on the programmers’ model on page D1-1619 defines the permitted combinations of Exception levels in an ARMv8-A implementation.

In every implementation that supports the highest Exception level using either AArch64 state or AArch32 state, an IMPLEMENTATION DEFINED mechanism determines whether the highest implemented Exception level uses AArch64 state or AArch32 state from a Cold reset. Typically, this mechanism is a configuration input. When the highest level is configured to be AArch64 state, then after a Cold reset execution starts at the reset vector in that Exception level.

The unimplemented Exception levels have no effect on execution:

- No interrupts are routed to these Exception levels.
- No traps that target these Exception levels are active.
- All systems calls to unimplemented Exception levels from lower Exception levels are treated as UNDEFINED.
- There is no support for address translation from these Exception levels.
- Any exception return that targets an unimplemented Exception level is treated as an illegal exception return as described in Illegal return events from AArch64 state on page D1-1537.
- Every accessible register associated with an unimplemented Exception level is RES0 unless the register is associated with the Exception level only to provide the ability to transfer execution to a lower Exception level.

Note

If, for example, EL3 is not implemented and EL2 is the highest implemented Exception level, then because none of the EL3 registers are accessible from EL2, the content of those registers is not architecturally visible.

The following subsections give more information about each of the permitted combinations of Exception levels that do not include all Exception levels.
Behavior when EL2 is not implemented

If EL2 is not implemented and EL3 is implemented:

- If EL1 can use AArch32 then the following registers are not RES0:
  - DACR32_EL2.
  - IFSR32_EL2.
  - FPEXC32_EL2.
  - DBGVCR32_EL2.

- The VMPIDR_EL2 and VPIDR_EL2 behave as follows:
  - Reads of VMPIDR_EL2 return the value of MPIDR_EL1, writes to VMPIDR_EL2 are ignored.
  - Reads of VPIDR_EL2 return the value of MIDR_EL1, writes to VPIDR_EL2 are ignored.

- Behavior is consistent with the HCR_EL2.RW bit taking the value of the SCR_EL3.RW bit for all purposes other than reading the HCR_EL2.

- Virtual interrupts are disabled.

- The following address translation and TLB invalidation instructions are UNDEFINED:
  - AT S1E2R and AT S1E2W.
  - TLBI VAE2, TLBI VALE2, TLBI VAE2IS, TLBI VALE2IS, TLBI ALLE2, TLBI ALLE2IS.

  Note

  No other TLB or address translation instructions become UNDEFINED with this combination of Exception levels.

- The SCR_EL3.HCE bit is RES0.

If EL2 is not implemented, regardless of whether EL3 is implemented:

- The CNTHCTL_EL2[1:0] bits are treated as if they have the value 0b11 for all purposes other than reading the CNTHCTL_EL2 register.

- The MDCR_EL2.HPMN bit taking the value of the PMCR_EL0.N bit for all purposes other than reading the value of MDCR_EL2.HPMN

Behavior when EL3 is not implemented and EL2 is implemented

If EL3 is not implemented and EL2 is implemented, then:

- All memory transactions can only access a single physical memory address space.

- The PE behaves as if the value of the SCR_EL3.NS bit is 1, even though the SCR_EL3 is not accessible.

This means that if the PE is part of a system that supports two Security states, it behaves as if it is in Non-secure state, and can only access Non-secure memory.

Behavior when only EL1 and EL0 are implemented

If EL3 and EL2 are not implemented, it is IMPLEMENTATION DEFINED whether the PE behaves as if the value of the SCR_EL3.NS bit is 1 or the PE behaves as if the value of the SCR_EL3.NS bit is 0.

This means that if the PE is part of a system that supports two Security states:

- If it behaves as if the value of the SCR_EL3.NS bit is 1, it can only access Non-secure memory.

- If it behaves as if the value of the SCR_EL3.NS bit is 0, it can access both Secure memory and Non-secure memory.

If the PE behaves as if the value of the SCR_EL3.NS bit is 0, then:

- The MDCR_EL3.{EPMAD, EDAD, SPME} bits behave as if they have the value 1.
• The `MDCR_EL3.SP32` field behaves as if it has the value `0b11`.

--- Note ---

• The behavior described in this subsection still applies if EL1 is configured to use AArch32.

• The implementation can provide a configuration input that determines, from reset, whether the it behaves as if the value of the `SCR_EL3.NS` bit is 1, or as if the value of the `SCR_EL3.NS` bit is 0.
D1 The AArch64 System Level Programmers’ Model
D1.21 The effect of implementation choices on the programmers’ model
Chapter D2
AArch64 Self-hosted Debug

When the PE is using self-hosted debug, it generates debug exceptions. This chapter describes the AArch64 self-hosted debug exception model. It is organized as follows:

Introductory information
- About self-hosted debug on page D2-1626.
- The debug exception enable controls on page D2-1630.

The debug Exception model
- Routing debug exceptions on page D2-1631.
- Enabling debug exceptions from the current Exception level and Security state on page D2-1633.
- The effect of powerdown on debug exceptions on page D2-1635.
- Summary of the routing and enabling of debug exceptions on page D2-1636.
- Pseudocode description of debug exceptions on page D2-1638.

The debug exceptions
- Breakpoint Instruction exceptions on page D2-1639.
- Breakpoint exceptions on page D2-1641.
- Watchpoint exceptions on page D2-1657.
- Vector Catch exceptions on page D2-1672.
- Software Step exceptions on page D2-1673.

Synchronization requirements
The behavior of self-hosted debug after changes to System registers, or after changes to the authentication interface, but before a Context synchronization event guarantees the effects of the changes:
- Synchronization and debug exceptions on page D2-1687.
Self-hosted debug supports debugging through the generation and handling of debug exceptions, that are taken using the exception model described in Chapter D1 The AArch64 System Level Programmers’ Model. This section introduces some terms used in describing self-hosted debug, and then introduces the debug exceptions. See:

- Definition of a debugger in the context of self-hosted debug.
- Context ID and Process ID.
- About debug exceptions.

D2.1.1 Definition of a debugger in the context of self-hosted debug

Within this chapter, debugger means that part of an operating system, or higher level of system software, that handles debug exceptions and programs the debug System registers. An operating system with rich application environments might provide debug services that support a debugger user interface executing at EL0. From the architectural perspective, the debug services are the debugger.

D2.1.2 Context ID and Process ID

A CONTEXTIDR_ELx identifies the current Context ID, that is used by:

- The debug logic, for breakpoint and watchpoint matching.
- Implemented trace logic, to identify the current process.

In AArch64 state, the CONTEXTIDR_ELx has a single field, PROCID, that is defined as the Process Identifier (Process ID). Therefore, in AArch64 state, the Context ID and Process ID are identical.

D2.1.3 About debug exceptions

Debug exceptions occur during normal program flow if a debugger has programmed the PE to generate them. For example, a software developer might use a debugger contained in an operating system to debug an application. To do this, the debugger enables one or more debug exceptions. The debug exceptions that can be generated in an AArch64 stage 1 translation regime are:

- Breakpoint Instruction exceptions on page D2-1627.
- Breakpoint exceptions on page D2-1627, generated by hardware breakpoints.
- Watchpoint exceptions on page D2-1627, generated by hardware watchpoints.
- Software Step exceptions on page D2-1628.

In addition, debug exceptions generated in an AArch32 translation regime might be routed to EL2 using AArch64. See Routing debug exceptions on page D2-1631. Chapter G2 describes the debug exceptions that can be generated in an AArch32 translation regime.

Vector Catch exceptions are exceptions that are never generated in an AArch64 translation regime but can be generated in stage 1 of an AArch32 translation regime and routed to EL2 using AArch64. Vector Catch exceptions on page D2-1672 describes the behavior for this case.

The PE can only generate a particular debug exception when both:

1. Debug exceptions are enabled from the current Exception level and Security state.
   See Enabling debug exceptions from the current Exception level and Security state on page D2-1633. Breakpoint Instruction exceptions are always enabled from the current Exception level and Security state.

2. A debugger has enabled that particular debug exception.
   All of the debug exceptions except for Breakpoint Instruction exceptions have an enable control contained in the MDSCR_EL1. See The debug exception enable controls on page D2-1630.
Note

If halting is allowed and EDSCR.HDE is 1, hardware breakpoints and watchpoints cause entry to Debug state instead of causing debug exceptions. In Debug state, the PE is halted.

For the definition of halting is allowed, see Halting allowed and halting prohibited on page H2-4845.

The following list summarizes each of the debug exceptions:

**Breakpoint Instruction exceptions**

*Breakpoint instructions* generate these. Breakpoint instructions are instructions that software developers can use to cause exceptions at particular points in the program flow.

The breakpoint instruction in the A64 instruction set is `BRK #<immediate>`. Whenever one of these is committed for execution, the PE takes a Breakpoint Instruction exception.

**PE behavior**

Breakpoint Instruction exceptions cannot be masked. The PE takes Breakpoint Instruction exceptions regardless of both of the following:

- The current Exception level.
- The current Security state.

For more information, see Breakpoint Instruction exceptions on page D2-1639.

**Breakpoint exceptions**

The ARMv8-A architecture provides 2-16 hardware breakpoints. These can be programmed to generate Breakpoint exceptions based on particular instruction addresses, or based on particular PE contexts, or both.

For example, a software developer might program a hardware breakpoint to generate a Breakpoint exception whenever the instruction with address 0x1000 is committed for execution.

The ARMv8-A architecture supports the following types of hardware breakpoint for use in stage 1 of an AArch64 translation regime:

- **Address.** Comparisons are made with the virtual address of each instruction in the program flow.
- **Context:**
  - Context ID Match. Matches with the Context ID held in the CONTEXTIDR_EL1.
  - VMID Match. Matches with the VMID value held in the VTTBR_EL2.
  - Context ID and VMID Match. Matches with both the Context ID and the VMID value.

An Address breakpoint can link to a Context breakpoint, so that the Address breakpoint only generates a Breakpoint exception if the PE is in a particular context when the address match occurs.

A breakpoint generates a Breakpoint exception whenever an instruction that causes a match is committed for execution.

**PE behavior**

If halting is allowed and EDSCR.HDE is 1, hardware breakpoints cause entry to Debug state. That is, they halt the PE. See Chapter H2 Debug State.

Otherwise:

- If debug exceptions are enabled, hardware breakpoints cause Breakpoint exceptions.
- If debug exceptions are disabled, hardware breakpoints are ignored.

For more information, see Breakpoint exceptions on page D2-1641.

**Watchpoint exceptions**

The ARMv8-A architecture provides 2-16 hardware watchpoints. These can be programmed to generate Watchpoint exceptions based on accesses to particular data addresses, or based on accesses to any address in a data address range.
For example, a software developer might program a hardware watchpoint to generate a Watchpoint exception on an access to any address in the data address range 0x1000 - 0x101F.

A hardware watchpoint can link to a hardware breakpoint if the hardware breakpoint is a Linked Context type. In this case, the watchpoint only generates a Watchpoint exception if the PE is in a particular context when the data address match occurs.

The smallest data address size that a watchpoint can be programmed to match on is a byte. A single watchpoint can be programmed to match on one or more bytes.

A watchpoint generates a Watchpoint exception whenever an instruction that initiates an access that causes a match is committed for execution.

**PE behavior**

If halting is allowed and `EDSCR.HDE` is 1, hardware watchpoints cause entry to Debug state. That is, they halt the PE. See Chapter H2 Debug State.

Otherwise:

- If debug exceptions are enabled, hardware watchpoints cause Watchpoint exceptions.
- If debug exceptions are disabled, hardware watchpoints are ignored.

For more information, see *Watchpoint exceptions on page D2-1657*.

**Vector Catch exceptions**

These are not generated in an AArch64 translation regime. They can only be generated in an AArch32 translation regime. See *Vector Catch exceptions on page D2-1672*.

**Software Step exceptions**

Software step is a resource that a debugger can use to make the PE single-step instructions.

For example, by using software step, debugger software executing at a higher Exception level can debug software executing at a lower Exception level, by making it single-step instructions.

After the software being debugged has single-stepped an instruction, the PE takes a Software Step exception.

**PE behavior**

Software step can only be used by a debugger executing in an Exception level that is using AArch64. However, the instruction stepped might be executed in either Execution state, and therefore Software Step exceptions can be taken from either Execution state.

If debug exceptions are enabled, Software Step exceptions can be generated.

If debug exceptions are disabled, software step is inactive.

For more information, see *Software Step exceptions on page D2-1673*.

Table D2-1 summarizes PE behavior and shows the location of the pseudocode for each of the debug exceptions.

<table>
<thead>
<tr>
<th>Debug exception</th>
<th>PE behavior if debug exceptions are:</th>
<th>Pseudocode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Enabled</td>
<td>Disabled</td>
</tr>
<tr>
<td>Breakpoint Instruction exceptions</td>
<td>Takes the exception</td>
<td>Takes the exception</td>
</tr>
<tr>
<td>Breakpoint exceptions</td>
<td>Takes the exception(^a)</td>
<td>Ignored</td>
</tr>
<tr>
<td>Watchpoint exceptions</td>
<td>Takes the exception(^a)</td>
<td>Ignored</td>
</tr>
<tr>
<td>Vector Catch exceptions</td>
<td>Takes the exception</td>
<td>Ignored</td>
</tr>
<tr>
<td>Software Step exceptions</td>
<td>Takes the exception</td>
<td>Not applicable(^b)</td>
</tr>
</tbody>
</table>

\(^a\) If halting is allowed and `EDSCR.HDE` is 1, hardware breakpoints and watchpoints cause the PE to enter Debug state instead of causing debug exceptions. See Chapter H2 Debug State.
b. Software Step is inactive if debug exceptions are disabled. No Software Step exceptions can be generated.
The debug exception enable controls

The enable controls for each debug exception are as follows:

**Breakpoint Instruction exceptions**

None. Breakpoint Instruction exceptions are always enabled.

**Breakpoint exceptions**

MDSCR_EL1.MDE, plus an enable control for each breakpoint, DBGBCR<\textit{n}>_EL1.E.

**Watchpoint exceptions**

MDSCR_EL1.MDE, plus an enable control for each watchpoint, DBGWCR<\textit{n}>_EL1.E.

**Vector Catch exceptions**

MDSCR_EL1.MDE.

**Software Step exceptions**

MDSCR_EL1.SS.

In addition, for all debug exceptions other than Breakpoint Instruction exceptions, software must configure the controls that enable debug exceptions from the current Exception level and Security state. See *Enabling debug exceptions from the current Exception level and Security state* on page D2-1633.

The PE cannot take a debug exception if debug exceptions are disabled from either the current Exception level or the current Security state.

Breakpoint Instruction exceptions are always enabled from the current Exception level and Security state.
D2.3 Routing debug exceptions

Debug exceptions are usually routed to EL1. However:

- If EL2 is implemented, the routing of debug exceptions taken from Non-secure state depends on MDCR_EL2.TDE:
  1 Debug exceptions taken from Non-secure state are routed to EL2.
  0 Debug exceptions behave as follows:
    - Debug exceptions taken from Non-secure EL1 and EL0 are routed to Non-secure EL1.
    - Breakpoint Instruction exceptions taken from EL2 are routed to EL2.
    - All other debug exceptions are disabled from EL2 using AArch64.

Note

If HCR_EL2.TGE is 1, MDCR_EL2.TDE is treated as being 1 except for a direct read of MDCR_EL2.

Table D2-2 shows this.

Table D2-2 The effect of the TGE and TDE controls on debug exception routing

<table>
<thead>
<tr>
<th>HCR_EL2.TGE</th>
<th>MDCR_EL2.TDE</th>
<th>Debug exceptions taken from Non-secure state are routed to:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Non-secure EL1&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>EL2</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>EL2</td>
</tr>
</tbody>
</table>

<sup>a</sup> Breakpoint Instruction exceptions taken from EL2 are routed to EL2.

Note

If EL2 is not implemented, the PE behaves as if both HCR_EL2.TGE and MDCR_EL2.TDE are 0.

- If EL3 is implemented, Breakpoint Instruction exceptions taken from EL3 are routed to EL3.
  All other debug exceptions are disabled from EL3 using AArch64.

Either EL1 or EL2 is the debug target exception level, EL<sub>D</sub>. That is, EL<sub>D</sub> is EL1 unless EL2 is implemented and MDCR_EL2.TDE is 1 and the debug exception is taken from Non-secure state, when EL<sub>D</sub> is EL2.

The following tables show the routing of debug exceptions:

Table D2-3 Routing when both EL3 and EL2 are implemented

<table>
<thead>
<tr>
<th>MDCR_EL2.TDE&lt;sup&gt;a&lt;/sup&gt;</th>
<th>EL&lt;sub&gt;D&lt;/sub&gt; when executing in:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Non-secure:</td>
</tr>
<tr>
<td></td>
<td>EL0  EL1  EL2</td>
</tr>
<tr>
<td></td>
<td>Secure:</td>
</tr>
<tr>
<td></td>
<td>EL0  EL1  EL3</td>
</tr>
<tr>
<td>0</td>
<td>EL1  EL1  EL1&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>1</td>
<td>EL2  EL2  EL2</td>
</tr>
</tbody>
</table>

<sup>a</sup> If HCR_EL2.TGE is 1, this bit is treated as being 1 other than for a direct read of MDCR_EL2.

<sup>b</sup> EL<sub>D</sub> is EL1. However, all debug exceptions other than Breakpoint Instruction exceptions are disabled, and Breakpoint Instruction exceptions taken from EL2 are routed to EL2.
Table D2-4 Routing when EL3 is implemented and EL2 is not implemented

<table>
<thead>
<tr>
<th>ELD when executing in:</th>
<th>Non-secure:</th>
<th>Secure:</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>EL1</td>
<td>EL1</td>
</tr>
<tr>
<td>EL1</td>
<td>EL1</td>
<td>EL1a</td>
</tr>
</tbody>
</table>

a. EL_D is EL1. However, all debug exceptions other than Breakpoint Instruction exceptions are disabled, and Breakpoint Instruction exceptions taken from EL2 are routed to EL2.

Table D2-5 Routing when EL3 is not implemented and EL2 is implemented

<table>
<thead>
<tr>
<th>MDCR_EL2.TDEa</th>
<th>ELD when executing in Non-secure:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EL0</td>
</tr>
<tr>
<td>1</td>
<td>EL2</td>
</tr>
</tbody>
</table>

a. If HCR_EL2.TGE is 1, this bit is treated as being 1 other than for a direct read of MDCR_EL2.
b. EL_D is EL1. However, all debug exceptions other than Breakpoint Instruction exceptions are disabled, and Breakpoint Instruction exceptions taken from EL2 are routed to EL2.

D2.3.1 Pseudocode description of routing debug exceptions

- `DebugTarget()` returns the current debug target Exception level.
- `DebugTargetFrom()` returns the debug target Exception level for the specified Security state.

These functions are described in Chapter J1 *ARMv8 Pseudocode.*
D2.4 Enabling debug exceptions from the current Exception level and Security state

A debug exception can only be taken if all of the following are true:

- The OS lock is unlocked.
- \texttt{DoubleLockStatus()} == FALSE.
- The debug exception is enabled from the current Exception level.
- The debug exception is enabled from the current Security state.

Table D2-6 shows when debug exceptions are enabled from the current Exception level. In the table, \( \text{EL}_D \) is the Exception level that Table D2-3 on page D2-1631 defines.

<table>
<thead>
<tr>
<th>Current Exception level</th>
<th>Breakpoint Instruction exceptions</th>
<th>All other debug exceptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any Exception level that is higher than ( \text{EL}_D )^a</td>
<td>Enabled</td>
<td>Disabled</td>
</tr>
</tbody>
</table>
| \( \text{EL}_D \) | Enabled | Disabled if either of the following is true:  
- The Local (kernel) Debug Enable bit, \( \text{MDSCR\_EL1.KDE} \), is 0.  
- The Debug exception mask bit, \( \text{PSTATE.D} \), is 1.  
Otherwise enabled.  
This means that a debugger must explicitly enable these debug exceptions from \( \text{EL}_D \) by setting \( \text{MDSCR\_EL1.KDE} \) to 1 and \( \text{PSTATE.D} \) to 0. |
| Any Exception level that is lower than \( \text{EL}_D \) | Enabled | Enabled |

Note: \( \text{PSTATE.D} \) is set to 1 at reset and on exception entry.

Table D2-7 shows when debug exceptions are enabled from the current Security state.

<table>
<thead>
<tr>
<th>Current Security state</th>
<th>Breakpoint Instruction exceptions</th>
<th>All other debug exceptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure</td>
<td>Enabled</td>
<td>Enabled</td>
</tr>
</tbody>
</table>
| Secure                 | Enabled                            | Disabled if \( \text{MDCR\_EL3.SDD} \) is 1. See \textit{Disabling debug exceptions from Secure state} on page D2-1634.  
Otherwise enabled. |
D2.4 Enabling debug exceptions from the current Exception level and Security state

D2.4.1 Disabling debug exceptions from Secure state

If EL3 is implemented, software executing at EL3 can set the Secure Debug Disable bit, MDCR_EL3.SDD, to 1 to disable all debug exceptions taken from AArch64 Secure state other than Breakpoint Instruction exceptions.

The ARMv8-A architecture does not support disabling debug in Non-secure state.

--- Note ---

• If the boot software executed when reset is deasserted sets MDCR_EL3.SDD to 1, software operating at EL3 never has to switch the debug registers between Secure state and Non-secure state.

• The PE cannot take a debug exception unless it is enabled from the current Exception level. See Table D2-6 on page D2-1633.

• If either the OS lock or the OS double-lock is locked, debug exceptions other than Breakpoint Instruction exceptions are disabled.

• If EL3 and EL2 are not implemented, and the implementation is a Secure state only implementation, the PE behaves as if MDCR_EL3.SDD is 0.

D2.4.2 Pseudocode description of enabling debug exceptions

`AArch64.GenerateDebugExceptions()` determines whether debug exceptions other than Breakpoint Instruction exceptions are enabled from the current Exception level and Security state.

`AArch64.GenerateDebugExceptionsFrom()` determines whether debug exceptions other than Breakpoint Instruction exceptions are enabled from the specified Exception level and Security state.

These functions are described in Chapter J1 ARMv8 Pseudocode.
D2.5 The effect of powerdown on debug exceptions

Debug OS Save and Restore sequences on page H6-4951 describes the powerdown save routine and the restore routine.

When executing either routine, software must use the OS Lock to disable generation of all of the following:

- Breakpoint exceptions.
- Watchpoint exceptions.
- Vector Catch exceptions.
- Software Step exceptions.

This is because the generation of these exceptions depends on the state of the debug registers, and the state of the debug registers might be lost over these routines.

Debug exceptions other than Breakpoint Instruction exceptions are enabled only if both the OS Lock is unlocked and DoubleLockStatus() == FALSE.

Breakpoint Instruction exceptions are enabled regardless of the state of the OS Lock and the OS Double Lock.
D2.6 Summary of the routing and enabling of debug exceptions

Behavior is as follows:

**Breakpoint Instruction exceptions**

These are always enabled, regardless of the current Exception level and Security state. Table D2-8 shows the routing of these. In the table, n/a means not applicable.

<table>
<thead>
<tr>
<th>Current Security state</th>
<th>MDCR_EL2.TDE&lt;sup&gt;a&lt;/sup&gt;</th>
<th>EL&lt;sub&gt;D&lt;/sub&gt; when enabled from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EL0</td>
<td>EL1</td>
</tr>
<tr>
<td>Secure</td>
<td>X</td>
<td>Secure EL1</td>
</tr>
<tr>
<td>Non-secure</td>
<td>0</td>
<td>Non-secure EL1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>EL2</td>
</tr>
</tbody>
</table>

<sup>a</sup> If EL2 is not implemented, behavior is as if this is 0. Otherwise, if the value of HCR_EL2.TGE is 1, MDCR_EL2.TDE is treated as being 1 other than for a direct read of MDCR_EL2.

**All other debug exceptions**

Table D2-9 shows the valid combinations of MDCR_EL3.SDD, MDCR_EL2.TDE, MDSCR_EL1.KDE, and PSTATE.D, and for each combination shows where these exceptions are enabled from and where they are taken to.

In the table, n/a means not applicable and a dash, -, means that debug exceptions are disabled from that Exception level.

<table>
<thead>
<tr>
<th>Debug state</th>
<th>Lock&lt;sup&gt;b&lt;/sup&gt;</th>
<th>Current Security state</th>
<th>SDD&lt;sup&gt;c&lt;/sup&gt;</th>
<th>TDE</th>
<th>KDE</th>
<th>D</th>
<th>EL&lt;sub&gt;D&lt;/sub&gt; when enabled from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>EL0</td>
<td>EL1</td>
<td>EL2</td>
<td>EL3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Yes</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>TRUE</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Secure</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Secure</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>Secure EL1</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Secure</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>Secure EL1</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Secure</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>Secure EL1</td>
<td>Secure EL1</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Non-secure</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>Non-secure EL1</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Non-secure</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Non-secure EL1</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Non-secure</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Non-secure EL1</td>
<td>Non-secure EL1</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Non-secure</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>EL2</td>
<td>EL2</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Non-secure</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>EL2</td>
<td>EL2</td>
</tr>
<tr>
<td>No</td>
<td>FALSE Non-secure</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>EL2</td>
<td>EL2</td>
</tr>
</tbody>
</table>

<sup>a</sup> The value of (OSLSR_EL1.OSLK == '1' || DoubleLockStatus()).
<sup>b</sup> If EL3 is not implemented, behavior is as if this is 0.
c. If HCR_EL2.TGE is 1, this bit is treated as being 1 other than for a direct read of MDCR_EL2. If EL2 is not implemented, behavior is as if TDE is 0.
D2.7 Pseudocode description of debug exceptions

AArch64.DebugFault() returns a FaultRecord object that indicates that a memory access has generated a debug exception:

The AArch64.Abort() function processes FaultRecord objects, as described in Abort exceptions on page D3-1719, and generates a debug exception.

AArch64.Abort() calls one of the following:

• AArch64.BreakpointException().
• AArch64.WatchpointException().
• AArch64.VectorCatchException().
• AArch64.SoftwareStepException().

These functions are defined in Chapter J1 ARMv8 Pseudocode.
D2.8 Breakpoint Instruction exceptions

This section describes Breakpoint Instruction exceptions in an AArch64 translation regime.

The PE is using an AArch64 translation regime when it is executing either:
• In an Exception level that is using AArch64.
• At EL0 using AArch32 when EL1 is using AArch64.

For software executing in an Exception level that is using AArch64, a Breakpoint Instruction exception results from the execution of an A64 BRK instruction. However, within the AArch64 EL1&0 translation regime, executing a T32 or A32 BKPT instruction at EL0 using AArch32 generates a Breakpoint Instruction exception.

For more information about the T32 and A32 BKPT instructions see:
• Breakpoint instruction in the A32 and T32 instruction sets on page G2-3935.
• BKPT instructions as the first instruction in an IT block on page G2-3936.

The following subsections describe Breakpoint Instruction exceptions in an AArch64 translation regime:
• About Breakpoint Instruction exceptions.
• Breakpoint instructions.
• Exception syndrome information and preferred return address on page D2-1640.
• Pseudocode description of Breakpoint Instruction exceptions on page D2-1640.

D2.8.1 About Breakpoint Instruction exceptions

An breakpoint is an event that results from the execution of an instruction, which is based on either:
• The instruction address, the PE context, or both. This type of breakpoint is called a hardware breakpoint.
• The instruction itself. That is, the instruction is a breakpoint instruction. These can be included in the program that the PE executes. This type of breakpoint is called a software breakpoint.

Breakpoint Instruction exceptions, that this section describes, are software breakpoints. Breakpoint exceptions on page D2-1641 describes hardware breakpoints.

There is no enable control for Breakpoint Instruction exceptions. They are always enabled, and cannot be masked. A Breakpoint Instruction exception is generated whenever a breakpoint instruction is committed for execution, regardless of all of the following:
• The current Exception level.
• The current Security state.
• Whether the debug target Exception level, EL_D, is using AArch64 or AArch32.

Note
• The debug target exception level, EL_D, is the Exception level that debug exceptions are targeting. Routing debug exceptions on page D2-1631 describes how EL_D is derived.
• Debuggers using breakpoint instructions must be aware of the ARMv8 rules for concurrent modification and execution of instructions. See Concurrent modification and execution of instructions on page B2-83.

D2.8.2 Breakpoint instructions

The breakpoint instruction in the A64 instruction set is BRK #<immediate>. It is unconditional.

For details of the instruction encoding, see BRK on page C6-475.

The breakpoint instruction in the A32 and T32 instruction sets is BKPT #<immediate>.

For more information about the A32 and T32 breakpoint instruction, see Breakpoint instruction in the A32 and T32 instruction sets on page G2-3935.
D2.8.3 Exception syndrome information and preferred return address

See the following:

- Exception syndrome information.
- Preferred return address.

Exception syndrome information

On taking a Breakpoint Instruction exception, the PE records information about the exception in the Exception Syndrome Register (ESR) at the Exception level the exception is taken to. The ESR used is one of:

- ESR_EL1.
- ESR_EL2.
- ESR_EL3.

Note

Breakpoint Instruction exceptions are the only debug exception that can be taken to EL3 using AArch64.

Table D2-10 shows the information that the PE records.

<table>
<thead>
<tr>
<th>ESR_ELx field</th>
<th>Information recorded in ESR_EL1, ESR_EL2, or ESR_EL3.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>Whether the breakpoint instruction was executed in AArch64 state or AArch32 state. The PE sets this to:</td>
</tr>
<tr>
<td></td>
<td>• 0x3C for an A64 BRK instruction.</td>
</tr>
<tr>
<td></td>
<td>• 0x38 for an A32 or T32 BKPT instruction.</td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>The PE sets this to:</td>
</tr>
<tr>
<td></td>
<td>• 0 for a 16-bit T32 BKPT instruction.</td>
</tr>
<tr>
<td></td>
<td>• 1 for an A64 BRK instruction, or an A32 BKPT instruction.</td>
</tr>
<tr>
<td>Instruction Specific Syndrome, ISS</td>
<td>The PE copies the instruction Comment field value into here, zero extended as necessary.</td>
</tr>
<tr>
<td></td>
<td>ISS[24:16] RES0.</td>
</tr>
<tr>
<td></td>
<td>ISS[15:0]</td>
</tr>
</tbody>
</table>

Preferred return address

The preferred return address is the address of the breakpoint instruction, not the next instruction. This is different to the behavior of other exception-generating instructions, like SVC.

D2.8.4 Pseudocode description of Breakpoint Instruction exceptions

`AArch64.SoftwareBreakpoint()` generates a Breakpoint Instruction exception that is taken to AArch64 state.

This function is defined in Chapter J1 ARMv8 Pseudocode.
D2.9 Breakpoint exceptions

This section describes Breakpoint exceptions in stage 1 of an AArch64 translation regime.

The PE is using an AArch64 translation regime when it is executing either:
• In an Exception level that is using AArch64.
• At EL0 using AArch32 when EL1 is using AArch64.

This section contains the following subsections:
• About Breakpoint exceptions.
• Breakpoint types and linking of breakpoints on page D2-1642.
• Execution conditions for which a breakpoint generates Breakpoint exceptions on page D2-1648.
• Breakpoint instruction address comparisons on page D2-1650.
• Breakpoint context comparisons on page D2-1651.
• Breakpoint usage constraints on page D2-1651.
• Exception syndrome information and preferred return address on page D2-1655.
• Pseudocode description of Breakpoint exceptions taken from AArch64 state on page D2-1655.

D2.9.1 About Breakpoint exceptions

A breakpoint is an event that results from the execution of an instruction, which is based on either:
• The instruction address, the PE context, or both. This type of breakpoint is called a hardware breakpoint.

• The instruction itself. That is, the instruction is a breakpoint instruction. These can be included in the program that the PE executes. This type of breakpoint is called a software breakpoint.

Breakpoint exceptions are generated by Breakpoint debug events. Breakpoint debug events are generated by hardware breakpoints. Software breakpoints are described in Breakpoint Instruction exceptions on page D2-1639.

An implementation can include between 2-16 hardware breakpoints. ID_AA64DFR0_EL1.BRPs shows how many are implemented.

To use an implemented hardware breakpoint, a debugger programs the following registers for the breakpoint:
• The Breakpoint Control Register, DBGBCR<n>_EL1. This contains controls for the breakpoint, for example an enable control.

• The Breakpoint Value Register, DBGBVR<n>_EL1. This holds the value used for breakpoint matching, that is one of:
  — An instruction virtual address.
  — A Context ID.
  — A VMID value.
  — A concatenation of both a Context ID value and a VMID value.

These registers are numbered, so that:
• DBGBCR1_EL1 and DBGBVR1_EL1 are for breakpoint number one.
• DBGBCR2_EL1 and DBGBVR2_EL1 are for breakpoint number two.
• ...
• ...
• DBGBCR<n>_EL1 and DBGBVR<n>_EL1 are for breakpoint number n.

A debugger can link a breakpoint that is programmed with an address and a breakpoint that is programmed with anything other than an address together, so that a Breakpoint debug event is only generated if both breakpoints match.
For each instruction in the program flow, all of the breakpoints are tested. When a breakpoint is tested, it generates a Breakpoint debug event if all of the following are true:

- The breakpoint is enabled. That is, the breakpoint enable control for it, \texttt{DBGBCR<n>\_EL1.E}, is 1.
- The conditions specified in the \texttt{DBGBCR<n>\_EL1} are met.
- The comparison with the value held in the \texttt{DBGBVR<n>\_EL1} is successful.
- If the breakpoint is linked to another breakpoint, the comparisons made by that other breakpoint are also successful.
- The instruction is committed for execution.

If all of these conditions are met, the breakpoint generates the Breakpoint debug event regardless of the following:
- Whether the instruction passes its condition code check.
- The instruction type.

If halting is allowed and \texttt{EDSCR.HDE} is 1, Breakpoint debug events cause entry to Debug state. Otherwise, if debug exceptions are:
- Enabled, Breakpoint debug events generate Breakpoint exceptions.
- Disabled, Breakpoint debug events are ignored.

\textbf{Note}

The remainder of this Breakpoint exceptions section, including all subsections, describes breakpoints as generating Breakpoint exceptions. However, the behavior described also applies if breakpoints are causing entry to Debug state.

\textit{The debug exception enable controls} on page D2-1630 describes the enable controls for Breakpoint debug events.

\section*{D2.9.2 Breakpoint types and linking of breakpoints}

Each implemented breakpoint is one of the following:

- A context-aware breakpoint. This is a breakpoint that can be programmed to generate a Breakpoint exception on any one of the following:
  - An instruction address match.
  - A Context ID match, with the value held in the \texttt{CONTEXTIDR\_EL1}.
  - A VMID match, with the VMID value held in the \texttt{VTTBR\_EL2}.
  - Both a Context ID match and a VMID match.

- A breakpoint that is not context-aware. These can only be programmed to generate a Breakpoint exception on an instruction address match.

\texttt{ID\textunderscore AA64DFR0\_EL1\_CTX\_CMPs} shows how many of the implemented breakpoints are context-aware breakpoints. At least one implemented breakpoint must be context-aware. The context-aware breakpoints are the highest numbered breakpoints.

Any breakpoint that is programmed to generate a Breakpoint exception on an instruction address match is categorized as an \textit{Address breakpoint}. Breakpoints that are programmed to match on anything else are categorized as \textit{Context breakpoints}.

When a debugger programs a breakpoint to be an Address or a Context breakpoint, it must also program that breakpoint so that it is either:
- Used in isolation. In this case, the breakpoint is called an \textit{Unlinked breakpoint}.
- Enabled for linking to another breakpoint. In this case, the breakpoint is called a \textit{Linked breakpoint}. 
By linking an Address breakpoint and a Context breakpoint together, the debugger can create a breakpoint pair that only generates a Breakpoint exception if the PE is in a particular context when an instruction address match occurs. For example, a debugger might:

1. Program breakpoint number one to be a **Linked Address Match breakpoint**.
2. Program breakpoint number five to be a **Linked Context ID Match breakpoint**.
3. Link these two breakpoints together. A Breakpoint exception is only generated if both the instruction address matches and the Context ID matches.

The **Breakpoint Type** field for a breakpoint, DBGBCR<n>_EL1.BT, controls the breakpoint type and whether the breakpoint is enabled for linking. If BT[0] is 1, the breakpoint is enabled for linking.

**Figure D2-1** shows all of the possible breakpoint types that stage 1 of an AArch64 translation regime supports, and their associated BT field values.

![Figure D2-1 Breakpoint types and their associated BT field values](image)

If AArch32 state is implemented, Address breakpoints can be programmed to generate Breakpoint exceptions on addresses that are halfword-aligned but not word-aligned. This makes it possible to breakpoint on T32 instructions. See **Specifying the halfword-aligned address that an Address breakpoint matches on** on page D2-1650.

---

**Note**

Stage 1 of an AArch32 translation regimes supports two additional breakpoint types, Unlinked and Linked Address Mismatch breakpoints, BT == 0b0010 and BT == 0b0101. For information about these, see Chapter G2 AArch32 Self-hosted Debug. These types are reserved in stage 1 of an AArch64 translation regime. See **Reserved BT values** on page D2-1652.
Rules for linking breakpoints

The rules for breakpoint linking are as follows:

- Only Linked breakpoint types can be linked.

- Any type of Linked Address breakpoint can link to any type of Linked Context breakpoint. The Linked Breakpoint Number field, DBGBCR<n>_EL1.LBN, for the Linked Address breakpoint specifies the particular Linked Context breakpoint that the Linked Address breakpoint links to, and:
  - DBGBCR<n>_EL1.{SSC, HMC, PMC} for the Linked Address breakpoint define the execution conditions that the breakpoint pair generates Breakpoint exceptions for. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page D2-1648.
  - DBGBCR<n>_EL1.{SSC, HMC, PMC} for the Linked Context breakpoint are ignored.

- Linked Context breakpoint types can only be linked to. The LBN field for Context breakpoints is therefore ignored.

- Linked Address breakpoints cannot link to watchpoints. The LBN field can therefore only specify another breakpoint.

- If a Linked Address breakpoint links to a breakpoint that is not context-aware, the behavior of the Linked Address breakpoint is CONSTRAINED UNPREDICTABLE. See Other usage constraints for Address breakpoints on page D2-1654.

- If a Linked Address breakpoint links to an Unlinked Context breakpoint, the Linked Address breakpoint never generates any Breakpoint exceptions.

- Multiple Linked Address breakpoints can link to a single Linked Context breakpoint.

  Note

  Multiple Linked watchpoints can also link to a single Linked Context breakpoint. Watchpoint exceptions on page D2-1657 describes watchpoints.

These rules mean that a single Linked Context breakpoint might be linked to by all, or any combination of, the following:

- Multiple Linked Address Match breakpoints.
- Multiple Linked watchpoints.

It is also possible that a Linked Context breakpoint might have no breakpoints or watchpoints linked to it.

Figure D2-2 on page D2-1645 shows an example of permitted breakpoint and watchpoint linking.
In Figure D2-2, each Linked Address breakpoint can only generate a Breakpoint exception if the comparisons made by both it, and the Linked Context breakpoint that it links, to are successful. Similarly, each Linked watchpoint can only generate a Watchpoint exception if the comparisons made by both it, and the Linked Context breakpoint that it links to, are successful.

**Breakpoint types defined by DBGBCRn_EL1.BT**

The following list provides more detail about each breakpoint type:

0b0000, **Unlinked Address Match breakpoint**

Generation of a Breakpoint exception depends on both:

- **DBGBCR<n>_EL1.{SSC, HMC, PMC}**. These define the execution conditions for which the breakpoint generates Breakpoint exceptions. See *Execution conditions for which a breakpoint generates Breakpoint exceptions* on page D2-1648.

- A successful address match, as described in *Breakpoint instruction address comparisons* on page D2-1650.

**DBGBCR<n>_EL1.LBN** for this breakpoint is ignored.
0b0001, Linked Address Match breakpoint

Generation of a Breakpoint exception depends on all of the following:

- DBGBCR<n>_EL1.{SSC, HMC, PMC} for this breakpoint. These define the execution conditions that the breakpoint generates Breakpoint exceptions for. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page D2-1648.
- A successful address match defined by this breakpoint, as described in Breakpoint instruction address comparisons on page D2-1650.
- A successful context match defined by the Linked Context breakpoint that this breakpoint links to.

DBGBCR<n>_EL1.LBN for this breakpoint selects the Linked Context breakpoint that this breakpoint links to.

0b0010, Unlinked Context ID Match breakpoint

BT == 0b0010 is a reserved value if the breakpoint is not a context-aware breakpoint.

For context-aware breakpoints, generation of a Breakpoint exception depends on both:

- DBGBCR<n>_EL1.{SSC, HMC, PMC}. These define the execution conditions for which the breakpoint generates Breakpoint exceptions. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page D2-1648.
- A successful Context ID match, as described in Breakpoint context comparisons on page D2-1651.

DBGBCR<n>_EL1.{LBN, BAS} for this breakpoint are ignored.

0b0011, Linked Context ID Match breakpoint

BT == 0b0011 is a reserved value if the breakpoint is not a context-aware breakpoint.

For context-aware breakpoints, one of the following applies:

- If no Linked breakpoints or Linked watchpoints link to this breakpoint, then the breakpoint does not generate any Breakpoint exceptions.
- Generation of a Breakpoint exception depends on both:
  - A successful instruction address match, defined by a Linked Address breakpoint that links to this breakpoint, see Breakpoint instruction address comparisons on page D2-1650.
  - A successful Context ID match defined by this breakpoint, as described in Breakpoint context comparisons on page D2-1651.

- Generation of a Watchpoint exception depends on both:
  - A successful data address match, defined by a Linked watchpoint that links to this breakpoint, see Watchpoint data address comparisons on page D2-1662.
  - A successful Context ID match defined by this breakpoint, as described in Breakpoint context comparisons on page D2-1651.

DBGBCR<n>_EL1.{LBN, SSC, HMC, BAS, PMC} for this breakpoint are ignored.

0b0100, Unlinked Address Mismatch breakpoint

BT == 0b0100 is a reserved value in stage 1 of an AArch64 translation regime. See Reserved BT values on page D2-1652.

0b0100, Unlinked Address Mismatch breakpoint on page G2-3943 describes the behavior of Address Mismatch breakpoints in stage 1 of an AArch32 translation regime.

0b0101, Linked Address Mismatch breakpoint

BT == 0b0101 is a reserved value in stage 1 of an AArch64 translation regime. See Reserved BT values on page D2-1652.

0b0101, Linked Address Mismatch breakpoint on page G2-3944 describes the behavior of Address Mismatch breakpoints in stage 1 of an AArch32 translation regime.
0b1000, Unlinked VMID Match breakpoint
BT == 0b1000 is a reserved value if either:
• The breakpoint is not a context-aware breakpoint.
• EL2 is not implemented.

For context-aware breakpoints, generation of a Breakpoint exception depends on both:
• DBGBCR<n>_EL1.{{SSC, HMC, PMC}. These define the execution conditions for which the breakpoint generates Breakpoint exceptions. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page D2-1648.
• A successful VMID match, as described in Breakpoint context comparisons on page D2-1651.

DBGBCR<n>_EL1.{{LBN, BAS} for this breakpoint are ignored.

0b1001, Linked VMID Match breakpoint
BT == 0b1000 is a reserved value if either:
• The breakpoint is not a context-matching breakpoint.
• EL2 is not implemented.

For context-aware breakpoints, one of the following applies:
• If no Linked breakpoints or Linked watchpoints link to this breakpoint, then the breakpoint does not generate any Breakpoint exceptions.
• Generation of a Breakpoint exception depends on both:
  — A successful instruction address match, defined by a Linked Address Match breakpoint that links to this breakpoint. See Breakpoint instruction address comparisons on page D2-1650.
  — A successful VMID match defined by this breakpoint, as described in Breakpoint context comparisons on page D2-1651.
• Generation of a Watchpoint exception depends on both:
  — A successful data address match, defined by a Linked watchpoint that links to this breakpoint, see Watchpoint data address comparisons on page D2-1662.
  — A successful VMID match defined by this breakpoint, as described in Breakpoint context comparisons on page D2-1651.

DBGBCR<n>_EL1.{{LBN, SSC, HMC, BAS, PMC} for this breakpoint are ignored.

0b1010, Unlinked Context ID and VMID Match breakpoint
BT == 0b1010 is a reserved value if either:
• The breakpoint is not a context-aware breakpoint.
• EL2 is not implemented.

For context-aware breakpoints, generation of a Breakpoint exception depends on all of the following:
• DBGBCR<n>_EL1.{{SSC, HMC, PMC}. These define the execution conditions that the breakpoint generates a Breakpoint exception for. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page D2-1648.
• A successful Context ID match, as described in Breakpoint context comparisons on page D2-1651.
• A successful VMID match.

Breakpoint context comparisons on page D2-1651 describes the requirements for a successful Context ID match and a successful VMID match.

DBGBCR<n>_EL1.{{LBN, BAS} for this breakpoint are ignored.
0b1011, Linked Context ID and VMID Match breakpoint

BT == 0b1011 is a reserved value if either:
- The breakpoint is not a context-aware breakpoint.
- EL2 is not implemented.

For context-aware breakpoints, one of the following applies:
- If no Linked breakpoints or Linked watchpoints link to this breakpoint, then the breakpoint does not generate any Breakpoint exceptions.
- Generation of a Breakpoint exception depends on all of the following:
  - A successful instruction address match, defined by a Linked Address breakpoint that links to this breakpoint, see Breakpoint instruction address comparisons on page D2-1650.
  - A successful Context ID match defined by this breakpoint, as described in Breakpoint context comparisons on page D2-1651.
  - A successful VMID match defined by this breakpoint.
- Generation of a Watchpoint exception depends on all of the following:
  - A successful data address match, defined by a Linked watchpoint that links to this breakpoint, see Watchpoint data address comparisons on page D2-1662.
  - A successful Context ID match defined by this breakpoint, as described in Breakpoint context comparisons on page D2-1651.
  - A successful VMID match defined by this breakpoint.

Breakpoint context comparisons on page D2-1651 describes the requirements for a successful Context ID match and a successful VMID match by this breakpoint.

DBGBCR<n>_EL1.{LBN, SSC, HMC, BAS, PMC} for this breakpoint are ignored.

---

**Note**

See Reserved DBGBCR<n>_EL1.BT values on page D2-1652 for the behavior of breakpoints programmed with reserved BT values.

---

### D2.9.3 Execution conditions for which a breakpoint generates Breakpoint exceptions

Each breakpoint can be programmed so that it only generates Breakpoint exceptions for certain execution conditions. For example, a breakpoint might be programmed to generate Breakpoint exceptions only when the PE is executing at EL0 in Secure state.

DBGBCR<n>_EL1.{SSC, HMC, PMC} defines the execution conditions the breakpoint generates Breakpoint exceptions for, as follows:

#### Security State Control, SSC

Controls whether the breakpoint generates Breakpoint exceptions only in Secure state, only in Non-secure state, or in both Security states.

---

**Note**

This is determined by the Security state of the PE, not from the NS attribute returned by the translation of the virtual address on which the breakpoint is set.

---

#### Higher Mode Control, HMC, and Privileged Mode Control, PMC

HMC and PMC together control which Exception levels the breakpoint generates Breakpoint exceptions in.

Table D2-11 on page D2-1649 shows the valid combinations of the values of HMC, SSC, and PMC, and for each combination shows which Exception levels breakpoints generate Breakpoint exceptions in.
In the table:

**Y or -**  
Means that a breakpoint programmed with the values of HMC, SSC, and PMC shown in that row:

- **Y** Can generate Breakpoint exceptions in that Exception level.
- **-** Cannot generate Breakpoint exceptions in that Exception level.

**Res**  
Means that the combination of HMC, SSC, and PMC is reserved. See Reserved \( \text{DBGBCR}<n>._\text{EL1.}[\text{SSC, HMC, PMC}] \) values on page D2-1652.

### Table D2-11 Summary of breakpoint HMC, SSC, and PMC encodings

<table>
<thead>
<tr>
<th>HMC</th>
<th>SSC</th>
<th>PMC</th>
<th>Security state the breakpoint is programmed to match in</th>
<th>EL3(^a)</th>
<th>EL2</th>
<th>EL1</th>
<th>EL0</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>No EL3</td>
<td>No EL3 and no EL2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>01</td>
<td>Both</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>01</td>
<td>Non-secure</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>01</td>
<td>Secure</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>01</td>
<td>Both</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>11</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>01</td>
<td>Non-secure</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>00</td>
<td>Secure</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>01</td>
<td></td>
<td>Y</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>11</td>
<td></td>
<td>Y</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>00</td>
<td>Non-secure</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>Res if no EL2(^b)</td>
</tr>
</tbody>
</table>

\(^a\) Debug exceptions are not generated at EL3 using AArch64. This means that these combinations of HMC, SSC, and PMC are only relevant if breakpoints cause entry to Debug state. Self-hosted debuggers must avoid combinations of HMC, SSC, and PMC that generate Breakpoint exceptions at EL3 using AArch64.

\(^b\) This encoding is only reserved when EL2 is not implemented, regardless of whether EL3 is implemented.

All combinations of HMC, SSC, and PMC that this table does not show are reserved. See Reserved \( \text{DBGBCR}<n>._\text{EL1.}[\text{SSC, HMC, PMC}] \) values on page D2-1652.
D2.9.4 Breakpoint instruction address comparisons

An address comparison is successful if bits [48:2] of the current instruction virtual address are equal to DBGBVR<\(n\)>_EL1[48:2].

--- Note ---

DBGBVR<\(n\)>_EL1 is a 64-bit register. The most significant bits of this register are sign-extension bits. DBGBVR<\(n\)>_EL1[1:0] are RES0 and are ignored.

If EL1 is using AArch64 and EL0 is using AArch32, A32 and T32 instructions can be executed in stage 1 of an AArch64 translation regime. In this case, the instruction addresses are zero-extended before comparison with the breakpoint.

Specifying the halfword-aligned address that an Address breakpoint matches on

For Address Match breakpoints, if the implementation supports AArch32 state, a debugger must program the Byte Address Selection field, DBGBCR<\(n\)>_EL1.BAS.

<table>
<thead>
<tr>
<th>BAS</th>
<th>Match instruction at</th>
<th>Constraint for debuggers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0011</td>
<td>DBGBCR&lt;(n)&gt;_EL1</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>0b1100</td>
<td>DBGBCR&lt;(n)&gt;_EL1 + 2</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>0b1111</td>
<td>DBGBCR&lt;(n)&gt;_EL1</td>
<td>Use for A64 and A32 instructions.</td>
</tr>
</tbody>
</table>

If the implementation is an AArch64-only implementation, all instructions are word-aligned and DBGBCR<\(n\)>_EL1.BAS is RES1.

Figure D2-3 on page D2-1651 shows a summary of when Address Match breakpoints programmed with particular BAS values generate Breakpoint exceptions. The figure contains four parts:

- A column showing the row number, on the left.
- An instruction set and instruction size table.
- A location of instruction figure.
- A BAS field values table, on the right.

To use the figure, read across the rows. For example, row 7 shows that a breakpoint with DBGBCR<\(n\)>_EL1.BAS programmed as either 0b0011 or 0b1111 generates Breakpoint exceptions for A64 instructions. A64 instructions are always at word-aligned addresses.

--- Note ---

To breakpoint on an A64 instruction, ARM recommends that the debugger programs DBGBCR<\(n\)>_EL1.BAS as 0b1111.

--- In the figure: ---

Yes means that the breakpoint generates a Breakpoint exception.

No means that the breakpoint does not generate a Breakpoint exception.

UNP means that it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception. See Other usage constraints for Address breakpoints on page D2-1654.
D2.9.5   Breakpoint context comparisons

The breakpoint type defined by DBGBCR<n>_EL1.BT determines what context comparison is required, if any. Table D2-13 shows the BT values that require a comparison, and the match required for the comparison to be successful.

Table D2-13 Breakpoint context comparison tests

<table>
<thead>
<tr>
<th>DBGBCRCR&lt;n&gt;.BT</th>
<th>Test required for successful context comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b001x</td>
<td>CONTEXTIDR_EL1 value matches DBGBVR&lt;n&gt;_EL1.ContextID value</td>
</tr>
<tr>
<td>0b100x</td>
<td>VTTBR_EL2.VMID value matches DBGBVR&lt;n&gt;_EL1.VMID value</td>
</tr>
<tr>
<td>0b101x</td>
<td>CONTEXTIDR_EL1 value matches DBGBVR&lt;n&gt;_EL1.ContextID value and</td>
</tr>
<tr>
<td></td>
<td>VTTBR_EL2.VMID value matches DBGBVR&lt;n&gt;_EL1.VMID value</td>
</tr>
</tbody>
</table>

No context comparison is required for other valid DBGBCR<n>.BT values.

Context breakpoints do not generate Breakpoint exceptions when execution is in EL2 using either Execution state, or when execution is in EL3 using AArch64.

The following Context breakpoint types do not generate Breakpoint exceptions in Secure state:
• VVID Match breakpoints.
• VVID and Context ID Match breakpoints.

--- Note ---
• For all Context breakpoints, DBGBCR<n>_EL1.BAS is RES1 and is ignored.
• For Linked Context breakpoints, DBGBCR<n>_EL1.{LBN, SSC, HMC, PMC} are RES0 and are ignored.

D2.9.6   Breakpoint usage constraints

See the following sections:
• Reserved DBGBCR<n>_EL1.BT values on page D2-1652.
• Reserved DBGBCR<n>_EL1.{SSC, HMC, PMC} values on page D2-1652.
Reserved DBGBCR<n>_EL1.BT values

Table D2-14 shows when particular DBGBCR<n>_EL1.BT values are reserved.

<table>
<thead>
<tr>
<th>BT value</th>
<th>Breakpoint type</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00lx</td>
<td>Context ID Match</td>
<td>For non context-aware breakpoints</td>
</tr>
<tr>
<td>0b01lx</td>
<td>Address Mismatch</td>
<td>In stage 1 of an AArch64 translation regime, or if EDSCR.HDE is 1 and halting is allowed</td>
</tr>
<tr>
<td>0b01lx</td>
<td>-</td>
<td>Always</td>
</tr>
<tr>
<td>0b10lx</td>
<td>VMID Match</td>
<td>For non context-aware breakpoints, or if EL2 is not implemented</td>
</tr>
<tr>
<td>0b11lx</td>
<td>Context ID and VMID Match</td>
<td>Always</td>
</tr>
</tbody>
</table>

If a breakpoint is programmed with one of these reserved BT values:

- The breakpoint must behave as if it is either:
  - Disabled.
  - Programmed with a BT value that is not reserved, other than for a direct or external read of DBGBCR<n>_EL1.
- For a direct or external read of DBGBCR<n>_EL1, if the reserved BT value:
  - Has no function for any execution conditions, the value read back is UNKNOWN.
  - Has a function for execution conditions other than the current execution conditions, the value read back is the value written. This permits software to save and restore the BT value so that the breakpoint functions for the other execution conditions.

The behavior of breakpoints with reserved BT values might change in future revisions of the architecture. For this reason, software must not rely on the behavior described here.

Reserved DBGBCR<n>_EL1.{SSC, HMC, PMC} values

Table D2-15 shows when particular combinations of DBGBCR<n>_EL1.{SSC, HMC, PMC} are reserved in stage 1 of an AArch64 translation regime.

<table>
<thead>
<tr>
<th>HMC, SSC, and PMC combination</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>All combinations with SSC set to 0b01 or 0b10.</td>
<td>When EL3 is not implemented and EL2 is implemented.</td>
</tr>
</tbody>
</table>
For all breakpoints except Linked Context breakpoints, if a breakpoint is programmed with one of these reserved combinations:

- If the reserved combination has a function for other execution conditions:
  - The breakpoint must behave as if it is disabled.
  - A direct or external read of `DBGBCR<n>_EL1.{SSC, HMC, PMC}` returns the values written. This means that software can save and restore the combination so that the breakpoint can function for the other execution conditions.

- If the reserved combination does not have a function for other execution conditions:
  - It must behave either as if it is programmed with a combination that is not reserved or as if it is disabled.
  - A direct or external read of `DBGBCR<n>_EL1.{SSC, HMC, PMC}` returns UNKNOWN values.

If the breakpoint is a Linked Context breakpoint, then:

- The values of HMC, SSC, and PMC are ignored.
- A direct or external read of `DBGBCR<n>_EL1.{SSC, HMC, PMC}` returns UNKNOWN values.

The behavior of breakpoints with reserved combinations of HMC, SSC, and PMC might change in future revisions of the architecture. For this reason, software must not rely on the behavior described here.

### Reserved DBGBCR<n>._EL1.BAS values

In an AArch64-only implementation, `DBGBCR<n>._EL1.BAS` for all breakpoints is RES1.

Otherwise:

**For all Context breakpoints**

`DBGBCR<n>._EL1.BAS` is RES1 and is ignored.

**For all Address breakpoints**

Table D2-12 on page D2-1650 gives the valid values of the `DBGBCR<n>._EL1.BAS` field.

If a breakpoint is programmed with a reserved BAS value:

- The breakpoint must behave as if it is either:
  - Disabled.
  - Programmed with a BAS value that is not reserved, other than for a direct or external read of `DBGBCR<n>._EL1`.

- A direct or external read of `DBGBCR<n>._EL1.BAS` returns an UNKNOWN value.

Software must not rely on these properties as the behavior of reserved values might change in a future revision of the architecture.

---

Table D2-15 Reserved HMC, SSC, and PMC combinations (continued)

<table>
<thead>
<tr>
<th>HMC, SSC, and PMC combination</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any combination where HMC or SSC is nonzero, except for the combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When both of EL2 and EL3 are not implemented</td>
</tr>
<tr>
<td>The combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When EL2 is not implemented</td>
</tr>
<tr>
<td>Combinations not included in Table D2-11 on page D2-1649.</td>
<td>Always</td>
</tr>
</tbody>
</table>
Reserved DBGBCR<n>_EL1.LBN values

For all Context breakpoints

DBGBCR<n>_EL1.LBN reads UNKNOWN and its value is ignored.

For Linked Address breakpoints

A Linked Address breakpoint must link to a context-aware breakpoint. For a Linked Address breakpoint, any DBGBCR<n>_EL1.LBN value that is not for a context-aware breakpoint is reserved.

If a Linked Address breakpoint links to a breakpoint that is not implemented, or that is not context-aware, then reads of DBGBCR<n>_EL1.LBN return an UNKNOWN value and behavior is CONSTRAINED UNPREDICTABLE. The Linked Address breakpoint behaves as if it is either:

• Disabled.
• Linked to an UNKNOWN context-aware breakpoint.

If a Linked Address breakpoint links to a breakpoint that is implemented and that is context-aware, but that is either not enabled or not programmed as a Linked Context breakpoint, it behaves as if it is disabled.

For Unlinked Address breakpoints

DBGBCR<n>_EL1.LBN reads UNKNOWN and its value is ignored.

Other usage constraints for Address breakpoints

For all Address breakpoints

• DBGBVR<n>_EL1[1:0] are RES0 and are ignored.
• If the implementation supports AArch32 state:
  — For 32-bit instructions, if a breakpoint matches on the address of the second halfword but not the address of the first halfword, it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception.
  — If DBGBCR<n>.BAS is 0b1111, it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception for a T32 instruction starting at address ((DBGBVR<n>[48:2]:00) + 2). For T32 instructions, ARM recommends that the debugger programs the BAS field with either 0b0011 or 0b1100.

Other usage constraints for Context breakpoints

For all Context breakpoints

Any bits of DBGBVR<n>_EL1 that are not used to specify Context ID or VMID are RES0 and are ignored.

For Linked Context breakpoints

If no Linked Address breakpoints or Linked watchpoints link to a Linked Context breakpoint, the Linked Context breakpoint does not generate any Breakpoint exceptions.
### D2.9.7 Exception syndrome information and preferred return address

See the following:
- Exception syndrome information.
- Preferred return address.

#### Exception syndrome information

On taking a Breakpoint exception, the PE records information about the exception in the Exception Syndrome Register (ESR) at the Exception level the exception is taken to. The ESR used is one of:
- ESR_EL1.
- ESR_EL2.

--- Note ---

Breakpoint exceptions cannot be taken to EL3 using AArch64.

---

Table D2-16 shows the information that the PE records.

<table>
<thead>
<tr>
<th>ESR_ELx field</th>
<th>Information recorded in ESR_EL1 or ESR_EL2.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>The PE sets this to:</td>
</tr>
<tr>
<td></td>
<td>• 0x30, if the exception was taken from a lower Exception level.</td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>The PE sets this to 1.</td>
</tr>
<tr>
<td>Instruction Specific Syndrome, ISS</td>
<td>ISS[24:6] RES0.</td>
</tr>
<tr>
<td></td>
<td>ISS[5:0] Instruction Fault Status Code (IFSC). The PE sets this to the code for a debug exception, 0b100010.</td>
</tr>
</tbody>
</table>

#### Preferred return address

The preferred return address of a Breakpoint exception is the address of the instruction that was not executed because the PE took the Breakpoint exception instead.

This means that the preferred return address is the address of the instruction that caused the exception.

### D2.9.8 Pseudocode description of Breakpoint exceptions taken from AArch64 state

**AArch64.BreakpointValueMatch()** tests the value in DBGBVR<n>_EL1.

**AArch64.StateMatch()** tests the values in DBGBCR<n>_EL1.{SSC, HMC, PMC} and, if the breakpoint links to a Linked Context breakpoint, also tests the Linked Context breakpoint.

For a watchpoint, **AArch64.StateMatch()** tests the values in DBGWCR<n>_EL1.{SSC, HMC, PAC} and, if the watchpoint links to a Linked Context breakpoint, also tests the Linked Context breakpoint.

**AArch64.BreakpointMatch()** tests a committed instruction against all breakpoints.

AArch64.CheckBreakpoint() generates a Breakpoint exception if all of the following are true:
- MDSCR_EL1.MDE is 1.
- Debug exceptions are enabled from the current Exception level and Security state. See Enabling debug exceptions from the current Exception level and Security state on page D2-1633.
- All of the conditions required for Breakpoint exception generation are met. See About Breakpoint exceptions on page D2-1641.
___ Note  ________

AArch64.CheckBreakpoint() might halt the PE and cause it to enter Debug state. External debug uses Debug state.

AArch64.BreakpointException() is called to generate a Breakpoint exception.

These functions are defined in Chapter J1 ARMv8 Pseudocode.
D2.10 Watchpoint exceptions

This section describes Watchpoint exceptions in stage 1 of an AArch64 translation regime.

The PE is using an AArch64 translation regime when it is executing either:
- In an Exception level that is using AArch64.
- At EL0 using AArch32 when EL1 is using AArch64.

This section contains the following subsections:
- About Watchpoint exceptions.
- Watchpoint types and linking of watchpoints on page D2-1659.
- Execution conditions for which a watchpoint generates Watchpoint exceptions on page D2-1660.
- Watchpoint data address comparisons on page D2-1662.
- Determining the memory location that caused a Watchpoint exception on page D2-1665.
- Watchpoint behavior on other instructions on page D2-1666.
- Watchpoint usage constraints on page D2-1667.
- Exception syndrome information and preferred return address on page D2-1669.
- Pseudocode description of Watchpoint exceptions taken from AArch64 state on page D2-1670.

D2.10.1 About Watchpoint exceptions

A watchpoint is an event that results from the execution of an instruction, based on a data address. Watchpoints are also known as data breakpoints.

A watchpoint operates as follows:

1. A debugger programs the watchpoint with a data address, or a data address range.
2. The watchpoint generates a Watchpoint debug event on an access to the address, or any address in the address range.

A watchpoint never generates a Watchpoint debug event on an instruction fetch.

An implementation can include between 2-16 watchpoints. In an implementation, ID_AA64DFR0_EL1.WRPs shows how many are implemented.

To use an implemented watchpoint, a debugger programs the following registers for the watchpoint:

- The Watchpoint Control Register, DBGWCR<\n>_EL1. This contains controls for the watchpoint, for example an enable control.
- The Watchpoint Value Register, DBGWVR<\n>_EL1. This holds the data virtual address used for watchpoint matching.

These registers are numbered, so that:
- DBGWCR1_EL1 and DBGWVR1_EL1 are for watchpoint number one.
- DBGWCR2_EL2 and DBGWVR2_EL1 are for watchpoint number two.
- …
- …
- DBGWCR<\n>_EL1 and DBGWVR<\n>_EL1 are for watchpoint number n.

A watchpoint can:
- Be programmed to generate Watchpoint debug events on read accesses only, on write accesses only, or on both types of access.
- Link to a Linked Context breakpoint, so that a Watchpoint debug event is only generated if the PE is in a particular context when the address match occurs.
A single watchpoint can be programmed to match on one or more address bytes. A watchpoint generates a Watchpoint debug event on an access to any byte that it is watching. The number of bytes a watchpoint is watching is either:

- One to eight bytes, provided that these bytes are contiguous and that they are all in the same naturally-aligned doubleword. A debugger uses the Byte Address Select field, DBGWCR<\text{n}>_EL1.BAS, to select the bytes. See Programming a watchpoint with eight bytes or fewer on page D2-1663.

- Eight bytes to 2GB, provided that both of the following are true:
  - The number of bytes is a power-of-two.
  - The range starts at an address that is aligned to the range size.

A debugger uses the MASK field, DBGWCR<\text{n}>_EL1.MASK, to program a watchpoint with eight bytes to 2GB. See Programming a watchpoint with eight or more bytes on page D2-1664.

A debugger must use either the BAS field or the MASK field. If it uses both, whether the watchpoint generates Watchpoint debug events is CONSTRAINED UNPREDICTABLE. See Programming dependencies of the BAS and MASK fields on page D2-1668.

For each memory access, all of the watchpoints are tested. When a watchpoint is tested, it generates a Watchpoint debug event if all of the following are true:

- The watchpoint is enabled. That is, the watchpoint enable control for it, DBGWCR<\text{n}>_EL1.E, is 1.
- The conditions specified in the DBGWCR<\text{n}>_EL1 are met.
- The comparison with the address held in the DBGWVR<\text{n}>_EL1 is successful.
- If the watchpoint links to a Linked Context breakpoint, the comparison or comparisons made by the Linked Context breakpoint also are successful. See Figure D2-2 on page D2-1645. See also Breakpoint context comparisons on page D2-1651.
- The instruction that initiates the memory access is committed for execution.
- The instruction that initiates the memory access passes its condition code check.

If halting is allowed and EDSCR.HDE is 1, Watchpoint debug events cause entry to Debug state. Otherwise, if debug exceptions are:

- Enabled, Watchpoint debug events generate Watchpoint exceptions.
- Disabled, Watchpoint debug events are ignored.

--- Note ---

The remainder of this Watchpoint Exceptions section, including all subsections, describes watchpoints as generating Watchpoint exceptions.

However, the behavior described also applies if watchpoints are causing entry to Debug state.

---

*The debug exception enable controls on page D2-1630 describes the enable controls for Watchpoint debug events.*
D2.10 Watchpoint exceptions

D2.10.2 Watchpoint types and linking of watchpoints

When a debugger programs a watchpoint, it must program that watchpoint so that it is either:

• Used in isolation. In this case, the watchpoint is called an Unlinked watchpoint.
• Enabled for linking to a Linked Context breakpoint. In this case, the watchpoint is called a Linked watchpoint.

When a Linked watchpoint links to a Linked Context breakpoint, the Linked watchpoint only generates a Watchpoint exception if the PE is in a particular context when the data address match occurs. For example, a debugger might:

1. Program watchpoint number one with a data address.
2. Program breakpoint number five to be a Linked VMID Match breakpoint.
3. Link the watchpoint and the breakpoint together. A Watchpoint exception is only generated if both the data address matches and the VMID matches.

The Watchpoint Type field for a watchpoint, DBGWCR<n>_EL1.WT, controls whether the watchpoint is enabled for linking. If DBGWCR<n>_EL1.WT is 1, the watchpoint is enabled for linking.

Rules for linking watchpoints

The rules for watchpoint linking are as follows:

• Only Linked watchpoints can be linked.
• A Linked watchpoint can link to any type of Linked Context breakpoint. The Linked Breakpoint Number field, DBGWCR<n>_EL1.LBN, for the Linked watchpoint specifies the particular Linked Context breakpoint that the Linked watchpoint links to, and:
  — DBGWCR<n>_EL1.WT.{SSC, HMC, PAC} for the Linked watchpoint defines the execution conditions that the watchpoint generates Watchpoint exceptions for. See Execution conditions for which a watchpoint generates Watchpoint exceptions on page D2-1660.
  — DBGBCR<n>_EL1.{SSC, HMC, PMC} for the Linked Context breakpoint are ignored.
• A Linked watchpoint cannot link to another watchpoint. The LBN field can therefore only specify a breakpoint.
• If a Linked watchpoint links to a breakpoint that is not context-aware, the behavior of the Linked watchpoint is CONSTRAINED UNPREDICTABLE. See Watchpoint usage constraints on page D2-1667.
• If a Linked watchpoint links to an Unlinked Context breakpoint, the Linked watchpoint never generates any Watchpoint exceptions.
• Multiple Linked watchpoints can link to a single Linked Context breakpoint.

Note

Multiple Address breakpoints can also link to a single Linked Context breakpoint. Breakpoint exceptions on page D2-1641 describes breakpoints.

Figure D2-2 on page D2-1645 shows an example of permitted watchpoint linking.
D2.10.3  **Execution conditions for which a watchpoint generates Watchpoint exceptions**

Each watchpoint can be programmed so that it only generates Watchpoint exceptions for certain execution conditions. For example, a watchpoint might be programmed to generate Watchpoint exceptions only when the PE is executing at EL2 in Non-secure state.

**DBGWCR<\n> EL1. {SSC, HMC, PAC}** define the execution conditions a watchpoint generates Watchpoint exceptions for, as follows:

**Security State Control, SSC**

Controls whether the watchpoint generates Watchpoint exceptions only in Secure state, only in Non-secure state, or in both Security states.

--- **Note** ---

This is determined by the Security state of the PE, not from the NS attribute returned by the translation of the virtual address on which the watchpoint is set.

---

**Higher Mode Control, HMC, and Privileged Access Control, PAC**

HMC and PAC together control which Exception levels the watchpoint generates Watchpoint exceptions in.

The PAC control relates to the privilege of the memory access, not to the Exception level at which the access was made.

--- **Note** ---

This means that, if the PE executes a Load unprivileged or Store unprivileged instruction at EL1, the resulting data access triggers a watchpoint only if both:

- PAC is programmed to a value that generates watchpoints on EL0 accesses.
- All other conditions for generating the watchpoint are met.

Example A64 Load unprivileged and Store unprivileged instructions are **LDTR** and **STTR**.

Table D2-17 on page D2-1661 shows the valid combinations of HMC, SSC, and PAC, and for each combination shows which Exception levels watchpoints generate Watchpoint exceptions in.

In the table:

**Y or -**

Y or - Means that a watchpoint programmed with the values of HMC, SSC, and PAC shown in that row:

Y  Can generate Watchpoint exceptions in that Exception level.
-  Cannot generate Watchpoint exceptions in that Exception level.

Res  Means that the combination of HMC, SSC, and PAC is reserved. See *Reserved DBGWCR<\n> EL1. {SSC, HMC, PAC} values* on page D2-1667.
Table D2-17 Summary of watchpoint HMC, SSC, and PAC encodings

<table>
<thead>
<tr>
<th>HMC</th>
<th>SSC</th>
<th>PAC</th>
<th>Security state the watchpoint is programmed to match in</th>
<th>EL3</th>
<th>EL2</th>
<th>EL1</th>
<th>EL0</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>01</td>
<td>Both</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>11</td>
<td></td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>01</td>
<td>Non-secure</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>11</td>
<td></td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>01</td>
<td>Secure</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>11</td>
<td></td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>01</td>
<td>Both</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>11</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>01</td>
<td>Non-secure</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>00</td>
<td>Secure</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>01</td>
<td></td>
<td>Y</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>11</td>
<td></td>
<td>Y</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
</tr>
</tbody>
</table>
| 1   | 11  | 00  | Non-secure                                       | -   | Y   | -   | -   | Res if no EL2

a. Debug exceptions are not generated at EL3 using AArch64. This means that these combinations of HMC, SSC, and PAC are only relevant if watchpoints cause entry to Debug state. Self-hosted debuggers must avoid combinations of HMC, SSC, and PMC that generate Watchpoint exceptions at EL3 using AArch64.

b. This encoding is only reserved when EL2 is not implemented, regardless of whether EL3 is implemented.

All combinations of HMC, SSC, and PAC that this table does not show are reserved. See Reserved DBGWCR<<n> EL1 [SSC, HMC, PAC] values on page D2-1667.
D2.10.4 Watchpoint data address comparisons

An address comparison is successful if bits [48:2] of the current data virtual address are equal to DBGWVR<n>_EL1[48:2], taking into account all of the following:

• The size of the access. See Size of the data access.
  If EL1 is using AArch64 and EL0 is using AArch32, AArch32 instructions can be executed in stage 1 of an AArch64 translation regime. In this case, data addresses are zero-extended before comparison with the watchpoint.

• The bytes selected by DBGWVR<n>_EL1.BAS. See Programming a watchpoint with eight bytes or fewer on page D2-1663.

• Any address ranges indicated by DBGWVR<n>_EL1.MASK. See Programming a watchpoint with eight or more bytes on page D2-1664.

--- Note ---

• DBGWVR<n>_EL1 is a 64-bit register. The most significant bits of this register are sign-extension bits.
• DBGWVR<n>_EL1[1:0] are RES0 and are ignored

Size of the data access

Because watchpoints can be programmed to generate Watchpoint exceptions on individual bytes, the size of each data access must be taken into account. See Example D2-1.

Example D2-1

1. A debugger programs a watchpoint to generate Watchpoint exceptions only when the byte at address 0x1009 is accessed.
2. The PE accesses the unaligned doubleword starting at address 0x1003.

In this scenario, the watchpoint must generate a Watchpoint exception.

The size of data accesses initiated by DC ZVA instructions is the DC ZVA block size that DCZID_EL0.BS defines.

The size of data accesses initiated by DC IVAC instructions is an IMPLEMENTATION DEFINED size that is both:

• From the inclusive range between:
  — The size that CTR_EL0.DminLine defines.
  — 2KB.
• A power-of-two.

For both of these instructions:

• The lowest address accessed by the instruction is the address supplied to the instruction, rounded down to the nearest multiple of the access size initiated by that instruction.

• The highest address accessed is (size - 1) bytes above the lowest address accessed.

See also, Watchpoint behavior on accesses by the DC IVAC instruction and the DC ZVA instruction on page D2-1666.
Programming a watchpoint with eight bytes or fewer

The Byte Address Select field, DBGWCR<n>_EL1.BAS, selects which bytes in the doubleword starting at the address contained in the DBGWVR<n>_EL1 the watchpoint generates Watchpoint exceptions for.

If the address programmed into the DBGWVR<n>_EL1 is:

- Doubleword-aligned:
  - All eight bits of DBGWCR<n>_EL1.BAS are used, and the descriptions given in Table D2-18 apply.
- Word-aligned but not doubleword-aligned:
  - Only DBGWCR<n>_EL1.BAS[3:0] are used, and the descriptions given in Table D2-19 apply. In this case, DBGWCR<n>_EL1.BAS[7:4] are RES0.

Table D2-18 Supported BAS values when the DBGWVRn_EL1 address alignment is doubleword

<table>
<thead>
<tr>
<th>BAS value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00000000</td>
<td>Watchpoint never generates a Watchpoint exception.</td>
</tr>
<tr>
<td>BAS[0] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:000 is accessed.</td>
</tr>
<tr>
<td>BAS[1] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:001 is accessed.</td>
</tr>
<tr>
<td>BAS[2] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:010 is accessed.</td>
</tr>
<tr>
<td>BAS[3] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:011 is accessed.</td>
</tr>
<tr>
<td>BAS[4] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:100 is accessed.</td>
</tr>
<tr>
<td>BAS[5] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:101 is accessed.</td>
</tr>
<tr>
<td>BAS[6] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:110 is accessed.</td>
</tr>
<tr>
<td>BAS[7] == 1</td>
<td>Generates a Watchpoint exception if the byte at address DBGWVR&lt;n&gt;_EL1[48:3]:111 is accessed.</td>
</tr>
</tbody>
</table>

Table D2-19 Supported BAS values when the DBGWVRn_EL1 address alignment is word

<table>
<thead>
<tr>
<th>BAS valuea</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00000000</td>
<td>Watchpoint never generates a Watchpoint exception</td>
</tr>
<tr>
<td>BAS[0] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;_EL1[48:2]:00 is accessed.</td>
</tr>
<tr>
<td>BAS[1] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;_EL1[48:2]:01 is accessed.</td>
</tr>
<tr>
<td>BAS[2] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;_EL1[48:2]:10 is accessed.</td>
</tr>
<tr>
<td>BAS[3] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;_EL1[48:2]:11 is accessed.</td>
</tr>
</tbody>
</table>

a. DBGWCR<n>_EL1.BAS[7:4] are RES0.

If the BAS field is programmed with more than one byte, the bytes that it is programmed with must be contiguous. For watchpoint behavior when its BAS field is programmed with non-contiguous bytes, see Other usage constraints on page D2-1669.

When programming the BAS field with anything other than 0b1111111, a debugger must program DBGWCR<n>_EL1.MASK to be 0b00000. See Programming dependencies of the BAS and MASK fields on page D2-1668.
A watchpoint generates a Watchpoint exception whenever a watched byte is accessed, even if:

- The access size is smaller or larger than the address region being watched.
- The access is misaligned, and the base address of the access is not in the doubleword or word of memory addressed by the DBGWVR<\(n\>_\_EL1[48:3]. See Example D2-1 on page D2-1662.

The following are some example configurations of the BAS field:

- To program a watchpoint to generate a Watchpoint exception on the byte at address \(0x1003\), program:
  - DBGWVR<\(n\>_\_EL1 with \(0x1000\).
  - DBGWCR<\(n\>_\_EL1.BAS to be \(0b00001000\).

- To program a watchpoint to generate a Watchpoint exception on the bytes at addresses \(0x2003\), \(0x2004\) and \(0x2005\), program:
  - DBGWVR<\(n\>_\_EL1 with \(0x2000\).
  - DBGWCR<\(n\>_\_EL1.BAS to be \(0b00111000\).

- If the address programmed into the DBGWVR<\(n\>_\_EL1 is doubleword-aligned:
  - To generate a Watchpoint exception when any byte in the word starting at the doubleword-aligned address is accessed, program DBGWCR<\(n\>_\_EL1.BAS to be \(0b00000111\).
  - To generate a Watchpoint exception when any byte in the word starting at address DBGWVR<\(n\>_\_EL1[31:3]:100 is accessed, program DBGWCR<\(n\>_\_EL1.BAS to be \(0b11110000\).

Note

ARM deprecates programming a DBGWVR<\(n\>_\_EL1 with an address that is not doubleword-aligned.

---

Programming a watchpoint with eight or more bytes

A debugger can use the MASK field, DBGWCR<\(n\>_\_EL1.MASK, to program a single watchpoint with a data address range. The range must meet all of the following criteria:

- It is a size that is:
  - A power-of-two.
  - A minimum of eight bytes.
  - A maximum of 2GB.

- It starts at an address that is aligned to the size.

The MASK field specifies the number of least significant data address bits that must be masked. Up to 31 least significant bits can be masked:

<table>
<thead>
<tr>
<th>MASK</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00000</td>
<td>No bits are masked.</td>
</tr>
<tr>
<td>0b00001</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0b00010</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0b00011</td>
<td>Three least significant bits are masked.</td>
</tr>
<tr>
<td>0b00100</td>
<td>Four least significant bits are masked.</td>
</tr>
<tr>
<td>0b00101</td>
<td>Five least significant bits are masked.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>0b11111</td>
<td>31 least significant bits are masked.</td>
</tr>
</tbody>
</table>
If \( n \) least significant address bits are masked, the watchpoint generates a Watchpoint exception on all of the following:

- Address \( \text{DBGWVR}_{n}\_\text{EL1}[48:4]:0000 \)
- Address \( \text{DBGWVR}_{n}\_\text{EL1}[48:4]:1111 \)
- Any address between these two addresses.

For example, if the four least significant address bits are masked, Watchpoint exceptions are generated for all addresses between \( \text{DBGWVR}_n\_\text{EL1}[48:4]:0000 \) and \( \text{DBGWVR}_n\_\text{EL1}[48:4]:1111 \), including these addresses.

**Note**

- The 17 most significant bits cannot be masked. This means that the full address cannot be masked.
- For watchpoint behavior when its MASK field is programmed with a reserved value, see Reserved \( \text{DBGWCR}_n\_\text{EL1}.\text{MASK} \) values on page D2-1668.

When masking address bits, a debugger must both:

- Program \( \text{DBGWCR}_n\_\text{EL1}.\text{BAS} \) to be \( \text{11111111} \). See Programming dependencies of the BAS and MASK fields on page D2-1668.
- In the \( \text{DBGWVR}_n\_\text{EL1} \), set the masked address bits to 0. For watchpoint behavior when any of the masked address bits are not 0, see Other usage constraints on page D2-1669.

### D2.10.5 Determining the memory location that caused a Watchpoint exception

On taking a Watchpoint exception, the PE records an address in a Fault Address Register that the debugger can use to determine the memory location that triggered the watchpoint.

The Fault Address Register (FAR) used is either:

- \( \text{FAR}_\text{EL1} \), if the exception is taken to EL1.
- \( \text{FAR}_\text{EL2} \), if the exception is taken to EL2.

In cases where one instruction triggers multiple watchpoints, only one address is recorded.

On entering Debug state on a Watchpoint debug event, the PE records the address in the EDWAR.

For more information, see the subsections that follow. These are:

- Address recorded for Watchpoint exceptions generated by instructions other than Data Cache instructions
- Address recorded for Watchpoint exceptions generated by Data Cache instructions on page D2-1666

#### Address recorded for Watchpoint exceptions generated by instructions other than Data Cache instructions

The address recorded must be both:

- From the inclusive range between:
  - The lowest address accessed by the memory access that triggered the watchpoint.
  - The highest watchpointed address accessed by the memory access. A watchpointed address is an address that the watchpoint is watching.

- Within a naturally-aligned block of memory that is all of the following:
  - A power-of-two size.
  - No larger than the DC ZVA block size.
  - Contains a watchpointed address accessed by the memory access.

The size of the block is IMPLEMENTATION DEFINED. There is no architectural means of discovering the size.
A debugger programs a watchpoint to generate a Watchpoint exception on any access to the byte 0x8019.

An A32 load multiple instruction then loads nine registers starting from address 0x8004 upwards. This triggers the watchpoint.

If the DC ZVA block size is:
- 32 bytes, the address that the PE records must be between 0x8004 and 0x8019 inclusive.
- 16 bytes, the address that the PE records must be between 0x8010 and 0x8019 inclusive.

### Address recorded for Watchpoint exceptions generated by Data Cache instructions

The address recorded is the address passed to the instruction. This means that the address recorded might be higher than the address of the location that triggered the watchpoint.

#### D2.10.6 Watchpoint behavior on other instructions

Under normal operating conditions, the following do not generate Watchpoint exceptions:

- Instruction cache maintenance instructions.
- Address translation instructions.
- TLB maintenance instructions.
- Prefetch memory instructions.
- All data cache maintenance instructions except DC IVAC.

However, the debug architecture allows for IMPLEMENTATION DEFINED controls, such as those in ACTLR registers, to enable watchpoints on an IMPLEMENTATION DEFINED subset of these instructions. Whether a watchpoint treats the instruction as a load or a store, and the access size of instruction cache, address translation, and TLB operations are IMPLEMENTATION DEFINED.

The access size of the IMPLEMENTATION DEFINED instruction cache, address translation, and TLB operations which generate Watchpoint exceptions are IMPLEMENTATION DEFINED.

---

**Note**

The DC ZVA instruction is not a data cache maintenance instruction.

See also the following subsections:

- Watchpoint behavior on accesses by Store-Exclusive instructions.
- Watchpoint behavior on accesses by the DC IVAC instruction and the DC ZVA instruction.

#### Watchpoint behavior on accesses by Store-Exclusive instructions

If a watchpoint matches on a data access caused by a Store-Exclusive instruction, then:

- If the store fails because an exclusive monitor does not permit it, it is IMPLEMENTATION DEFINED whether the watchpoint generates a Watchpoint exception.
- Otherwise, the watchpoint generates a Watchpoint exception.

#### Watchpoint behavior on accesses by the DC IVAC instruction and the DC ZVA instruction

DC IVAC and DC ZVA operations are treated as data stores. This means that for a watchpoint to match on an access caused by one of these instructions, the debugger must program DBGWCR<n>_EL1.LSC to be one of the following:

10 Match on data stores.
Match on data stores and data loads.

--- Note ---
For the size of data accesses performed by the DC IVAC instruction and the DC ZVA instruction, see Watchpoint data address comparisons on page D2-1662. The size of all data accesses must be considered because watchpoints can be programmed to match on individual bytes.

D2.10.7 Watchpoint usage constraints

See the following:

- Reserved DBGWCR<n>_EL1.{SSC, HMC, PAC} values.
- Reserved DBGWCR<n>_EL1.LBN values.
- Programming dependencies of the BAS and MASK fields on page D2-1668.
- Reserved DBGWCR<n>_EL1.BAS values on page D2-1668.
- Reserved DBGWCR<n>_EL1.MASK values on page D2-1668.
- Other usage constraints on page D2-1669.

Reserved DBGWCR<n>_EL1.{SSC, HMC, PAC} values

Table D2-20 shows when particular combinations of DBGWCR<n>_EL1.{SSC, HMC, PAC} are reserved.

<table>
<thead>
<tr>
<th>HMC, SSC, and PMC combination</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>All combinations with SSC set to 0b01 or 0b10.</td>
<td>When EL3 is not implemented and EL2 is implemented.</td>
</tr>
<tr>
<td>All combinations where HMC or SSC is nonzero, except for the combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When both of EL2 and EL3 are not implemented.</td>
</tr>
<tr>
<td>The combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When EL2 is not implemented.</td>
</tr>
<tr>
<td>Combinations not included in Table D2-17 on page D2-1661.</td>
<td>Always</td>
</tr>
</tbody>
</table>

If a watchpoint is programmed with one of these reserved combinations:

- The watchpoint must behave as if it is either:
  - Disabled.
  - Programmed with a combination that is not reserved, other than for a direct or external read of DBGWCR<n>_EL1.
- For a direct or external read of DBGWCR<n>_EL1, if the reserved combination:
  - Has no function for any execution conditions, the value read back for each of SSC, HMC, and PMC is UNKNOWN.
  - Has a function for execution conditions other than the current execution conditions, the value read back is the value written. This permits software to save and restore the combination so that the watchpoint functions for the other execution conditions.

The behavior of watchpoints with reserved combinations of SSC, HMC, and PAC might change in future revisions of the architecture. For this reason, software must not rely on the behavior described here.

Reserved DBGWCR<n>_EL1.LBN values

For Linked Watchpoints

A Linked watchpoint must link to a context-aware breakpoint. For a Linked watchpoint, any DBGWCR<n>_EL1.LBN value that is not for a context-aware breakpoint is reserved.
If a Linked watchpoint links to a breakpoint that is not implemented, or that is not context-aware, then reads of DBGWCR<n>_EL1.LBN return an UNKNOWN value and the behavior is CONSTRAINED UNPREDICTABLE. The Linked watchpoint behaves as if it is either:

- Disabled
- Linked to an UNKNOWN context-aware breakpoint.

If a Linked watchpoint links to a breakpoint that is implemented and is context-aware, but that is either not enabled or not programmed as a Linked Context breakpoint, it behaves as if it is disabled.

For Unlinked Watchpoints

For Unlinked watchpoints, DBGWCR<n>_EL1.LBN reads UNKNOWN and its value is ignored.

Programming dependencies of the BAS and MASK fields

When programming a watchpoint, a debugger must use either:

- The MASK field, to program the watchpoint with an address range that can be eight bytes to 2GB.
- The BAS field, to select which bytes in the doubleword or word starting at the address contained in the DBGWVR<n>_EL1 the watchpoint must generate Watchpoint exceptions for.

If the debugger uses the:

- MASK field, it must program BAS to be 0b11111111, so that all bytes in the doubleword or word are selected.
- BAS field, it must program MASK to be 0b000000, so that the MASK field does not indicate any address ranges.

If an enabled watchpoint has a MASK field that is non-zero and a BAS field that is not set to 0b11111111, then for each byte in the address range, it is CONSTRAINED UNPREDICTABLE whether or not a Watchpoint exception is generated.

Reserved DBGWCR<n>_EL1.BAS values

The BAS field must be programmed with a value \text{Zeros}(8-n-m):\text{Ones}(n):\text{Zeros}(m), where:

- \( n \) is a non-zero positive integer less-than-or-equal-to 8.
- \( m \) is a positive integer less-than 8.
- \( n+m \) is less-than-or-equal-to 8.

All other values are reserved.

\textbf{Note}

If \( x \) is zero, then \text{Zeros}(x) is an empty bitstring.

If DBGWVR<n>_EL1[2] is 1, DBGWCR<n>_EL1.BAS[7:4] are RES0 and are ignored.

If a watchpoint is programmed with a reserved BAS value:

- It is CONSTRAINED UNPREDICTABLE whether the watchpoint generates a Watchpoint exception for each byte in the doubleword or word of memory addressed by the DBGWVR<n>_EL1.
- A direct or external read of DBGWCR<n>_EL1.BAS returns an UNKNOWN value.

Software must not rely on these properties as the behavior of reserved values might change in a future revision of the architecture.

Reserved DBGWCR<n>_EL1.MASK values

If a watchpoint is programmed with a reserved MASK value:

- The watchpoint must behave as if it is either:
  - Disabled.
— Programmed with an UNKNOWN value that is not reserved, that might be 0b00000, other than for a direct or external read of DBGWCR<n>_EL1.

- A direct or external read of DBGWCR<n>_EL1.MASK returns an UNKNOWN value.

Other usage constraints

For all watchpoints:

- DBGWVR<n>_EL1[1:0] are RES0 and are ignored.
- If DBGWCR<n>_EL1.MASK is nonzero, and any masked bits of DBGWVR<n>_EL1 are not 0, it is CONSTRAINED UNPREDICTABLE whether the watchpoint generates a Watchpoint exception when the unmasked bits match.
- A watchpoint never generates any Watchpoint exceptions if DBGWCR<n>_EL1.LSC is 0b00.

D2.10.8 Exception syndrome information and preferred return address

See the following:

- Exception syndrome information.
- Preferred return address on page D2-1670.

Exception syndrome information

On taking a Watchpoint exception, the PE records all of the following:

- Information about the exception in the Exception Syndrome Register (ESR) at the Exception level the exception is taken to.
- An address that the debugger can use to determine the memory location that caused the exception. The PE records this in a Fault Address Register (FAR).

The ESR and FAR used is either:

- ESR_EL1 and FAR_EL1, if the exception is taken to EL1.
- ESR_EL2 and FAR_EL2, if the exception is taken to EL2.

--- Note ---

Watchpoint exceptions cannot be taken to EL3 using AArch64.
Table D2-21 shows the recorded information.

Table D2-21 Information recorded in the ESR_ELx

<table>
<thead>
<tr>
<th>ESR_ELx field</th>
<th>Information recorded in ESR_EL1 or ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>This is set to:</td>
</tr>
<tr>
<td>• 0x34, if the exception was taken from a lower Exception level.</td>
<td></td>
</tr>
<tr>
<td>• 0x35, if the exception was taken without a change of Exception level.</td>
<td></td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>This is set to 1.</td>
</tr>
<tr>
<td>Instruction Specific Syndrome, ISS</td>
<td><strong>ISS[24]</strong> Instruction Syndrome Valid (ISV). This is 0, because Watchpoint exceptions are not stage 2 aborts.</td>
</tr>
<tr>
<td><strong>ISS[23:9]</strong> Cache Maintenance (CM). This indicates whether a cache maintenance instruction generated the exception:</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Not generated by a cache maintenance instruction.</td>
</tr>
<tr>
<td>1</td>
<td>Generated by a cache maintenance instruction.</td>
</tr>
<tr>
<td>If a DC ZVA instruction generated the exception, CM is 0.</td>
<td></td>
</tr>
<tr>
<td><strong>ISS[7]</strong> RES0.</td>
<td></td>
</tr>
<tr>
<td><strong>ISS[6]</strong> Write-not-Read (WnR). This indicates whether the access was by a read instruction or a write instruction:</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Read instruction.</td>
</tr>
<tr>
<td>1</td>
<td>Write instruction.</td>
</tr>
<tr>
<td><strong>ISS[5:0]</strong> Data Fault Status Code (DFSC). The PE sets this to the code for a debug exception, 0b100010.</td>
<td></td>
</tr>
</tbody>
</table>

**Preferred return address**

The preferred return address of a Watchpoint exception is the address of the instruction that was not executed because the PE took the Watchpoint exception instead.

This means that the preferred return address is the address of the instruction that caused the exception.

**D2.10.9 Pseudocode description of Watchpoint exceptions taken from AArch64 state**

AArch64.WatchpointByteMatch() tests an individual byte accessed by an operation.

AArch64.StateMatch() tests the values in DBGWCR<n>_EL1 [HMC, SSC, PAC], and if the watchpoint is Linked, also tests the Linked Context breakpoint that the watchpoint links to.

AArch64.WatchpointMatch() tests the value in DBGWVR<n>_EL1.

AArch64.CheckWatchpoint() generates a FaultRecord that AArch64.Abort() raises a Watchpoint exception for if all of the following are true:

• MDSCR_EL1.MDE is 1.

• Debug exceptions are enabled from the current Exception level and Security state. See *Enabling debug exceptions from the current Exception level and Security state on page D2-1633.*

• All of the conditions required for Watchpoint exception generation are met. See *About Watchpoint exceptions on page D2-1657.*

**Note**

AArch64.CheckWatchpoint() might halt the PE and cause it to enter Debug state. External debug uses Debug state.
AArch64.WatchpointException() is called to generate a Watchpoint exception.

These functions are defined in Chapter J1 ARMv8 Pseudocode.
D2.11 Vector Catch exceptions

Vector Catch exceptions are not generated in AArch64 translation regimes.

Note

This means that they are never taken to EL1 using AArch64 and are only supported if at least EL1 using AArch32 is supported.

A debugger that is executing in EL2 using AArch64 can route Vector Catch exceptions to EL2 using AArch64. See Routing debug exceptions on page D2-1631.

AArch64.VectorCatchException() is called to generate a Vector Catch exception.

Vector Catch exceptions on page G2-3975 describes Vector Catch exceptions.
D2.12 Software Step exceptions

The following subsections describe Software Step exceptions:

- About Software Step exceptions.
- Rules for setting MDSCR_EL1.SS to 1.
- The software step state machine on page D2-1674.
- Entering the active-not-pending state on page D2-1675.
- Behavior in the active-not-pending state on page D2-1679.
- Entering the active-pending state on page D2-1681.
- Behavior in the active-pending state on page D2-1681.
- Stepping T32 IT instructions on page D2-1682.
- Exception syndrome information and preferred return address on page D2-1682.
- Additional considerations on page D2-1684.
- Pseudocode description of Software Step exceptions on page D2-1686.

D2.12.1 About Software Step exceptions

Software step is an ARMv8-A resource that a debugger can use to make the PE single-step instructions. For example, by using software step, debugger software executing at a higher Exception level can single-step instructions at a lower Exception level.

Operation is as follows:

1. A debugger:
   a. Enables software step by setting MDSCR_EL1.SS to 1. See The debug exception enable controls on page D2-1630.
   b. Executes an exception return instruction, ERET, to branch to the instruction to be single-stepped in the software being debugged.

2. The PE then:
   a. Executes the instruction to be single-stepped.
   b. Takes a Software Step exception on the next instruction, returning control to the debugger.

However, another exception might be generated while the instruction is being stepped. This exception is either:

- A synchronous exception that is generated by the instruction being stepped.
- An asynchronous exception that is taken before or after the instruction being stepped.

The PE can only take a Software Step exception if debug exceptions are enabled from the current Exception level and Security state. See Enabling debug exceptions from the current Exception level and Security state on page D2-1633.

A state machine describes the behavior of software step, shown in The software step state machine on page D2-1674.

Throughout this Software Step exceptions section, including in all subsections, EL0 means the Exception level that Software Step exceptions are targeting. Routing debug exceptions on page D2-1631 defines EL0 as the debug target Exception level.

D2.12.2 Rules for setting MDSCR_EL1.SS to 1

Debugger software must be executing in an Exception level and Security state that debug exceptions are disabled from when it sets MDSCR_EL1.SS to 1.

The Exception level that hosts the debugger software must be using AArch64.
D2.12.3 The software step state machine

In Figure D2-4:
- The OS Lock is unlocked and `DoubleLockStatus()` == FALSE.
- The PE is not in Secure state with `MDCR_EL3.SDD` set to 1. That is, the PE is in Non-secure state, or is in Secure state with `MDCR_EL3.SDD` set to 0, or the implementation does not include EL3.

MDSCR_EL1.SS == 0

Execution is at either:
- An Exception level that is higher than EL0.
- EL0 with `(PSTATE.D == 1 || MDSCR_EL1.KDE == 0)
This is termed execution in a debugger or above.

To make the PE single-step an instruction, the debugger:
1. Sets SPSR_ELx.SS to 1.
2. Programs the ELR_ELx to point to the instruction to be stepped.
3. Executes an ERET instruction.

MDSCR_EL1.SS == 1

Execution is in the software being debugged, at either:
- An Exception level that is lower than EL0.
- EL0 with `(PSTATE.D == 0 && MDSCR_EL1.KDE == 1)`.

Execution is in the software being debugged, at either:
- An Exception level that is lower than EL0.
- EL0 with `(PSTATE.D == 0 && MDSCR_EL1.KDE == 1)`.
A Software Step exception is pending.

Execution has returned to the debugger.

a. The step is the PE either:
- Taking an exception to an Exception level that debug exceptions are disabled from.
- If execution is at EL0 with `MDSCR_EL1.KDE == 1`, executing an instruction that sets PSTATE.D to 1.
Software step is inactive when debug exceptions are disabled from the current Exception level, and debug exceptions are disabled from EL0 when PSTATE.D is 1.

b. The step is the PE either:
- Executing the instruction to be stepped without taking an exception.
- Taking an exception to an Exception level that debug exceptions are enabled from. The Exception level might be using AArch64 or AArch32.

c. Or, if execution is at EL0 with `MDSCR_EL1.KDE == 1`, by software setting PSTATE.D to 0.

Figure D2-4 Software step state machine
For a description of when debug exceptions are enabled or disabled from an Exception level, see *Enabling debug exceptions from the current Exception level and Security state* on page D2-1633.

For more information about how a step is completed, see *Behavior in the active-not-pending state* on page D2-1679.

The software step states are:

**Inactive**

Software step is inactive. It cannot generate any Software Step exceptions or affect PE execution. Software step is inactive whenever any of the following are true:

- MDSCR_EL1.SS is 0.
- EL_D is using AArch32.
- Debug exceptions are disabled from the current Exception level or Security state.

**Active-not-pending**

None of the conditions mentioned in *Inactive* are true, therefore software step is active. The current instruction is the instruction to be stepped.

**Active-pending**

None of the conditions mentioned in *Inactive* are true, therefore software step is active. A Software Step exception is pending on the current instruction.

Whenever software step is active, whether the state machine is in the active-not pending state or the active-pending state depends on PSTATE.SS. Table D2-22 shows this.

---

**Table D2-22 State machine states**

<table>
<thead>
<tr>
<th>EL_D using:</th>
<th>Debug exception enable status in the current Exception level and Security state</th>
<th>MDSCR_EL1.SS</th>
<th>PSTATE.SS</th>
<th>State machine state</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch32</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Inactive</td>
</tr>
<tr>
<td>AArch64</td>
<td>Disabled</td>
<td>X</td>
<td>X</td>
<td>Inactive</td>
</tr>
<tr>
<td>AArch64</td>
<td>Enabled</td>
<td>0</td>
<td>X</td>
<td>Inactive</td>
</tr>
<tr>
<td>AArch64</td>
<td>Enabled</td>
<td>1</td>
<td>1</td>
<td>Active-not-pending</td>
</tr>
<tr>
<td>AArch64</td>
<td>Enabled</td>
<td>1</td>
<td>0</td>
<td>Active-pending</td>
</tr>
</tbody>
</table>

---

**D2.12.4 Entering the active-not-pending state**

Software step can only enter the active-not-pending state from the inactive state.

Software step:

- Enters the active-not-pending state when an ERET instruction writes 1 to PSTATE.SS, by copying from SPSR_ELx.SS when it restores PSTATE.

- Might enter the active-not-pending state on exiting Debug state when DSPSR_EL0.SS or DSPSR.SS is 1. See *Exiting Debug state* on page H2-4880.

An ERET instruction only copies 1 from SPSR_ELx.SS to PSTATE.SS if all of the following are true:

- MDSCR_EL1.SS is 1.
- EL_D is using AArch64.
- Debug exceptions are disabled from the current Exception level.
- Debug exceptions are enabled from the Exception level that the ERET instruction targets.

Otherwise, ERET instructions set PSTATE.SS to 0, regardless of the value of SPSR_ELx.SS.
Table D2-23 shows this. In the table:

**Lock**
Means the value of \((\text{OSLSR\_EL1.\text{OSLK}} == '1' || \text{DoubleLockStatus()}\)).

**NS**
Is \(\text{SCR\_EL3.NS}\).

**SDD**
Is \(\text{MDCR\_EL3.SDD}\). See *Disabling debug exceptions from Secure state* on page D2-1634.

**TDE**
Is \(\text{MDCR\_EL2.TDE}\). See *Routing debug exceptions* on page D2-1631.

<table>
<thead>
<tr>
<th>MDSCR_EL1.SS</th>
<th>Lock</th>
<th>NS</th>
<th>SDD</th>
<th>TDE</th>
<th>EL1 is using</th>
<th>EL2 is using</th>
<th>Value an ERET writes to PSTATE.SS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>TRUE</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>FALSE</td>
<td>0</td>
<td>X</td>
<td>n/a</td>
<td>AArch32</td>
<td>n/a</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AArch64</td>
<td>n/a</td>
<td>See Table D2-24 on page D2-1677</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>AArch32</td>
<td>X</td>
<td>0</td>
<td>AArch64</td>
<td>See Table D2-24 on page D2-1677</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>AArch64</td>
<td>AArch64</td>
<td>0</td>
<td>X</td>
<td>See Table D2-25 on page D2-1678</td>
</tr>
</tbody>
</table>

For:

- \(\text{SCR\_EL3.NS} == 0\) or \(\text{MDCR\_EL2.TDE} == 0\), and EL1 using AArch64, so that EL\(_D\) is EL1 using AArch64, Table D2-24 on page D2-1677 shows the value an ERET writes to PSTATE.SS.

- \(\text{SCR\_EL3.NS} == 1\) and \(\text{MDCR\_EL2.TDE} == 1\) and EL2 using AArch64, so that EL\(_D\) is EL2 using AArch64, Table D2-25 on page D2-1678 shows the value an ERET writes to PSTATE.SS.

In both tables:

**From EL**
Means the Exception level at which the PE executes the ERET instruction.

**Target EL**
Is the target Exception level of the ERET.

**Note**
If the ERET is an illegal exception return, the target Exception level of the ERET is the current Exception level. See *Illegal return events from AArch64 state* on page D1-1537.

**KDE**
Is MDSCR\_EL1.KDE. See *Enabling debug exceptions from the current Exception level and Security state* on page D2-1633.
Table D2-24 Value an ERET writes to PSTATE.SS if EL_D is EL1 using AArch64

<table>
<thead>
<tr>
<th>From EL</th>
<th>Target EL</th>
<th>KDE</th>
<th>PSTATE.D</th>
<th>SPSR_ELx.D</th>
<th>Software step enable status at:</th>
<th>Value an ERET writes to PSTATE.SS</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL3</td>
<td>EL3</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Disabled</td>
</tr>
<tr>
<td></td>
<td>EL0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Disabled</td>
</tr>
<tr>
<td></td>
<td>EL0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Disabled</td>
</tr>
</tbody>
</table>

a. Because MDSCR_EL1.SS == 1, it means that the ERET is itself being stepped.
b. Depends on SPSR_EL1.D.
Table D2-25 Value an \texttt{ERET} writes to \texttt{PSTATE.SS} if \texttt{EL_D} is EL2 using AArch64

<table>
<thead>
<tr>
<th>From EL</th>
<th>Target EL</th>
<th>KDE</th>
<th>PSTATE.D</th>
<th>SPSR_ELx.D</th>
<th>Software step enable status at:</th>
<th>Value an \texttt{ERET} writes to \texttt{PSTATE.SS}</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL3</td>
<td>EL3</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disabled</td>
<td>Disabled</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>0</td>
<td>X</td>
<td>Disabled</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>1</td>
<td>X</td>
<td>Disabled</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>1</td>
<td>0</td>
<td>Enabled(^a)</td>
<td>Enabled(^b)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>1</td>
<td>1</td>
<td>Disabled</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>0</td>
<td>X</td>
<td>Disabled</td>
<td>Enabled(^a)</td>
<td>SPSR_EL2.SS</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>1</td>
<td>0</td>
<td>Enabled(^a)</td>
<td>Enabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>1</td>
<td>X</td>
<td>Disabled</td>
<td>Enabled(^a)</td>
<td>SPSR_EL2.SS</td>
</tr>
<tr>
<td></td>
<td>EL0</td>
<td>0</td>
<td>X</td>
<td>Disabled</td>
<td>Enabled(^a)</td>
<td>SPSR_EL2.SS</td>
</tr>
<tr>
<td></td>
<td>EL0</td>
<td>1</td>
<td>0</td>
<td>Enabled(^a)</td>
<td>Enabled</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>EL0</td>
<td>1</td>
<td>X</td>
<td>Disabled</td>
<td>Enabled(^a)</td>
<td>SPSR_EL2.SS</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>X</td>
<td>X</td>
<td>Enabled(^a)</td>
<td>Enabled</td>
<td>0</td>
</tr>
</tbody>
</table>

\(^a\) Because \texttt{MDSCR_EL1.SS} == 1, it means that the \texttt{ERET} is itself being stepped.

\(^b\) Depends on \texttt{SPSR_EL2.D}.

---

**Note**

No AArch32 instruction can set \texttt{PSTATE.SS} to 1.
D2.12.5 Behavior in the active-not-pending state

In this state, the PE does one of the following:

- Executes the instruction to be stepped and either:
  - Completes it without taking a synchronous exception.
  - Takes a synchronous exception if the instruction generates one.
- Takes an asynchronous exception without executing any instructions.
- Enters Debug state because of a Halting debug event.

If the PE executes the instruction to be stepped without taking any exceptions, then either of the following occurs after the instruction has been executed:

- The instruction has disabled debug by setting PSTATE.D to 1 and software step advances to the inactive state.
- The PE sets PSTATE.SS to 0 and software step advances to the active-pending state. See Behavior in the active-pending state on page D2-1681.

If the PE takes either a synchronous or an asynchronous exception, behavior is as described in one of the following:

- If the PE takes an exception to an Exception level that is using AArch64.
- If the PE takes an exception to an Exception level that is using AArch32 on page D2-1680.

If the PE enters Debug state because of a Halting debug event, behavior is as described in Entering Debug state and Software Step on page H2-4854.

If the PE takes an exception to an Exception level that is using AArch64

As part of exception entry, the PE does all of the following:

- Sets SPSR_ELx.SS to 0 or 1, depending on the exception. See Table D2-26.
- Sets PSTATE.SS to 0. This causes software step to enter either the active-pending state or the inactive state, depending on whether debug exceptions are enabled or disabled from the Exception level that the exception is taken to:
  - Enabled Software step enters the active-pending state.
  - Disabled Software step enters the inactive state.
In either case, on taking the exception, a step is complete.
- Sets PSTATE.D to 1.

<table>
<thead>
<tr>
<th>Exception description</th>
<th>Exceptions</th>
<th>SPSR_ELx.SS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exceptions whose preferred return address is for the instruction that follows the instruction to be stepped.</td>
<td>Supervisor Call (SVC) exceptions. Hypervisor Call (HV) exceptions. Secure Monitor Call (SMC) exceptions.</td>
<td>0</td>
</tr>
<tr>
<td>Exceptions whose preferred return address is the address of the instruction to be stepped.</td>
<td>All other synchronous exceptions, and asynchronous exceptions that are taken before the instruction to be stepped.</td>
<td>1</td>
</tr>
</tbody>
</table>

Note

If an SMC instruction executed at Non-secure EL1 is trapped to EL2 because HCR_EL2.TSC is 1, the exception is a Trap exception, not a Secure Monitor Call exception, and so SPSR_ELx.SS is set to 1, not 0.
If the PE takes an exception to an Exception level that is using AArch32

This can only happen when all of the following is true:

- EL2 is implemented and is using AArch64, the PE is executing in Non-secure state, and MDCR_EL2.TDE is 1. Because MDCR_EL2.TDE is 1, EL_D is EL2.
- The exception is taken to Non-secure EL1 using AArch32.

As part of exception entry, the PE sets PSTATE.SS to 0. This causes software step to enter the active-pending state.

--- Note ---

- Software step always enters the active-pending state because the exception is taken to an Exception level that debug exceptions are enabled from, EL1. Debug exceptions are enabled from EL1 because EL_D is EL2, and debug exceptions are always enabled from Exception levels that are lower than EL_D.
- AArch32 SPSRs have no SS bit. Where an SPSR_ELx register architecturally maps to an AArch32 SPSR_<mode> register, SPSR_ELx.SS maps to SPSR_<mode>[21]. SPSR_<mode>[21] is always RES0. The PE always sets SPSR_<mode>[21] to 0 on taking an exception to an Exception level that is using AArch32.

---

Summary of behavior in the active-not-pending state

Table D2-27 summarizes behavior in the active-not-pending state.

<table>
<thead>
<tr>
<th>Event</th>
<th>Value written to PSTATE.SS</th>
<th>Target Exception level is using:</th>
<th>Detailsa</th>
<th>Value written to SPSR_ELx.SS</th>
<th>Next state</th>
</tr>
</thead>
<tbody>
<tr>
<td>No exception</td>
<td>0</td>
<td>n/a</td>
<td>Disables Software step</td>
<td>n/a</td>
<td>Inactive</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Otherwise</td>
<td>n/a</td>
<td>Active-pending</td>
</tr>
<tr>
<td>Exception</td>
<td>0</td>
<td>AArch64</td>
<td>Supervisor Call (SVC)</td>
<td>0</td>
<td>Active-pending or inactiveb</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Hypervisor Call (HVC)</td>
<td>Secure Monitor Call (SMC)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Other</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>AArch32</td>
<td>All</td>
<td>0c</td>
<td>Active-pending</td>
</tr>
</tbody>
</table>

---

a. For the No exception rows, this column shows the effect of the event.

b. Which state software step enters depends on whether debug exceptions are enabled or disabled from the target Exception level. See Figure D2-4 on page D2-1674.

c. SPSR_<mode>[21] is RES0.
### D2.12.6 Entering the active-pending state

Software step enters the active-pending state after any of the following operations, provided that both:

- MDSCR_EL1.SS is 1.
- Debug exceptions are enabled from the Exception level and Security state that execution is in after the operation.

The operations are:

**While software step is in the active-not-pending state**

The PE either:

- Executing the instruction to be stepped without taking any exceptions.
- Taking an exception.

**Note**

If entry to the active-pending state is because of the PE taking an exception, it means that the exception is one that is taken to Non-secure EL1 when MDSCR_EL2.TDE is 1. Otherwise, debug exceptions are masked by PSTATE.D, therefore they would be disabled from the target Exception level of the exception.

**While software step is in the inactive state**

The PE either:

- Executing an ERET instruction when SPSR_ELx.SS is 0.
- If MDSCR_EL1.KDE is 1, executing an MSR DAIF or MSR DAIFClr instruction that clears PSTATE.D to 0.

In addition, software step might enter the active-pending state either:

- After a direct write to a System register, for example a write to MDSCR_EL1.KDE or MDSCR_EL1.SS. These writes require explicit synchronization to guarantee their effect. See *Synchronization and the software step state machine* on page D2-1685.
- On exiting Debug state when DSPSR_EL0.SS or DSPSR.SS is 0. See *Exiting Debug state* on page H2-4880.

### D2.12.7 Behavior in the active-pending state

In this state, a Software Step exception is pending, and the PE takes it on the current instruction.

Software Step exceptions have priority over all other exceptions except asynchronous exceptions taken to an Exception level or Security state that debug exceptions are disabled from.

This means that there are some asynchronous exceptions that Software Step exceptions have priority over.

**Note**

- This is the only case where a synchronous exception explicitly has a higher priority than asynchronous exceptions.
- For a description of when debug exceptions are enabled or disabled from an Exception level or Security state, see *Enabling debug exceptions from the current Exception level and Security state* on page D2-1633.

In cases where both a Software Step exception is pending and an asynchronous exception taken to an Exception level or Security state that debug exceptions are disabled from is pending, the architecture does not define which exception is taken first.
D2.12.8 Stepping T32 IT instructions

The ARMv8-A architecture permits a combination of an IT instruction and another 16-bit T32 instruction to comprise one 32-bit instruction.

For the purpose of stepping an item, it is IMPLEMENTATION DEFINED whether:
• The PE considers this combination to be one instruction.
• The PE considers this combination to be two instructions.

In an implementation that supports the ITD control, that can disable some uses of the IT instruction, it is then IMPLEMENTATION DEFINED whether this behavior depends on the value of the applicable ITD field. For example:
• The PE might consider this combination to be one instruction, regardless of the state of the applicable ITD field.
• The PE might consider this combination to be two instructions, regardless of the state of the applicable ITD field.
• The PE might consider this combination to be one instruction when the applicable ITD field is 1, and two instructions when it is 0.

The applicable ITD field is one of:
• SCTLR_EL1.ITD if execution is at EL0 using AArch32 when EL1 is using AArch64.
• SCTLR.ITD if execution is at Non-secure EL0 or EL1 using AArch32.
• HSCTLR(ITD if execution is at Non-secure EL2 using AArch32.

D2.12.9 Exception syndrome information and preferred return address

See the following:
• Exception syndrome information.
• Preferred return address on page D2-1684.

Exception syndrome information

On taking a Software Step exception, the PE records information about the exception in the Exception Syndrome Register (ESR) at the Exception level the exception is taken to. The ESR used is one of:
• ESR_EL1.
• ESR_EL2.

——— Note ————
Software Step exceptions cannot be taken to EL3.

Table D2-28 on page D2-1683 shows the information that the PE records.
When an instruction has been stepped, the PE sets:

- The value of ISS.ISV to 1, to indicate that the EX bit is valid.
- The value of EX to indicate whether the instruction stepped was a Load-Exclusive instruction, using the ISS.EX values shown in Table D2-28.

If no instruction was stepped because software step entered the active-pending state from the inactive state without passing through the active-not-pending state, the PE sets both ESR_ELx.{ISV, EX} to 0.

#### Note

An implementation that always sets ISV to 0 and never sets EX is not compliant.

ESR_ELx.ISV is UNKNOWN if, in the active-not-pending state, either:

- The instruction stepped was an ERET or an ISB. In these cases, ESR_ELx.ISV is set to 0.
- MDCR_EL2.TDE was set to 1 and either:
  - The instruction to be stepped generated a synchronous exception that was taken to Non-secure EL1. In this case, the instruction to be stepped never completed.
  - The PE took an asynchronous exception to Non-secure EL1 before it could execute the instruction to be stepped. In this case, the instruction to be stepped was never executed.

In both of these cases, ESR_ELx.EX is set to the correct value for the instruction.
Table D2-29 shows the permitted scenarios.

<table>
<thead>
<tr>
<th>Description</th>
<th>ESR_ELx.ISV</th>
<th>ESR_ELx.EX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Syndrome data is not available because no instruction was stepped.</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Syndrome data is available because an instruction was stepped. The instruction stepped was an instruction other than a Load-Exclusive instruction.</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Syndrome data is available because an instruction was stepped. The instruction stepped was a Load-Exclusive instruction.</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>The instruction stepped was an ERET or an ISB.</td>
<td>UNKNOWN</td>
<td>0</td>
</tr>
<tr>
<td>The instruction to be stepped generated a synchronous exception that was taken to Non-secure EL1.</td>
<td>UNKNOWN</td>
<td>Set to the correct value for the instruction.</td>
</tr>
<tr>
<td>The PE took an asynchronous exception before it could execute the instruction to be stepped.</td>
<td>UNKNOWN</td>
<td>Set to the correct value for the instruction.</td>
</tr>
</tbody>
</table>

**Note**

A Load-Exclusive instruction is any one of the following:
- In the A64 instruction set, any instruction that has a mnemonic starting with either LDX or LDAX.
- In the A32 and T32 instruction sets, any instruction that has a mnemonic starting with either LDREX or LDAEX.

**Preferred return address**

The preferred return of a Software Step exception is the address of the instruction that was not executed because the PE took the Software Step exception instead.

**D2.12.10 Additional considerations**

This section contains the following:
- Behavior when an ERET instruction is an illegal exception return.
- Behavior when the instruction stepped writes a misaligned PC value on page D2-1685.
- Stepping code that uses exclusive monitors on page D2-1685.
- Synchronization and the software step state machine on page D2-1685.

**Behavior when an ERET instruction is an illegal exception return**

If the conditions for entering the active-not-pending state in Entering the active-not-pending state on page D2-1675 are met, but the PE executes an ERET instruction that is an illegal exception return, the exception return must be taken to the same Exception level that it was taken from. In this scenario, even though the Exception level remains the same before and after the ERET, software step can advance from the inactive state to one of the active states. Consider the following case:

1. MDSCR_EL1.SS is 1 and software step is inactive. The current Exception level is EL1 using AArch64, the OS Lock and OS Double Lock are unlocked, and MDCR_EL2.TDE is 0, MDSCR_EL1.KDE is 1, and PSTATE.D is 1.
   - PSTATE.D == 1 is the reason why software step is inactive, because PSTATE.D == 1 means that debug exceptions are disabled from the current Exception level.
2. The PE executes an ERET instruction.
3. The intended target of the \texttt{ERET} is EL2. This means that the \texttt{ERET} is an illegal exception return because the intended target is higher than the Exception level the \texttt{ERET} it is executed at. In this case, the \texttt{ERET} must target EL1 instead of EL2.

If $\text{SPSR\_EL1.D}$ is 0, then on the \texttt{ERET} $\text{PSTATE.D}$ becomes 0 and debug exceptions become enabled from the current Exception level. Software step therefore advances from the inactive state to one of the active states.

Which active state software step advances to depends on whether $\text{SPSR\_ELx.SS}$ is 1 or 0:

- If $\text{SPSR\_ELx.SS}$ is 1, software step advances to the active-not-pending state.
  
  In this case, an Illegal Execution state exception is pending on the instruction to be stepped, and the PE takes the Illegal Execution state exception instead of executing the instruction to be stepped.

- If $\text{SPSR\_ELx.SS}$ is 0, software step advances to the active-pending state.
  
  In this case, a Software Step exception and an Illegal Execution state exception are both pending. The Software Step exception has higher priority. On taking the Software Step exception, the PE sets $\text{SPSR\_ELx.IL}$ to 1.

\begin{note}
\begin{small}
Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 shows the relative priorities of synchronous exceptions.
\end{small}
\end{note}

Behavior when the instruction stepped writes a misaligned PC value

An indirect branch that writes a misaligned PC value might generate a PC alignment fault exception at the target of the branch. However, if the indirect branch is stepped using software step, the PE takes a Software Step exception instead, because the Software Step exception has higher priority. Behavior on returning from the Software Step exception depends on which Execution state the Exception level being returned to is using:

- \texttt{AArch64} A PC alignment fault exception is generated.

- \texttt{AArch32} The return from the Software Step exception forces the PC to the correct alignment, and no PC alignment fault exception is generated.

Debugger software must therefore take care when using software step to single-step an indirect branch instruction executed in AArch32 state, that it does not hide a PC alignment fault exception.

Stepping code that uses exclusive monitors

The ARMv8-A architecture provides no mechanism for preserving the state of the exclusive monitors when a Load-Exclusive or a Store-Exclusive instruction is stepped.

However, for certain progressions through the software step state machine, on taking a Software Step exception, the PE provides an indication of whether the instruction stepped was a Load-Exclusive instruction.

Debugger software can use this to detect the state of the exclusive monitors. For example, if the PE reports that the instruction stepped was a Load-Exclusive instruction, the debugger is aware that the next Store-Exclusive operation will fail, because all exclusive monitors are cleared on returning from the Software Step exception. The debugger must then take action to ensure that the code being stepped makes forwards progress.

For more information on how the PE reports whether the instruction stepped was a Load-Exclusive instruction, see Exception syndrome information and preferred return address on page D2-1682.

Synchronization and the software step state machine

Any of the following can cause transitions between software step states:

- A direct write to a System register.
- A direct write to a Special-purpose register.
- A write to an external debug register that affects the routing of debug exceptions.
Because the software step state machine indirectly reads these registers, it is not guaranteed to observe any new values until after a **Context synchronization event** has occurred.

In the time between a write to one of these registers and the next **Context synchronization event**, it is **CONSTRAINED UNPREDICTABLE** whether software step uses the state of the PE before the write, or the state of the PE after the write.

After a **Context synchronization event**, the state machine must use the state of the PE after the write.

---

**Example D2-3**

1. Software changes MDSCR_EL1.SS from 0 to 1 when debug exceptions are enabled.
2. The PE executes some instructions.
3. A **Context synchronization event** occurs.

During step 2, it is **CONSTRAINED UNPREDICTABLE** whether software step remains in the inactive state, as if MDSCR_EL1.SS is 0, or enters the active-pending state because MDSCR_EL1.SS is 1. If it is in the:
   - Inactive state, then after the **Context synchronization event**, it must enter the active-pending state.
   - Active-pending state, the PE might take a Software Step exception before the **Context synchronization event**.

---

**Note**

A direct write to a Special-purpose register does not require explicit synchronization.

---

**D2.12.11 Pseudocode description of Software Step exceptions**

- **SSAdvance()** advances software step from the active-not-pending state to the active-pending state, by setting PSTATE.SS to 0. It is called on completing execution of each instruction.

- **CheckSoftwareStep()** checks whether software step is in the active-pending state, and if it is, generates a Software Step exception. It is called before each instruction executed, regardless of Execution state, before checking for any other synchronous exceptions.

- **DebugExceptionReturnSS()** returns the value to write to PSTATE.SS on an exception return or an exit from Debug state. See *Entering the active-not-pending state* on page D2-1675.

These functions are defined in *Chapter J1 ARMv8 Pseudocode*. 

---
D2.13 Synchronization and debug exceptions

The behavior of debug depends on all of the following:

• The state of the external debug authentication interface.
• Indirect reads of:
  — External debug registers.
  — System registers, including system debug registers.
  — Special-purpose registers.

If a change is made to any of these, the effect of that change on debug exception generation cannot be relied on until after a Context synchronization event has occurred. Similarly, the effect of the change on the software step state machine cannot be relied on until after a Context synchronization event has occurred.

For any instructions executed between the time when the change is made and the time when the next Context synchronization event occurs, it is CONSTRAINED UNPREDICTABLE whether debug uses the state of the PE before the change, or the state of the PE after the change.

Example D2-4

1. Software changes MDSCR_EL1.MDE from 0 to 1.
2. An instruction is executed, that would cause a Breakpoint exception if self-hosted debug uses the state of the PE after the change.
3. A Context synchronization event occurs.

In this case, it is CONSTRAINED UNPREDICTABLE whether the instruction generates a Breakpoint exception.

Example D2-5

1. Software unlocks the OS lock.
2. The PE executes some instructions.
3. A Context synchronization event occurs.

During the time when the PE is executing some instructions, step 2, it is CONSTRAINED UNPREDICTABLE whether debug exceptions other than Breakpoint Instruction exceptions can be generated.

Note

• Some register updates are self-synchronizing. Others require an explicit Context synchronization event. For more information, see both:
  — Accessing PSTATE fields on page D1-1514.
  — Synchronization requirements for AArch64 System registers on page D7-1889.
  — Synchronization of changes to the external debug registers on page H8-4964.
• See Context synchronization event for the definition of this term.
D2 AArch64 Self-hosted Debug
D2.13 Synchronization and debug exceptions
Chapter D3
The AArch64 System Level Memory Model

This chapter provides a system level view of the general features of the memory system. It contains the following sections:

- About the memory system architecture on page D3-1690.
- Address space on page D3-1691.
- Mixed-endian support on page D3-1692.
- Cache support on page D3-1693.
- External aborts on page D3-1714.
- Memory barrier instructions on page D3-1716.
- Pseudocode description of general memory system instructions on page D3-1717.
D3.1 About the memory system architecture

The ARM architecture supports different implementation choices for the memory system microarchitecture and
memory hierarchy, depending on the requirements of the system being implemented. In this respect, the memory
system architecture describes a design space in which an implementation is made. The architecture does not
prescribe a particular form for the memory systems. Key concepts are abstracted in a way that permits
implementation choices to be made while enabling the development of common software routines that do not have
to be specific to a particular microarchitectural form of the memory system. For more information about the concept
of a hierarchical memory system see Memory hierarchy on page B2-71.

D3.1.1 Form of the memory system architecture

The ARMv8 A-profile architecture includes a Virtual Memory System Architecture (VMSA), described in
Chapter D4 The AArch64 Virtual Memory System Architecture.

D3.1.2 Memory attributes

Memory types and attributes on page B2-94 describes the memory attributes, including how different memory types
have different attributes. Each location in memory has a set of memory attributes, and the translation tables define
the virtual memory locations, and the attributes for each location.

Table D3-1 shows the memory attributes that are visible at the system level.

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Shareability</th>
<th>Cacheability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Devicea</td>
<td>One of Shareable</td>
<td>One ofb:</td>
</tr>
<tr>
<td>Normal</td>
<td>• Non-shareable.</td>
<td>• Non-cacheable.</td>
</tr>
<tr>
<td></td>
<td>• Inner Shareable.</td>
<td>• Write-Through Cacheable.</td>
</tr>
<tr>
<td></td>
<td>• Outer Shareable.</td>
<td>• Write-Back Cacheable.</td>
</tr>
</tbody>
</table>

a. Takes additional attributes, see Device memory on page B2-98.
b. See also Cacheability, cache allocation hints, and cache transient hints on page D3-1695.

For more information on cachability and shareability see Shareable Normal memory on page B2-95,
D3.2 Address space

The ARMv8 architecture is designed to support a wide range of applications with different memory requirements. It supports a range of physical address (PA) sizes, and provides associated control and identification mechanisms. For more information, see Address size configuration on page D4-1731.

D3.2.1 Instruction address space overflow

When a PE performs a Simple sequential execution of instructions, it calculates:

\[(\text{address of current instruction}) + (\text{size of executed instruction})\]

This calculation is performed after each instruction to determine which instruction to execute next.

If the address calculation performed after executing an instruction overflows \(0xFFFF\ FFFF\ FFFF\ FFFF\), the program counter becomes UNKNOWN.

--- Note ---
Address tags are not propagated to the program counter, so the tag does not affect the address calculation.

---

Where an instruction accesses a sequential set of bytes that crosses the \(0xFFFF\ FFFF\ FFFF\ FFFF\) boundary when tagged addresses are not used, or the \(0xxxFF\ FFFF\ FFFF\ FFFF\) boundary when tagged addresses are used, then the virtual address accessed for the bytes above this boundary is UNKNOWN. When tagged addresses are used, the value of the tag associated with the address also becomes UNKNOWN.
D3.3 **Mixed-endian support**

A control bit, SCTLR_EL1.E0E is provided to allow the endianness of explicit data accesses made while executing at EL0 to be controlled independently of those made while executing at EL1. Table D3-2 shows the endianness of explicit data accesses and translation table walks.

### Table D3-2 Endianness support

<table>
<thead>
<tr>
<th>Exception level</th>
<th>Explicit data accesses</th>
<th>Stage 1 translation table walks</th>
<th>Stage 2 translation table walks</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>SCTLR_EL1.E0E</td>
<td>SCTLR_EL1.EE</td>
<td>SCTLR_EL2.EE</td>
</tr>
<tr>
<td>EL1</td>
<td>SCTLR_EL1.EE</td>
<td>SCTLR_EL1.EE</td>
<td>SCTLR_EL2.EE</td>
</tr>
<tr>
<td>EL2</td>
<td>SCTLR_EL2.EE</td>
<td>SCTLR_EL2.EE</td>
<td>N/A</td>
</tr>
<tr>
<td>EL3</td>
<td>SCTLR_EL3.EE</td>
<td>SCTLR_EL3.EE</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note**

SCTLR_EL1.E0E has no effect on the endianness of the LDTR, LDTRH, LDTRSH, and LDTRSW instructions, or on the endianness of the STTR and STTRH instructions, when these are executed at EL1.

ARMv8 provides the following options for endianness support:

- All Exception levels support mixed-endianness:
  - SCTLR_ELx.E is RW and SCTLR_EL1.E0E is RW.
- Only EL0 supports mixed-endianness and EL1, EL2, and EL3 support only little-endianness:
  - SCTLR_ELx is RES0 and SCTLR_EL1.E0E is RW.
- Only EL0 supports mixed-endianness and EL1, EL2, and EL3 support only big-endianness:
  - SCTLR_ELx is RES1 and SCTLR_EL1.E0E is RW.
- All Exception levels support only little-endianness:
  - SCTLR_ELx is RES0 and SCTLR_EL1.E0E is RES0.
- All Exception levels support only big-endianness:
  - SCTLR_ELx is RES1 and SCTLR_EL1.E0E is RES1.

If mixed endian support is implemented for an Exception level using AArch32, endianness is controlled by PSTATE.E. For exception returns to AArch32 state, PSTATE.E is copied from SPSR_ELx.E. If the target Exception level supports only little-endian accesses, SPSR_ELx.E is RES0. If the target Exception level supports only big-endian accesses, SPSR_ELx.E is RES1. PSTATE.E is ignored in AArch64 state.

The `Endian()` function determines whether the current Exception level and Execution state are using big-endian data. This function is defined in Chapter J1 ARMv8 Pseudocode.
D3.4 Cache support

This section describes the ARMv8 cache identification and control mechanisms, and the cache maintenance instructions, in the following sections:

- General behavior of the caches.
- Cache identification on page D3-1694.
- Cacheability, cache allocation hints, and cache transient hints on page D3-1695.
- Enabling and disabling the caching of memory accesses on page D3-1696.
- Behavior of caches at reset on page D3-1698
- Non-cacheable accesses and instruction caches on page D3-1698.
- About cache maintenance in ARMv8 on page D3-1699.
- Cache maintenance instructions on page D3-1703
- Data cache zero instruction on page D3-1711.
- Cache lockdown on page D3-1712.
- System level caches on page D3-1713.
- Branch prediction on page D3-1713.

See also Caches in a VMASv8-64 implementation on page D4-1829.

D3.4.1 General behavior of the caches

When a memory location has a Normal Cacheable memory attribute, determining whether a copy of the memory location is held in a cache still depends on many aspects of the implementation. The following non-exhaustive list of factors might be involved:

- The size, line length, and associativity of the cache.
- The cache allocation algorithm.
- Activity by other elements of the system that can access the memory.
- Speculative instruction fetching algorithms.
- Speculative data fetching algorithms.
- Interrupt behaviors.

Given this range of factors, and the large variety of cache systems that might be implemented, the architecture cannot guarantee whether:

- A memory location present in the cache remains in the cache.
- A memory location not present in the cache is brought into the cache.

Instead, the following principles apply to the behavior of caches:

- The architecture has a concept of an entry locked down in the cache. How lockdown is achieved is IMPLEMENTATION DEFINED, and lockdown might not be supported by:
  - A particular implementation.
  - Some memory attributes.

- An unlocked entry in a cache might not remain in that cache. The architecture does not guarantee that an unlocked cache entry remains in the cache or remains incoherent with the rest of memory. Software must not assume that an unlocked item that remains in the cache remains dirty.

- A locked entry in a cache is guaranteed to remain in that cache. The architecture does not guarantee that a locked cache entry remains incoherent with the rest of memory, that is, it might not remain dirty.

Note

For more information, see The interaction of cache lockdown with cache maintenance instructions on page D3-1712.

- Any memory location that has a Normal Cacheable attribute at either the current Exception level or at a higher Exception level can be allocated to a cache at any time.
• It is guaranteed that no memory location that does not have a Normal Cacheable attribute is allocated into the cache.

• It is guaranteed that no memory location is allocated to the cache if it has a Normal Non-cacheable attribute or any type of Device memory attribute in both:
  — The translation regime at the current Exception level.
  — The translation regime at any higher Exception level.

• For data accesses, any memory location with a Normal Inner Shareable or Normal Outer Shareable attribute is guaranteed to be coherent with all masters in its shareability domain.

• Any memory location is not guaranteed to remain incoherent with the rest of memory.

• The eviction of a cache entry from a cache level can overwrite memory that has been written by another observer only if the entry contains a memory location that has been written to by an observer in the shareability domain of that memory location. The maximum size of the memory that can be overwritten is called the Cache Write-back Granule. In some implementations the CTR_EL0 identifies the Cache Write-back Granule.

• The allocation of a memory location into a cache cannot cause the most recent value of that memory location to become invisible to an observer if it was previously visible to that observer.

—— Note ———

The Cacheability attribute of an address is determined by the applicable translation table entry for that address, as modified by any applicable System register Cacheability controls, such as the SCTLR_EL1.{I, C} controls.

——— For the purpose of these principles, a cache entry covers at least 16 bytes and no more than 2KB of contiguous address space, aligned to the size of the cache entry. ———

D3.4.2 Cache identification

The ARMv8 cache identification registers describe the implemented caches that are affected by cache maintenance instructions executed on the PE. This includes the cache maintenance instructions that:

• Affect the entire cache, for example IC IALLU.
• Operate by address, for example IC IVAU.
• Operate by set/way, for example DC ISW.

The cache identification registers are:

• The Cache Type Register, CTR_EL0, that defines:
  — The minimum line length of any of the instruction caches affected by the instruction cache maintenance instructions.
  — The minimum line length of any of the data or unified caches, affected by the data cache maintenance instructions.
  — The cache indexing and tagging policy of the Level 1 instruction cache.

—— Note ———

It is IMPLEMENTATION DEFINED whether caches beyond the PoC will be reported by this mechanism, and because of the possible existence of system caches some caches before the PoC might not be reported. For more information about system caches see System level caches on page D3-1713.

• A single Cache Level ID Register, CLIDR_EL1, that defines:
  — The type of cache that is implemented and can be maintained using the architected cache maintenance instructions that operate by set/way or operate on the entire cache at each cache level, up to the maximum of seven levels.
  — The Level of Coherence (LoC) for the caches. See Terms used in describing the maintenance instructions on page D3-1699 for the definition of LoC.
— The Level of Unification Uniprocessor (LoUU) for the caches. See Terms used in describing the maintenance instructions on page D3-1699 for the definition of LoUU.
— An optional ICB field to indicate the boundary between the caches used for caching Inner Cacheable memory regions and those used only for caching Outer Cacheable regions.

* A single Cache Size Selection Register, CSSELR_EL1, that selects the cache level and cache type of the current Cache Size Identification Register.

* For each implemented cache that is identifiable by this mechanism, across all the levels of caching, a Cache Size Identification Register, CCSIDR_EL1, that defines:
  — Whether the cache supports Write-Through, Write-Back, Read-Allocate and Write-Allocate.
  — The number of sets, associativity and line length of the cache. See Terms used in describing the maintenance instructions on page D3-1699 for a definition of these terms.

To determine the cache topology associated with a PE:

1. Read the Cache Type Register to find the indexing and tagging policy used for the Level 1 instruction cache. This register also provides the size of the smallest cache lines used for the instruction caches, and for the data and unified caches. These values are used in cache maintenance instructions.

2. Read the Cache Level ID Register to find what caches are implemented. The register includes seven Cache type fields, for cache levels 1 to 7. Scanning these fields, starting from Level 1, identifies the instruction, data or unified caches implemented at each level. This scan ends when it reaches a level at which no caches are defined. The Cache Level ID Register also specifies the Level of Unification (LoU) and the Level of Coherence (LoC) for the cache implementation.

3. For each cache identified at stage 2:
   • Write to the Cache Size Selection Register to select the required cache. A cache is identified by its level, and whether it is:
     — An instruction cache.
     — A data or unified cache.
   • Read the Cache Size ID Register to find details of the cache.

### D3.4.3 Cacheability, cache allocation hints, and cache transient hints

Cacheability only applies to Normal memory, and can be defined independently for Inner and Outer cache locations. All types of Device memory are always treated as Non-cacheable.

As described in Memory types and attributes on page B2-94, the memory attributes include a cacheability attribute that is one of:

* Non-cacheable.
* Write-Through cacheable.
* Write-Back cacheable.

In ARMv8, Cacheability attributes other than Non-cacheable can be complemented by a cache allocation hint. This is an indication to the memory system of whether allocating a value to a cache is likely to improve performance. In addition, it is IMPLEMENTATION DEFINED whether a cache transient hint is supported, see Transient cacheability hint on page D3-1696.

The cache allocation hints are assigned independently for read and write accesses, and therefore when the Transient hit is supported the following cache allocation hints can be assigned:

**For read accesses:** Read-Allocate, Transient Read-Allocate, or No Read-Allocate.

**For write accesses:** Write-Allocate, Transient Write-Allocate, or No Write-Allocate.
--- Note ---

• A Cacheable location with both No Read-Allocate and No Write-Allocate hints is not the same as a Non-cacheable location. A Non-cacheable location has coherency guarantees for all observers within the system that do not apply for a location that is Cacheable, No Read-Allocate, No Write-Allocate.

• Implementations can use the cache allocation hints to limit cache pollution to a part of a cache, such as to a subset of ways.

• For VMSAv8-64 translation table walks, the TCR_ELx.{IRGNn, ORGNn} fields define the memory attributes of the translation tables, including the cacheability. However, this assignment supports only a subset of the cacheability attributes described in this section.

The architecture does not require an implementation to make any use of cache allocation hints. This means an implementation might not make any distinction between memory locations with attributes that differ only in their cache allocation hint.

--- Transient cacheability hint ---

In ARMv8, it is IMPLEMENTATION DEFINED whether a Transient hint is supported. In an implementation that supports the Transient hint, the Transient hint is a qualifier of the cache allocation hints, and indicates that the benefit of caching is for a relatively short period. It indicates that it might be better to restrict allocation of transient entries, to avoid possibly casting-out other, less transient, entries.

--- Note ---

The architecture does not specify what is meant by a relatively short period.

--- D3.4.4 ---

Enabling and disabling the caching of memory accesses

In ARMv8, Cacheability control fields can force all memory locations with the Normal memory type to be treated as Non-cacheable, regardless of their assigned Cacheability attribute. Independent controls are provided for each stage of address translation, with separate controls for:

• Data accesses. These controls also apply to accesses to the translation tables.

• Instruction accesses.

--- Note ---

These Cacheability controls replace the cache enable controls provided in previous versions of the ARM architecture.

The Cacheability control fields and their effects are as follows:

For the EL1&0 translation regime

• When the value of SCTLR_EL1.C is 0:
  — All stage 1 translations for data accesses to Normal memory are Non-cacheable.
  — All accesses to the EL1&0 stage 1 translation tables are Non-cacheable.

• When the value of SCTLR_EL1.I is 0:
  — All stage 1 translations for instruction accesses to Normal memory are Non-cacheable.

• When the value of HCR_EL2.CD is 1:
  — All stage 2 translations for data accesses to Normal memory are Non-cacheable.
All accesses to the EL1&0 stage 2 translation tables are Non-cacheable.

- When the value of HCR_EL2.ID is 1:
  - All stage 2 translations for instruction accesses to Normal memory are Non-cacheable.
- When the value of HCR_EL2.DC is 1, all Non-secure stage 1 translations and all accesses to the Non-secure EL1&0 stage 1 translation tables, are treated as accesses to Normal Non-shareable Inner Write-Back Cacheable Read-Allocate Write-Allocate, Outer Write-Back Cacheable Read-Allocate Write-Allocate memory, regardless of the value of SCTLR_EL1.{I, C}. This applies to translations for both data and instruction accesses.

**Note**

- In Non-secure state, the stage 1 and stage 2 cacheability attributes are combined as described in *Combining the stage 1 and stage 2 cacheability attributes for Normal memory on page D4-1799*.
- The SCTLR_EL1.{C, I} and HCR_EL2.DC fields have no effect on the EL2 and EL3 translation regimes.
- The HCR_EL2.{ID, CD} fields affect only stage 2 of the Non-secure EL1&0 translation regime.
- In Non-secure state, when EL2 is using AArch64 and EL1 is using AArch32, the HCR_EL2.{ID, CD, DC} controls apply as described here, but the EL1 controls are SCTLR.{C, I}.

**For the EL2 translation regime**

- When the value of SCTLR_EL2.C is 0:
  - All data accesses to Normal memory using the EL2 translation regime are Non-cacheable.
  - All accesses to the EL2 translation tables are Non-cacheable.
- When the value of SCTLR_EL2.I is 0:
  - All instruction accesses to Normal memory using the EL2 translation regime are Non-cacheable.

**Note**

The SCTLR_EL2.{I, C} fields have no effect on the EL1&0 and EL3 translation regimes.

**For the EL3 translation regime**

- When the value of SCTLR_EL3.C is 0:
  - All data accesses to Normal memory using the EL3 translation regime are Non-cacheable.
  - All accesses to the EL3 translation tables are Non-cacheable.
- When the value of SCTLR_EL3.I is 0:
  - All instruction accesses to Normal memory using the EL3 translation regime are Non-cacheable.

**Note**

The SCTLR_EL3.{I, C} fields have no effect on the EL1&0 and EL2 translation regimes.

In addition:

- For translation regimes other than the Non-secure EL1&0 translation regime, if the value of SCTLR_ELx.M is 0, indicating that stage 1 translations are disabled for that translation regime, then:
  - If the value of SCTLR_ELx.I is 0, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Non-cacheable, Outer Non-cacheable.
— If the value of SCTLR_ELx.I is 1, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Write-Through cacheable, Outer Write-Through cacheable.

- For the Non-secure EL1&0 translation regime, if the value of SCTLR_EL1.M is 0, indicating that stage 1 translations are disabled for that translation regime, and the value of HCR_EL2.DC is 0:
  — If the value of SCTLR_EL1.I is 0, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Non-cacheable, Outer Non-cacheable.
  — If the value of SCTLR_EL1.I is 1, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Write-Through Cacheable, Outer Write-Through Cacheable.

The effect of SCTLR_ELx.C, HCR_EL2.DC and HCR_EL2.CD is reflected in the result of the address translation instructions in the PAR when these bits have an effect on the stages of translation being reported in the PAR.

**Note**
- In conjunction with the requirements in *Non-cacheable accesses and instruction caches*, the requirements in this section mean the architecturally required effect of SCTLR_ELx.I is limited to its effect on caching instruction accesses in unified caches.
- This specification can give rise to different cacheability attributes between instruction and data accesses to the same location. Where this occurs, the measures for mismatch memory attributes described in *Mismatched memory attributes* on page B2-105 must be followed to manage the corresponding loss of coherency.

### D3.5.5 Behavior of caches at reset

In ARMv8:

- All caches reset to IMPLEMENTATION DEFINED states that might be UNKNOWN.
- The Cacheability control fields described in *Enabling and disabling the caching of memory accesses* on page D3-1696 reset to values that force all memory locations to be treated as Non-cacheable.

**Note**
This applies only to the controls that apply to the Translation regime that is used by the Exception level and Security state entered on reset.

- An implementation can require the use of a specific cache initialization routine to invalidate its storage array before caching is enabled. The exact form of any required initialization routine is IMPLEMENTATION DEFINED, and the routine must be documented clearly as part of the documentation of the device.
- If an implementation permits cache hits when the Cacheability control fields force all memory locations to be treated as Non-cacheable then the cache initialization routine must:
  — Provide a mechanism to ensure the correct initialization of the caches.
  — Be documented clearly as part of the documentation of the device.

In particular, if an implementation permits cache hits when the Cacheability controls force all memory locations to be treated as Non-cacheable, and the cache contents are not invalidated at reset, the initialization routine must avoid any possibility of running from an uninitialized cache. It is acceptable for an initialization routine to require a fixed instruction sequence to be placed in a restricted range of memory.
- ARM recommends that whenever an invalidation routine is required, it is based on the ARMv8 cache maintenance instructions.

See also *TLB behavior at reset* on page D4-1813.

### D3.6 Non-cacheable accesses and instruction caches

In AArch64 state, instruction accesses to Non-cacheable Normal memory can be held in instruction caches.
Correspondingly, the sequence for ensuring that modifications to instructions are available for execution must include invalidation of the modified locations from the instruction cache, even if the instructions are held in Normal Non-cacheable memory. This includes cases where System register Cacheability control fields force instruction accesses to memory to be Non-cacheable.

Therefore when using self-modified code in non-cacheable space in a uniprocessor system, the following sequence is required:

```plaintext
; Enter this code with <\textit{Wt}> containing the new 32-bit instruction
; to be held at a location pointed to by <\textit{Xn}> in Normal Non-cacheable memory.
STR <\textit{Wt}>, [\textit{Xn}]
DSB ISH; Ensure visibility of the data stored
IC IVAU, [\textit{Xn}]; Invalidate instruction cache by VA to PoU
DSB ISH; Ensure completion of the invalidations
ISB ;
```

In a multiprocessor system, the \texttt{IC IVAU} is broadcast to all PEs within the Inner Shareable domain of the PE running this sequence, but additional software steps might be required to synchronize the threads with other PEs. This might be necessary so that the PEs executing the modified instructions can execute an \texttt{ISB} after completing the invalidation, and to avoid issues associated with concurrent modification and execution of instruction sequences.

Larger blocks of instructions can be modified using the \texttt{IC IALLU} instruction for a uniprocessor system, or a \texttt{IC IALLUIS} for a multiprocessor system.

\textbf{Note}

This section applies even when the Cacheability control fields force instruction accesses to memory in AArch64 state to be Non-cacheable, as described in \textit{Enabling and disabling the caching of memory accesses on page D3-1696.}

\section*{D3.4.7 About cache maintenance in ARMv8}

The following sections give general information about cache maintenance:

- Terms used in describing the maintenance instructions.
- The ARMv8 abstraction of the cache hierarchy on page D3-1702.

The following sections describe cache maintenance instruction:

- Instruction cache maintenance instructions (IC*) on page D3-1704.
- Data cache maintenance instructions (DC*) on page D3-1704.

\textbf{Note}

Some descriptions of the cache maintenance instructions refer to the cacheability of the address on which the instruction operates. The Cacheability of an address is determined by the applicable translation table entry for that address, as modified by any applicable System register Cacheability controls, such as the \texttt{SCTLR_EL1.[I, C]} controls.

\section*{Terms used in describing the maintenance instructions}

Cache maintenance instructions are defined to act on particular memory locations. Instructions can be defined:

- By the address of the memory location to be maintained, referred to as operating \textit{by VA}.
- By a mechanism that describes the location in the hardware of the cache, referred to as operating \textit{by set/way}.

In addition, for instruction caches, there are instructions that invalidate all entries.

The following subsections define the terms used in the descriptions of the cache maintenance instructions:

- Terminology for cache maintenance instruction operating by virtual address, \textit{VA} on page D3-1700.
- Terminology for cache maintenance instructions operating by set/way on page D3-1700.
- Terminology for Clean, Invalidate, and Clean and Invalidate instructions on page D3-1701.
Terminology for cache maintenance instruction operating by virtual address, VA

The addresses used by the PE are VAs. When all applicable stages of translation are disabled, the virtual address is identical to the physical address.

Note

For more information about memory system behavior when address translation is disabled, see The effects of disabling a stage of address translation on page D4-1767.

For the cache maintenance instruction, any instruction described as operating by VA includes as part of any required VA to PA translation:
• For an instruction executed at EL1, the current system Address Space Identifier, ASID.
• The current Security state.
• Whether the instruction was performed from Hyp mode, or from Non-secure EL1 state.
• For an instruction executed from a Non-secure EL1 state, the Virtual Machine Identifier, VMID.

For data or unified cache maintenance instruction by VA, the operation cannot generate a Data Abort exception for a Permission fault, except for the Permission fault cases described in:
• Data cache maintenance instructions (DC*) on page D3-1704.
• Stage 2 fault on a stage 1 translation table walk on page D4-1806.

For an instruction cache maintenance instruction by VA:
• It is IMPLEMENTATION DEFINED whether the operation can generate a Data Abort exception for a Translation fault or an Access flag fault.
• The operation cannot generate a Data Abort exception for a Permission fault, except for the Permission fault case described in Stage 2 fault on a stage 1 translation table walk on page D4-1806.

For more information about these faults, see MMU faults on page D4-1800.

Terminology for cache maintenance instructions operating by set/way

Cache maintenance instruction that operate by set/way refer to the particular structures in a cache. Three parameters describe the location in a cache hierarchy that an instruction works on. These parameters are:

Level
The cache level of the hierarchy. The number of levels of cache is IMPLEMENTATION DEFINED. The cache levels that can be managed using the architected cache maintenance instructions that operate by set/way can be determined from the CLIDR_EL1.

In the ARM architecture, the lower numbered cache levels are those closest to the PE. See Memory hierarchy on page B2-71.

Set
Each level of a cache is split up into a number of sets. Each set is a set of locations in a cache level to which an address can be assigned. Usually, the set number is an IMPLEMENTATION DEFINED function of an address.

In the ARM architecture, sets are numbered from 0.

Way
The associativity of a cache is the number of locations in a set to which a specific address can be assigned. The way number specifies one of these locations.

In the ARM architecture, ways are numbered from 0.

Note

Because the allocation of a memory address to a cache location is entirely IMPLEMENTATION DEFINED, ARM expects that most portable software will use only the cache maintenance instructions by set/way as single steps in a routine to perform maintenance on the entire cache.
Terminology for Clean, Invalidate, and Clean and Invalidate instructions

Caches introduce coherency problems in two possible directions:

1. An update to a memory location by a PE that accesses a cache might not be visible to other observers that can access memory. This can occur because new updates are still in the cache and are not visible yet to the other observers that do not access that cache.

2. Updates to memory locations by other observers that can access memory might not be visible to a PE that accesses a cache. This can occur when the cache contains an old, or stale, copy of the memory location that has been updated.

The Clean and Invalidate instructions address these two issues. The definitions of these instructions are:

**Clean**
A cache clean instruction ensures that updates made by an observer that controls the cache are made visible to other observers that can access memory at the point to which the instruction is performed. Once the Clean has completed, the new memory values are guaranteed to be visible to the point to which the instruction is performed, for example to the Point of Unification.

The cleaning of a cache entry from a cache can overwrite memory that has been written by another observer only if the entry contains a location that has been written to by an observer in the shareability domain of that memory location.

**Invalidate**
A cache invalidate instruction ensures that updates made visible by observers that access memory at the point to which the invalidate is defined, are made visible to an observer that controls the cache. This might result in the loss of updates to the locations affected by the invalidate instruction that have been written by observers that access the cache, if those updates have not been cleaned from the cache since they were made.

If the address of an entry on which the invalidate instruction operates is Normal, Non-cacheable or any type of Device memory then an invalidate instruction also ensures that this address is not present in the cache.

---

**Note**

Entries for addresses that are Normal Cacheable can be allocated to the cache at any time, and so the cache invalidate instruction cannot ensure that the address is not present in a cache.

---

**Clean and Invalidate**

A cache clean and invalidate instruction behaves as the execution of a clean instruction followed immediately by an invalidate instruction. Both instructions are performed to the same location.

The points to which a cache maintenance instruction can be defined differ depending on whether the instruction operates by VA or by set/way:

- For instructions operating by set/way, the point is defined to be to the next level of caching. For the All operations, the point is defined as the Point of Unification for each location held in the cache.

- For instruction operating by VA, two conceptual points are defined:

  **Point of Coherency (PoC)**

  For a particular VA, the PoC is the point at which all agents that can access memory are guaranteed to see the same copy of a memory location. In many cases, this is effectively the main system memory, although the architecture does not prohibit the implementation of caches beyond the PoC that have no effect on the coherence between memory system agents.

---

**Note**

The presence of system caches can affect the definition of point of coherency as described in System level caches on page D3-1713.
**Point of Unification (PoU)**

The PoU for a PE is the point by which the instruction and data caches and the translation table walks of that PE are guaranteed to see the same copy of a memory location. In many cases, the Point of Unification is the point in a uniprocessor memory system by which the instruction and data caches and the translation table walks have merged.

The PoU for an Inner Shareable shareability domain is the point by which the instruction and data caches and the translation table walks of all the PEs in that Inner Shareable shareability domain are guaranteed to see the same copy of a memory location. Defining this point permits self-modifying software to ensure future instruction fetches are associated with the modified version of the software by using the standard correctness policy of:

1. Clean data cache entry by address.
2. Invalidate instruction cache entry by address.

The following fields in the CLIDR_EL1 relate to these conceptual points:

**LoC, Level of Coherence**

This field defines the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the Point of Coherency. The LoC value is a cache level, so, for example, if LoC contains the value 3:

- A clean to the Point of Coherency operation requires the level 1, level 2 and level 3 caches to be cleaned.
- Level 4 cache is the first level that does not have to be maintained.

If the LoC field value is 0x0, this means that no levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Coherency.

If the LoC field value is a nonzero value that corresponds to a level that is not implemented, this indicates that all implemented caches are before the Point of Coherency.

**LoUU, Level of Unification, uniprocessor**

This field defines the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the Point of Unification for the PE. As with LoC, the LoUU value is a cache level.

If the LoUU field value is 0x0, this means that no levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification.

If the LoUU field value is a nonzero value that corresponds to a level that is not implemented, this indicates that all implemented caches are before the Point of Unification.

**LoUIS, Level of Unification, Inner Shareable**

In any implementation:

- This field defines the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the Point of Unification for the Inner Shareable shareability domain. As with LoC, the LoUIS value is a cache level.
- If the LoUIS field value is 0x0, this means that no levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification for the Inner Shareable shareability domain.
- If the LoUIS field value is a nonzero value that corresponds to a level that is not implemented, this indicates that all implemented caches are before the Point of Unification.

For more information, see [CLIDR_EL1, Cache Level ID Register on page D7-1912](#).

**The ARMv8 abstraction of the cache hierarchy**

The following subsections describe the ARMv8 abstraction of the cache hierarchy:

- *Cache maintenance instructions that operate by address on page D3-1703.*
- *Cache maintenance instructions that operate by set/way on page D3-1703.*
Cache maintenance instructions that operate by address

The address-based cache maintenance instructions are described as operating by VA. Each of these instructions is always qualified as being either:
- Performed to the Point of Coherency.
- Performed to the Point of Unification.

See Terms used in describing the maintenance instructions on page D3-1699 for definitions of Point of Coherency and Point of Unification, and more information about possible meanings of VA.

Cache maintenance instructions lists the address-based maintenance instructions.

The CTR_EL0 holds minimum line length values for:
- The instruction caches.
- The data and unified caches.

These values support efficient invalidation of a range of addresses, because this value is the most efficient address stride to use to apply a sequence of address-based maintenance instructions to a range of addresses.

For the Invalidate data or unified cache line by VA instruction, the Cache Write-back Granule field of the CTR_EL0 defines the maximum granule that a single invalidate instruction can invalidate. This meaning of the Cache Write-back Granule is in addition to its defining the maximum size that can be written back.

Cache maintenance instructions that operate by set/way

Cache maintenance instructions lists the set/way-based maintenance instructions. Some encodings of these instructions include a required field that specifies the cache level for the instruction:
- A clean instruction cleans from the level of cache specified through to at least the next level of cache, moving further from the PE.
- An invalidate instruction invalidates only at the level specified.

D3.4.8 Cache maintenance instructions

The A64 cache maintenance instructions are part of the A64 system instruction class in the register encoding space. For encoding details and other general information on these system instruction, see System instructions on page C3-144, SYS on page C6-742 and Cache maintenance instructions, and data cache zero on page C5-276.

The instruction and data cache maintenance instructions have the same functionality in AArch32 state and in AArch64 state. Table D3-3 shows these system instructions. Instructions that take an argument include Xt in the instruction description.

Note

In Table D3-3 the Point of Unification is the Point of Unification of the PE executing the cache maintenance instruction.

Table D3-3 System instructions for cache maintenance

<table>
<thead>
<tr>
<th>System instructions</th>
<th>Instruction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction cache maintenance instructions, see System instructions on page C3-144</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IC IALLUIS</td>
<td>Invalidate all to Point of Unification, Inner Shareable</td>
<td>EL1 or higher access.</td>
</tr>
<tr>
<td>IC IALLU</td>
<td>Invalidate all to Point of Unification</td>
<td>EL1 or higher access.</td>
</tr>
<tr>
<td>IC IVAU, Xt</td>
<td>Invalidate by virtual address to Point of Unification</td>
<td>When SCTLR_EL1.UCI == 1, EL0 access. Otherwise, EL1 or higher access.</td>
</tr>
</tbody>
</table>
A DSB or DMB instruction intended to ensure the completion of cache or branch predictor maintenance instructions must have an access type of both loads and stores.

The following subsections give more information about these instructions:

- Instruction cache maintenance instructions (IC*).
- Data cache maintenance instructions (DC*).
- EL0 accessibility to cache maintenance instructions on page D3-1705.
- General requirements for the scope of maintenance instructions on page D3-1705.
- Effects of instructions that operate by VA to the Point of Coherency on page D3-1706.
- Effects of instructions operate by VA but not to the Point of Coherency on page D3-1706.
- Effects of All and set/way maintenance instructions on page D3-1707.
- Effects of virtualization and security on the cache maintenance instructions on page D3-1707.
- Boundary conditions for cache maintenance instructions on page D3-1708.
- Ordering and completion of data and instruction cache instructions on page D3-1709.
- Performing cache maintenance instructions on page D3-1710.

### Instruction cache maintenance instructions (IC*)

The A64 assembly syntax for these instructions is described in System instructions on page C3-144.

Where an address argument for these instructions is required, it takes the form of a 64-bit register that holds the virtual address argument. No restrictions apply for this address.

See also EL0 accessibility to cache maintenance instructions on page D3-1705 and Ordering and completion of data and instruction cache instructions on page D3-1709.

### Data cache maintenance instructions (DC*)

The A64 assembly syntax for these instructions is described in System instructions on page C3-144.

Where an address argument for these instructions is required, it takes the form of a 64-bit register that holds the virtual address argument. No alignment restrictions apply for this address.

Data cache maintenance instructions that take a set/way/level argument take a 64-bit register, the upper 32 bits of which are RES0.

DC IVAC requires write permission or else a Permission fault is generated.

### Table D3-3 System instructions for cache maintenance (continued)

<table>
<thead>
<tr>
<th>System instructions</th>
<th>Instruction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data cache maintenance instructions, see System instructions on page C3-144</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC IVAC, Xt</td>
<td>Invalidate by virtual address to Point of Coherency</td>
<td>EL1 or higher access.</td>
</tr>
<tr>
<td>DC ISW, Xt</td>
<td>Invalidate by set/way</td>
<td>EL1 or higher access.</td>
</tr>
<tr>
<td>DC CVAC, Xt</td>
<td>Clean by virtual address to Point of Coherency</td>
<td>When SCTLR_EL1.UCI == 1, EL0 access. Otherwise EL1 or higher access.</td>
</tr>
<tr>
<td>DC CSW, Xt</td>
<td>Clean by set/way</td>
<td>EL1 or higher access.</td>
</tr>
<tr>
<td>DC CVAU, Xt</td>
<td>Clean by virtual address to Point of Unification</td>
<td>When SCTLR_EL1.UCI == 1, EL0 access. Otherwise EL1 or higher access.</td>
</tr>
<tr>
<td>DC CIVAC, Xt</td>
<td>Clean and invalidate by virtual address to Point of Coherency</td>
<td>When SCTLR_EL1.UCI == 1, EL0 access. Otherwise EL1 or higher access.</td>
</tr>
<tr>
<td>DC CISW, Xt</td>
<td>Clean and invalidate by set/way</td>
<td>EL1 or higher access.</td>
</tr>
</tbody>
</table>
A DC IV AC or DC ISW executed at Non-secure EL1 is performed by the PE as clean and invalidate, that is as a DC CIVAC or DC CISW, if both of the following apply:

- EL2 is implemented.
- HCR_EL2.VM is set to 1, meaning the second stage of address translation is enabled.

**Note**

This also applies to the AArch32 cache maintenance instructions DCIMV AC and DCISW. See *AArch32 data cache maintenance instructions (DC*) on page G3-4001.

If a data cache maintenance by set/way instruction specifies a set, way, or level argument that is larger than the value supported by the implementation then the instruction is CONSTRAINED UNPREDICTABLE, see *Out of range values of the Set/Way/Index fields in cache maintenance instructions* on page K1-5492 or the instruction description.

If a memory fault that sets the FAR for the translation regime applicable for the cache maintenance instruction is generated from a data cache maintenance instruction, the FAR holds the address specified in the register argument of the instruction.

**Note**

Despite its mnemonic, DC ZVA is not a cache maintenance instruction. For more information, see *DC ZVA, Data Cache Zero by VA* on page C5-359.

See also *EL0 accessibility to cache maintenance instructions* and *Ordering and completion of data and instruction cache instructions* on page D3-1709.

### EL0 accessibility to cache maintenance instructions

The SCTLR_EL1.UCI bit enables EL0 access for the DC CVAU, DC CVAC, DC CIVAC, and IC IVAU instructions. When EL0 use of these instructions is disabled because SCTLR_EL1.UCI == 0, executing one of these instructions at EL0 generates a trap to EL1, that is reported using EC = 0x18.

For these instructions read access permission is required. When the value of SCTLR_EL1.UCI is 1:

- For the DC CVAU, DC CVAC, and DC CIVAC instructions, if the instruction is executed at EL0 and the address specified in the argument cannot be read at EL0, a Permission fault is generated.
- For the IC IVAU instruction, if the instruction is executed at EL0 and the address specified in the argument cannot be read at EL0, it is IMPLEMENTATION DEFINED whether a Permission fault is generated.

Software can read the CTR_EL0 to discover the stride needed for cache maintenance instructions. The SCTLR_EL1.UCT bit enables EL0 access to the CTR_EL0. When EL0 access to the Cache Type register is disabled, a register access instruction executed at EL0 is trapped to EL1 using EC = 0x18.

### General requirements for the scope of maintenance instructions

The ARMv8 specification of the cache maintenance instructions describes what each instruction is guaranteed to do in a system. It does not limit other behaviors that might occur, provided they are consistent with the requirements described in *General behavior of the caches* on page D3-1693, *Behavior of caches at reset* on page D3-1698, and *Preloading caches* on page B2-74.

This means that as a side-effect of a cache maintenance instruction:

- Any location in the cache might be cleaned.
- Any unlocked location in the cache might be cleaned and invalidated.

**Note**

ARM recommends that, for best performance, such side-effects are kept to a minimum. ARM strongly recommends that the side-effects of operations performed in Non-secure state do not have a significant performance impact on execution in Secure state.
Effects of instructions that operate by VA to the Point of Coherency

For Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, these instructions must affect the caches of other PEs in the shareability domain described by the shareability attributes of the VA supplied with the instruction.

For Device memory and Normal memory that is Inner Non-cacheable, Outer Non-cacheable, these instructions must affect the caches of all PEs in the Outer Shareable shareability domain of the PE on which the instruction is operating.

In all cases, for any affected PE, these instructions affect all data and unified caches to the Point of Coherency.

Table D3-4 shows the scope of the Data and unified cache maintenance instructions.

Table D3-4 PEs affected by cache maintenance instructions to the Point of Coherency

<table>
<thead>
<tr>
<th>Shareability</th>
<th>PEs affected</th>
<th>Effective to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-shareable</td>
<td>The PE performing the operation</td>
<td>The Point of Coherency of the entire system</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>All PEs in the same Inner Shareable shareability domain as the PE performing the operation</td>
<td>The Point of Coherency of the entire system</td>
</tr>
<tr>
<td>Outer Shareable</td>
<td>All PEs in the same Outer Shareable shareability domain as the PE performing the operation</td>
<td>The Point of Coherency of the entire system</td>
</tr>
</tbody>
</table>

Effects of instructions operate by VA but not to the Point of Coherency

For these instructions, Table D3-5 shows how, for a VA in a Normal or Device memory location, the shareability attribute of the VA determines the minimum set of PEs affected, and the point to which the instruction must be effective.

Table D3-5 PEs affected by cache maintenance instructions to the Point of Unification

<table>
<thead>
<tr>
<th>Shareability</th>
<th>PEs affected</th>
<th>Effective to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-shareable</td>
<td>The PE executing the instruction</td>
<td>The point of unification of instruction cache fills, data cache fills and write-backs, and translation table walks, on the PE executing the instruction</td>
</tr>
<tr>
<td>Inner Shareable or Outer Shareable</td>
<td>All PEs in the same Inner Shareable shareability domain as the PE executing the instruction</td>
<td>The Point of Unification of instruction cache fills, data cache fills and write-backs, and translation table walks, of all PEs in the same Inner Shareable shareability domain as the PE executing the instruction</td>
</tr>
</tbody>
</table>

Note

The set of PEs guaranteed to be affected is never greater than the PEs in the Inner Shareable shareability domain containing the PE executing the instruction.
Effects of All and set/way maintenance instructions

The IC IALLU and DC set/way instructions apply only to the caches of the PE that performs the instruction.

The IC IALLUIS instruction can affect the caches of all PEs in the same Inner Shareable shareability domain as the PE that performs the instruction. This instruction has an effect to the Point of Unification of instruction cache fills, data cache fills, and write-backs, and translation table walks, of all PEs in the same Inner Shareable shareability domain.

--- Note ---

The possible presence of system caches, as described in System level caches on page D3-1713, means architecture does not guarantee that all levels of the cache can be maintained using set/way instructions.

Effects of virtualization and security on the cache maintenance instructions

Each Security state has its own physical address (PA) space, therefore cache entries are associated with PA space.

Table D3-6 shows the effects of virtualization and security on the cache maintenance instructions. In the table, the Specified entries are entries that the architecture requires the instruction to affect. The rules described in General behavior of the caches on page D3-1693 mean that an instruction might also affect other entries.

Table D3-6 Effects of virtualization and security on the maintenance instructions

<table>
<thead>
<tr>
<th>Cache maintenance instructions</th>
<th>Security state</th>
<th>Specified entries</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data or unified cache maintenance instructions</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Invalidate, Clean, or Clean and Invalidate by VA: IVAC, CVAC, CVAU, CIVAC | Both | All lines that hold the PA that, in the current Security state, is mapped to by the combination of all of:  
• The specified VA.  
• For an instruction executed at EL1 or EL0, the current ASID if the location is mapped to by a non-global page.  
• For an instruction executed at Non-secure EL1 or Non-secure EL0, the current VMIDa. |
| Invalidate, Clean, or Clean and Invalidate by set/way: ISW, CSW, CISW | Non-secure | Line specified by set/way provided that the entry comes from the Non-secure PA space. |
| | Secure | Line specified by set/way regardless of the PA space that the entry has come from. |
| Instruction cache maintenance instructions | | |
| Invalidate by VA: IVAU | Both | All lines corresponding to the specified VAb in the current translation regime and:  
• For an instruction executed at EL1 or EL0, the current ASID.  
• For an instruction executed at Non-secure EL1 or Non-secure EL0, the current VMIDa. |
| Invalidate All: IALLU, IALLUIS | Both | For an instruction executed at:  
• Non-secure EL1, all instruction cache lines containing entries associated with the current VMIDa.  
• EL2, all instruction cache lines containing Non-secure entries.  
• EL3 or Secure EL1, all instruction cache lines. |

a. Dependencies on the VMID apply even when HCR_EL2.VM is set to 0. The architecture does not define a reset value for VTTBR_EL2.VMID, and therefore, in any implementation that includes EL2, the boot software executed when reset is deasserted must initialize VTTBR_EL2.VMID.

b. The VA is the address of the instruction that caused the cache maintenance instruction.
b. The type of instruction cache used affects the interpretation of the specified entries in this table such that:
   • For a PIPT instruction cache, the cache maintenance applies to all entries whose physical address corresponds to the specified address.
   • For a VIPT instruction cache, the cache maintenance applies to entries whose virtual index and physical tag corresponds to the specified address.
   • For an ASID and VMID tagged VIVT instruction cache, the cache maintenance applies to entries whose virtual address corresponds to the specified address.

For information on types of instruction cache see Instruction caches on page D4-1829.

For locked entries and entries that might be locked, the behavior of cache maintenance instructions described in The interaction of cache lockdown with cache maintenance instructions on page D3-1712 applies.

With an implementation that generates aborts if entries are locked or might be locked in the cache, when the use of lockdown aborts is enabled, these aborts can occur on any cache maintenance instructions.

In an implementation that includes EL2:

- The architecture does not require cache cleaning when switching between virtual machines. Cache invalidation by set/way must not present an opportunity for one virtual machine to corrupt state associated with a second virtual machine. To ensure this requirement is met, Non-secure clean by set/way operations can be upgraded to clean and invalidate by set/way.

- The AArch64 Data cache invalidate instructions, DC IVAC and DC ISW, at EL1 and EL0, and the AArch32 Data cache invalidate instructions DCIMVAC and DCISW, at EL1, perform a cache clean as well as a cache invalidation if both of the following apply:
  - The value of HCR.VM is 1.
  - The instruction is executed in Non-secure state, or EL3 is not implemented.

The means that, in Non-secure state:
  - At EL1 using AArch64 or EL0 using AArch64, a DC IVAC instruction operates as DC CIVAC, and a DC ISW instruction operates as DC CISW.
  - At EL1 using AArch32, a DCIMVAC instruction operates as DCCIMVAC, and a DCISW instruction operates as DCCISW.

- The AArch64 Data cache invalidate by set/way instruction DC ISW, at EL1 and EL0, and the AArch32 Data cache invalidate by set/way instruction DCISW, at EL1, perform a cache clean as well as a cache invalidation if both of the following apply:
  - The value of HCR_EL2.SWIO is 1.
  - The instruction is executed in Non-secure state, or EL3 is not implemented.

This means that, in Non-secure state:
  - At EL1 using AArch64 or EL0 using AArch64, a DC ISW instruction operates as DC CISW.
  - At EL1 using AArch32, a DCISW instruction operates as DCCISW.

- When the value of HCR_EL2.FB is 1, TLB and instruction cache invalidate instructions executed in the Non-secure EL1 Exception level are broadcast across the Inner Shareable domain. When Non-secure EL1 is using AArch64, this applies to the TLBI VMALLE1, TLBI VAE1, TLBI ASIDE1, TLBI VAAE1, TLBI VALE1, TLBI VALE1, and IC IALLU instructions. This means the instruction is upgraded to the corresponding Inner Shareable instruction, for example IC IALLU is upgraded to IC IALLUIS.

For more information about the cache maintenance instructions, see About cache maintenance in ARMv8 on page D3-1699, Cache maintenance instructions on page D3-1703, and Chapter D4 The AArch64 Virtual Memory System Architecture.

Boundary conditions for cache maintenance instructions

Cache maintenance instructions operate on the caches regardless of whether the System register Cacheability controls force all memory accesses to be Non-cacheable.
For address-based cache maintenance instructions, the instructions operate on the caches regardless of the memory type and cacheability attributes marked for the memory address in the VMSA translation table entries. This means that the effects of the cache maintenance instructions can apply regardless of:

- Whether the address accessed:
  - Is Normal memory or Device memory.
  - Has the Cacheable attribute or the Non-cacheable attribute.
- Any applicable domain control of the address accessed.
- The access permissions for the address accessed, other than the effect of the stage two write permission on data or unified cache invalidation instructions.

### Ordering and completion of data and instruction cache instructions

All data cache instructions, other than DC ZVA, that specify an address:

- Execute in program order relative to loads or stores that access an address in Normal memory with either Inner Write Through or Inner Write Back attributes within the same cache line of minimum size, as indicated by CTR_EL0.DMinLine.
- Can execute in any order relative to loads or stores that access any address with the Device memory attribute, or with Normal memory with Inner Non-cacheable attribute unless a DMB or DSB is executed between the instructions.
- Execute in program order relative to other data cache maintenance instructions, other than DC ZVA, that specify an address within the same cache line of minimum size, as indicated by CTR_EL0.DMinLine.
- Can execute in any order relative to loads or stores that access an address in a different cache line of minimum size, as indicated by CTR_EL0.DMinLine, unless a DMB or DSB is executed between the instructions.
- Can execute in any order relative to other data cache maintenance instructions, other than DC ZVA, that specify an address in a different cache line of minimum size, as indicated by CTR_EL0.DMinLine, unless a DMB or DSB is executed between the instructions.
- Can execute in any order relative to data cache maintenance instructions that do not specify an address unless a DMB or DSB is executed between the instructions.
- Can execute in any order relative to instruction cache maintenance instructions unless a DSB is executed between the instructions.

**Note**

- Data cache ordering rules by address are consistent with physically indexed physically tagged caches. See *Data and unified caches on page D4-1829.*

*Data cache zero instruction on page D3-1711* describes the ordering and completion rules for Data Cache Zero.

All data cache maintenance instructions that do not specify an address:

- Can execute in any order relative to data cache maintenance instructions that do not specify an address unless a DMB or DSB is executed between the instructions.
- Can execute in any order relative to data cache maintenance instructions that specify an address, other than Data Cache Zero, unless a DMB or DSB is executed between the instructions.
- Can execute in any order relative to loads or stores unless a DMB or DSB is executed between the instructions.
- Can execute in any order relative to instruction cache maintenance instructions unless a DSB is executed between the instructions.

All instruction cache instructions can execute in any order relative to other instruction cache instructions, data cache instructions, loads, and stores unless a DSB is executed between the instructions.
A cache maintenance instruction can complete at any time after it is executed, but is only guaranteed to be complete, and its effects visible to other observers, following a DSB instruction executed by the PE that executed the cache maintenance instruction.

In all cases, where the text in this section refers to a DMB or a DSB, this means a DMB or DSB whose required access type is both loads and stores.

--- Note ---

These ordering requirements are extended from the requirements in AArch32 state given:

- Ordering of cache and branch predictor maintenance instructions on page G3-4007.
- AArch32 instruction cache maintenance instructions (IC*) on page G3-4001.

Performing cache maintenance instructions

To ensure all cache lines in a block of address space are maintained through all levels of cache ARM strongly recommends that software:

- For data or unified cache maintenance, uses the CTR_EL0.DMinLine value to determine the loop increment size for a loop of data cache maintenance by VA instructions.
- For instruction cache maintenance, uses the CTR_EL0.IMinLine value to determine the loop increment size for a loop of instruction cache maintenance by VA instructions.

Example code for cache maintenance instructions

The cache maintenance instructions by set/way can clean or invalidate, or both, the entirety of one or more levels of cache attached to a PE. However, unless all PEs attached to the caches regard all memory locations as Non-cacheable, it is not possible to prevent locations being allocated into the cache during such a sequence of the cache maintenance instructions.

--- Note ---

Since the set/way instructions are performed only locally, there is no guarantee of the atomicity of cache maintenance between different PEs, even if those different PEs are each executing the same cache maintenance instructions at the same time. Since any cacheable line can be allocated into the cache at any time, it is possible for a cache line to migrate from an entry in the cache of one PE to the cache of a different PE in a way that means the line is not affected by set/way based cache maintenance. Therefore, ARM strongly discourages the use of set/way instructions to manage coherency in coherent systems. The expected use of the cache maintenance instructions that operate by set/way is limited to the cache maintenance associated with the powerdown and powerup of caches, if this is required by the implementation.

The limitations of cache maintenance by set/way mean maintenance by set/way does not happen on multiple PEs, and cannot be made to happen atomically for each address on each PE. Therefore in multiprocessor or multithreaded systems, the use of cache maintenance by set/way to clean, or clean and invalidate, the entire cache for coherency management with very large buffers or with buffers with unknown address can fail to provide the expected coherency results because of speculation by other PEs, or possibly by other threads. The only way that these instructions can be used in this way is to first ensure that all PEs that might cause speculative accesses to caches that need to be maintained are not capable of generating speculative accesses. This can be achieved by ensuring that those PEs have no memory locations with a Normal Cacheable attribute. Such an approach can have very large system performance effects, and ARM advises implementers to use hardware coherency mechanisms in systems where this will be an issue.

System level caches on page D3-1713 refers to other limitations of cache maintenance by set/way.

The following example code for cleaning a data or unified cache to the Point of Coherency illustrates a generic mechanism for cleaning the entire data or unified cache to the Point of Coherency.

```
MRS     X0, CLIDR_EL1
AND     W3, W0, #0x07000000     // Get 2 x Level of Coherency
LSR     W3, W3, #23
CBZ     W3, Finished
```
mov w10, #0          // w10 = 2 x cache level
mov w8, #1           // w8 = constant 0b1
loop1: add w2, w10, w10, lsr #1  // Calculate 3 x cache level
        lsr w1, w0, w2  // extract 3-bit cache type for this level
        and w1, w1, #0x7
        cmp w1, #2
        blt skip        // No data or unified cache at this level
        msr csselr_el1, x10  // Select this cache level
        isb               // Synchronize change of CSSELR
        mrs x1, ccсидr_el1  // Read CCSIDR
        and w2, w1, #7    // w2 = log2(linelen)-4
        add w2, w2, #4    // w2 = log2(linelen)
        ubfx w4, w1, #3, #10  // w4 = max way number, right aligned
        clz w5, w4        // w5 = 32-log2(ways), bit position of way in DC operand
        lsl w9, w4, w5    // w9 = max way number, aligned to position in DC operand
        lsl w16, w8, w5   // w16 = amount to decrement way number per iteration
        loop2: ubfx w7, w1, #13, #15        // w7 = max set number, right aligned
                lsl w7, w7, w2  // w7 = max set number, aligned to position in DC operand
                lsl w17, w8, w2 // w17 = amount to decrement set number per iteration
        loop3: orr w11, w10, w9          // w11 = combine way number and cache number ...
                orr w11, w11, w7 // ... and set number for DC operand
                dc csw, x11     // Do data cache clean by set and way
                subs w7, w7, w17 // Decrement set number
                b.ge loop3
                subs x9, x9, x16 // Decrement way number
                b.ge loop2
        skip: add w10, w10, #2          // Increment 2 x cache level
              cmp w3, w10
              dsb               // Ensure completion of previous cache maintenance instruction
              b.gt loop1
finished:

Similar approaches can be used for all cache maintenance instructions.

**D3.4.9 Data cache zero instruction**

The Data Cache Zero by Address instruction, DC ZVA, writes 0b00 to each of a block of N bytes, aligned in memory to N bytes in size, where the block in memory is identified by the address passed. There are no alignment restrictions on the address supplied. The DCZID_EL0 register indicates the block size that is written with byte values of zero.

Software can restrict access to this operation. See Configurable instruction enables and disables, and trap controls on page D1-1562.

If disabled, the operation at EL0 is trapped to EL1.

The DC ZVA instruction behaves as a set of stores to the location being accessed, and:

- Generates a Permission fault if the translation regime being used when the instruction is executed does not permit writes to the locations.

- Requires the same considerations for ordering and the management of coherency as any other store instruction.

In addition:

- When the instruction is executed, it can generate memory faults or watchpoints that are prioritized in the same way as other memory related faults or watchpoints. Where a synchronous Data Abort fault or a watchpoint is generated, the CM bit in the syndrome field is not set to 1, which would be the case for all other cache maintenance instructions. See Exception from a Data abort on page D1-1533 for more information about the encoding of ESR_ELx and the associated ISS field.

- If the memory region being zeroed is any type of Device memory, then DC ZVA generates an Alignment fault which is prioritized in the same way as other alignment faults that are determined by the memory type.
D3.4.10 Cache lockdown

The concept of an entry locked in a cache is allowed, but not architecturally defined. How lockdown is achieved is implementation defined and might not be supported by:

- An implementation.
- Some memory attributes.

An unlocked entry in a cache might not remain in that cache. The architecture does not guarantee that an unlocked cache entry remains in the cache or remains incoherent with the rest of memory. Software must not assume that an unlocked item that remains in the cache remains dirty.

A locked entry in a cache is guaranteed to remain in that cache. The architecture does not guarantee that a locked cache entry remains incoherent with the rest of memory, that is, it might not remain dirty.

The interaction of cache lockdown with cache maintenance instructions

The interaction of cache lockdown and cache maintenance instructions is implementation defined. However, an architecturally-defined cache maintenance instruction on a locked cache line must comply with the following general rules:

- The effect of the following instructions on locked cache entries is implementation defined:
  - Cache clean by set/way, DC CSW.
  - Cache invalidate by set/way, DC ISW.
  - Cache clean and invalidate by set/way, DC CISW.
  - Instruction cache invalidate all, IC IALLU and IC IALLUIS.

However, one of the following approaches must be adopted in all these cases:

1. If the instruction specified an invalidation, a locked entry is not invalidated from the cache.
2. If the instruction specified a clean it is implementation defined whether locked entries are cleaned.
3. If an entry is locked down, or could be locked down, an implementation defined Data Abort exception is generated, using the fault status code defined for this purpose. See Exception from a Data abort on page D1-1533.

This permits a usage model for cache invalidate routines to operate on a large range of addresses by performing the required operation on the entire cache, without having to consider whether any cache entries are locked.

The effect of the following instructions is implementation defined:

- Cache clean by virtual address, DC CVAC and DC CVAU.
- Cache invalidate by virtual address, DC IVAC.
- Cache clean and invalidate by virtual address, DC CIVAC.

However, one of the following approaches must be adopted in all these cases:

1. If the instruction specified an invalidation, a locked entry is invalidated from the cache. For the clean and invalidate instructions, the entry must be cleaned before it is invalidated.
2. If the instruction specified an invalidation, a locked entry is not invalidated from the cache. If the instruction specified a clean it is implementation defined whether locked entries are cleaned.
3. If an entry is locked down, or could be locked down, an implementation defined Data Abort exception is generated, using the fault status code defined for this purpose. See ESR_ELx on page K12-5663.

In an implementation that includes EL2, if HCR_EL2.TIDCP is set to 1, any exception relating to lockdown of an entry associated with Non-secure memory is routed to EL2.
The AArch64 System Level Memory Model

D3.4 Cache support

Note

An implementation that uses an abort mechanisms for entries that can be locked down but are not actually locked down must:

- Document the IMPLEMENTATION DEFINED instruction sequences that perform the required operations on entries that are not locked down.
- Implement one of the other permitted alternatives for the locked entries.

ARM recommends that, when possible, such IMPLEMENTATION DEFINED instruction sequences use architecturally-defined instructions. This minimizes the number of customized instructions required.

In addition, an implementation that uses an abort to handle cache maintenance instructions for entries that might be locked must provide a mechanism that ensures that no entries are locked in the cache.

The reset setting of the cache must be that no cache entries are locked.

Additional cache functions for the implementation of lockdown

An implementation can add additional cache maintenance functions for the handling of lockdown in the IMPLEMENTATION DEFINED spaces reserved for Cache Lockdown, see Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291.

D3.4.11 System level caches

The system level architecture might define further aspects of the software view of caches and the memory model that are not defined by the ARMv8 architecture. These aspects of the system level architecture can affect the requirements for software management of caches and coherency. For example, a system design might introduce additional levels of caching that cannot be managed using the architecturally-defined maintenance instructions. Such caches are referred to as system caches.

Conceptually, three classes of system cache can be envisaged:

1. System caches which lie before the point of coherency and cannot be managed by any cache maintenance instructions. Such systems fundamentally undermine the concept of cache maintenance instructions operating to the point of coherency, as they imply the use of non-architecture mechanisms to manage coherency. The use of such systems in the ARM architecture is explicitly prohibited.

2. System caches which lie before the point of coherency and can be managed by cache maintenance by address instructions that apply to the point of coherency, but cannot be managed by cache maintenance by set/way instructions. Where maintenance of the entirety of such a cache must be performed, as in the case for power management, it must be performed using non-architectural mechanisms.

3. System caches which lie beyond the point of coherency and so are invisible to the software. The management of such caches is outside the scope of the architecture.

D3.4.12 Branch prediction

ARMv8 does not define any branch predictor maintenance instructions for AArch64 state.

If branch prediction is architecturally visible, cache maintenance must also apply to branch prediction.
D3.5 External aborts

The ARM architecture defines external aborts as errors that occur in the memory system, other than those that are detected by the MMU or debug logic. External aborts include parity or ECC errors detected by the caches or other parts of the memory system. For example, an uncorrectable parity or ECC failure on a Level 2 Memory structure might generate an external abort.

An external abort is one of the following:

- Synchronous.
- Precise asynchronous.
- Imprecise asynchronous.

For more information, see Exception terminology on page D1-1499.

The ARM architecture does not provide any method to distinguish between precise asynchronous and imprecise asynchronous external aborts.

VMSAv8-64 permits external aborts on data accesses, translation table walks, and instruction fetches to be either synchronous or asynchronous.

It is IMPLEMENTATION DEFINED which external aborts, if any, are supported. Asynchronous aborts are taken as SError interrupt exceptions. See Asynchronous exception types, routing, masking and priorities on page D1-1555.

Synchronous external aborts are reported using the Instruction Abort and Data Abort exceptions. See Synchronous exception types, routing and priorities on page D1-1547.

Normally, external aborts are rare. An imprecise asynchronous external abort is likely to be fatal to the process that is running, ARM recommends that implementations make external aborts precise wherever possible.

The following subsections give more information about possible external aborts:

- External abort on an instruction fetch.
- External abort on data read or write.
- Provision for the classification of external aborts.
- Parity or ECC error reporting on page D3-1715.

D3.5.1 External abort on an instruction fetch

An external abort on an instruction fetch can be either synchronous or asynchronous.

A synchronous external abort on an instruction fetch is taken precisely using the Instruction Abort exception.

An implementation can report the external abort asynchronously from the instruction that it applies to. In such an implementation the abort is taken using the SError interrupt exception.

D3.5.2 External abort on data read or write

Externally-generated errors that occur during a data read or write can be either synchronous or asynchronous.

A synchronous external abort on a data read or write is taken precisely using the Data Abort exception.

An implementation can report the external abort asynchronously from the instruction that generated the access. In such an implementation the abort is taken using the SError interrupt exception.

D3.5.3 Provision for the classification of external aborts

In AArch64 state, an implementation can use ESR_ELx.EA, ISS[9], to provide more information about synchronous external aborts. For more information, see Exception from an Instruction abort on page D1-1533 and Exception from a Data abort on page D1-1533.

For all aborts other than synchronous external aborts reported using the EC values 0x20, 0x21, 0x24, and 0x25, ESR_ELx.EA, ISS[9], returns a value of 0.
D3.5.4 Parity or ECC error reporting

The ARM architecture supports the reporting of both synchronous and asynchronous parity or ECC errors from the cache system. It is IMPLEMENTATION DEFINED what parity or ECC errors in the cache systems, if any, result in synchronous or asynchronous parity or ECC errors.

A fault code is defined for reporting parity or ECC errors, see *Use of the ESR_EL1, ESR_EL2, and ESR_EL3* on page D1-1523. However, when parity or ECC error reporting is implemented, it is IMPLEMENTATION DEFINED whether a parity or ECC error is reported using the assigned fault code or using another appropriate encoding.

For all purposes other than the fault status encoding, parity or ECC errors are treated as external aborts.
D3.6 Memory barrier instructions

Memory barriers on page B2-87 describes the memory barrier instructions. This section describes the system level controls of those instructions.

D3.6.1 EL2 control of the shareability of data barrier instructions executed at Non-secure EL0 or EL1

In an implementation that includes EL2 and supports shareability limitations on the data barrier instructions, the HCR_EL2.BSU field can upgrade the required shareability of an instruction that is executed at EL0 or EL1 in Non-secure state. Table D3-7 shows the encoding of this field.

Table D3-7 EL2 control of shareability of barrier instructions executed at Non-secure EL0 or EL1

<table>
<thead>
<tr>
<th>HCR_EL2.BSU</th>
<th>Minimum shareability of barrier instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No effect, shareability is as specified by the instruction</td>
</tr>
<tr>
<td>01</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>11</td>
<td>Full system</td>
</tr>
</tbody>
</table>

For an instruction executed at EL0 or EL1 in Non-secure state, Table D3-8 shows how the HCR_EL2.BSU is combined with the shareability specified by the argument of the DMB or DSB instruction to give the scope of the instruction.

Table D3-8 Effect of HCR_EL2.BSU on barrier instructions executed at Non-secure EL1 or EL0

<table>
<thead>
<tr>
<th>Shareability specified by the DMB or DSB argument</th>
<th>HCR_EL2.BSU</th>
<th>Resultant shareability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full system</td>
<td>Any</td>
<td>Full system</td>
</tr>
<tr>
<td>Outer Shareable</td>
<td>00, 01, or 10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>11, Full system</td>
<td>Full system</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>00 or 01</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td></td>
<td>10, Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>11, Full system</td>
<td>Full system</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>00, No effect</td>
<td>Non-shareable</td>
</tr>
<tr>
<td></td>
<td>01, Inner Shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td></td>
<td>10, Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>11, Full system</td>
<td>Full system</td>
</tr>
</tbody>
</table>
D3.7 Pseudocode description of general memory system instructions

This section lists the pseudocode describing general memory operations:

- Memory data type definitions.
- Basic memory access.
- Aligned memory access.
- Unaligned memory access on page D3-1718.
- Exclusive monitors operations on page D3-1718.
- Access permission checking on page D3-1719.
- Abort exceptions on page D3-1719.
- Memory barriers on page D3-1719.

D3.7.1 Memory data type definitions

This section lists the memory data types.

The memory data types are:

- Address descriptor, defined by the AddressDescriptor type.
- Full address, defined by the FullAddress type.
- Memory attributes, defined by the MemoryAttributes type.
- Memory type, defined by the MemType enumeration.
- Device memory type, defined by the DeviceType enumeration.
- Normal memory attributes, defined by the MemAttrHints type.
- Cacheability attributes, defined by the MemAttr_NC, MemAttr_WT, and MemAttr_WB constants.
- Allocation hints, defined by the MemHint_No, MemHint_WA, MemHint_RA, and MemHint_RW_A constants.
- Access permissions, defined by the Permissions type.

These types are defined in Chapter J1 ARMv8 Pseudocode.

D3.7.2 Basic memory access

The two _Mem[] accessors, Non-assignment (memory read) _Mem[] and Assignment (memory write) _Mem[], are the operations that perform single-copy atomic, aligned, little-endian memory accesses of size bytes to or from the underlying physical memory array of bytes.

The functions address the array using desc.paddress which supplies:

- A 48-bit physical address.
- A single NS bit to select between Secure and Non-secure parts of the array.

The AccType parameter describes the access type, such as normal, exclusive, ordered, and streaming. For a definition of AccType, see Address space on page B2-68.

The actual implemented array of memory might be smaller than the 2^48 bytes implied. In this case the scheme for aliasing is IMPLEMENTATION DEFINED, or some parts of the address space might give rise to external aborts or a System Error.

The attributes in memaddrdesc.memattrs are used by the memory system to determine caching and ordering behaviors as described in Memory types and attributes on page B2-94, Memory ordering on page B2-84, and Atomicity in the ARM architecture on page B2-81.

PAMax() returns the IMPLEMENTATION DEFINED size of the physical address. This function is defined in Chapter J1 ARMv8 Pseudocode.

D3.7.3 Aligned memory access

The two MemSingle[] accessors, Non-assignment (memory read) AArch64.MemSingle[] and Assignment (memory write) AArch64.MemSingle[], make atomic, little-endian accesses of size bytes. These functions are defined in Chapter J1 ARMv8 Pseudocode.
D3.7.4 Unaligned memory access

The two Mem[] accessors, Non-assignment (memory read) Mem[] and Assignment (memory write) Mem[], make accesses of the required type. If an access is not architecturally defined to be atomic, Mem[] synthesizes accesses from multiple calls to AArch64.MemSingle[]. It also reverses the byte order if the access is big-endian.

The AArch64.CheckAlignment() function checks the alignment of memory accesses.

D3.7.5 Exclusive monitors operations

The AArch64.SetExclusiveMonitors() function sets the exclusive monitors for a block of bytes, the size of which is determined by size, at the virtual address defined by address.

The AArch64.ExclusiveMonitorsPass() function checks whether the exclusive monitors are set to include the location of a number of bytes specified by size, at the virtual address defined by address. The atomic write that follows after the exclusive monitors have been set must be to the same physical address. It is permitted, but not required, for this function to return FALSE if the virtual address is not the same as that used in the previous call to AArch64.SetExclusiveMonitors().

The ExclusiveMonitorsStatus() function returns 0 if the previous atomic write was to the same physical memory locations selected by AArch64.ExclusiveMonitorsPass() and therefore succeeded. Otherwise the function returns 1, indicating that the address translation delivered a different physical address.

The MarkExclusiveGlobal() procedure takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The procedure records that the PE processorid has requested exclusive access covering at least size bytes from address paddress. The size of the location marked as exclusive is IMPLEMENTATION DEFINED, up to a limit of 2KB and no smaller than two words, and aligned in the address space to the size of the location. It is CONstrained UNpredictable whether this causes any previous request for exclusive access to any other address by the same PE to be cleared.

The MarkExclusiveLocal() procedure takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The procedure records in a local record that PE processorid has requested exclusive access to an address covering at least size bytes from address paddress. The size of the location marked as exclusive is IMPLEMENTATION DEFINED, and can at its largest cover the whole of memory but is no smaller than two words, and is aligned in the address space to the size of the location. It is IMPLEMENTATION DEFINED whether this procedure also performs a MarkExclusiveGlobal() using the same parameters.

The IsExclusiveGlobal() function takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The function returns TRUE if the PE processorid has marked in a global record an address range as exclusive access requested that covers at least size bytes from address paddress. It is IMPLEMENTATION DEFINED whether it returns TRUE or FALSE if a global record has marked a different address as exclusive access requested. If no address is marked in a global record as exclusive access, IsExclusiveGlobal() returns FALSE.

The IsExclusiveLocal() function takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The function returns TRUE if the PE processorid has marked an address range as exclusive access requested that covers at least size bytes from address paddress. It is IMPLEMENTATION DEFINED whether this function returns TRUE or FALSE if the address marked as exclusive access requested does not cover all of size bytes from address paddress. If no address is marked as exclusive access requested, then this function returns FALSE. It is IMPLEMENTATION DEFINED whether this result is ANDed with the result of IsExclusiveGlobal() with the same parameters.

The ClearExclusiveByAddress() procedure takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The procedure clears the global records of all PEs, other than processorid, for which an address region including any of size bytes starting from paddress has had a request for an exclusive access. It is IMPLEMENTATION DEFINED whether the equivalent global record of the PE processorid is also cleared if any of size bytes starting from paddress has had a request for an exclusive access, or if any other address has had a request for an exclusive access.

The ClearExclusiveLocal() procedure takes as arguments the PE identifier processorid. The procedure clears the local record of PE processorid for which an address has had a request for an exclusive access. It is IMPLEMENTATION DEFINED whether this operation also clears the global record of PE processorid that an address has had a request for an exclusive access.
These functions are defined in Chapter J1 ARMv8 Pseudocode.

**D3.7.6 Access permission checking**

The function `AArch64.CheckPermission()` is used by the architecture to perform access permission checking based on attributes derived from the translation tables or location descriptors. It returns the result of the call to `AArch64.NoFault()`.

These functions are defined in Chapter J1 ARMv8 Pseudocode.

The interpretation of access permission is shown in Memory access control on page D4-1783.

**D3.7.7 Abort exceptions**

The function `AArch64.Abort()` generates either a Data Abort or an Instruction Abort exception by calling `AArch64.DataAbort()` or `AArch64.InstructionAbort()`. It also can generate a debug exception for debug related faults, see Chapter D2 AArch64 Self-hosted Debug.

The function `AArch64.DataAbort()` generates a Data Abort exception, routes the exception to EL2 or EL3, and records the information required for the Exception Syndrome registers, ESR_ELx. See Exception from a Data abort on page D1-1533. A second stage abort might also record the intermediate physical address, IPA, but this depends on the type of the abort.

For a synchronous abort, `AArch64.DataAbort()` also sets the FAR to the VA of the abort.

The function `AArch64.InstructionAbort()` generates an Instruction Abort exception, routes the exception to EL2 or EL3, and records the information required for the Exception Syndrome registers, ESR_ELx. See Exception from an Instruction abort on page D1-1533. A second stage abort might also record the intermediate physical address, IPA, but this depends on the type of the abort.

For a synchronous abort, `AArch64.InstructionAbort()` also sets the FAR to the VA of the abort.

The FaultRecord type describes a fault. Functions that check for faults return a record of this type appropriate to the type of fault. Pseudocode description of the MMU faults on page D4-1809 provides a number of wrappers to generate FaultRecords.

The function `AArch64.NoFault()` returns a null record that indicates no fault. The IsFault() function tests whether a FaultRecord contains a fault.

**D3.7.8 Memory barriers**

The definition for the memory barrier functions is given by the enumerations `MBReqDomain` and `MBReqTypes`.

These enumerations define the required shareability domains and required access types used as arguments for DMB and DSB instructions.

The procedures `DataMemoryBarrier`, `DataSynchronizationBarrier`, and `InstructionSynchronizationBarrier` perform the memory barriers.
D3 The AArch64 System Level Memory Model
D3.7 Pseudocode description of general memory system instructions
Chapter D4
The AArch64 Virtual Memory System Architecture

This chapter provides a system level view of the AArch64 *Virtual Memory System Architecture* (VMSA) on page D4-1722, the memory system architecture of an ARMv8 implementation that is executing in AArch64 state. It contains the following sections:

- *About the Virtual Memory System Architecture (VMSA)* on page D4-1722.
- *The VMSAv8-64 address translation system* on page D4-1726.
- *VMSAv8-64 translation table format descriptors* on page D4-1774.
- *Memory access control* on page D4-1783.
- *Memory region attributes* on page D4-1792.
- *MMU faults* on page D4-1800.
- *Translation Lookaside Buffers (TLBs)* on page D4-1810.
- *TLB maintenance requirements and the TLB maintenance instructions* on page D4-1815.
- *Caches in a VMSAv8-64 implementation* on page D4-1829.
D4.1 About the Virtual Memory System Architecture (VMSA)

This chapter describes the ARMv8 Virtual Memory System Architecture (VMSA), and in particular how it applies to a PE that is executing in AArch64 state. In this state the PE is using VMSAv8-64, as defined in ARMv8 VMSA naming. See The ARMv8 VMSA when some Exception levels are using AArch32 for information about the VMSA in other contexts.

A VMSA provides a Memory Management Unit (MMU), that controls address translation, access permissions, and memory attribute determination and checking, for memory accesses made by the PE. The process of address translation maps the virtual addresses (VAs) used by the PE onto the physical addresses (PAs) of the physical memory system. The mapping of a VA to a PA requires either a single stage of translation, or two sequential stages of translation.

The translations are defined independently for different Exception levels and Security states, as described in The VMSAv8-64 address translation system on page D4-1726.

VMSAv8-64 supports tagging of VAs, as described in Address tagging in AArch64 state on page D4-1724. As that section describes, this address tagging has no effect on the address translation process.

The remainder of this chapter gives a full description of VMSAv8-64 for an implementation that includes all of the Exception levels. The implemented Exception levels and the resulting translation stages and regimes on page D4-1769 describes the differences in the VMSA if some Exception levels are not implemented.

D4.1.1 ARMv8 VMSA naming

The ARMv8 VMSA naming model reflects the possible stages of address translation, as follows:

- **VMSAv8**
  The overall translation scheme, within which an address translation has one or two stages.

- **VMSAv8-32**
  The translation scheme for a single stage of address translation that is managed from an Exception level that is using AArch32.
  VMSAv8-32 is sometimes used to refer to the two stages of translation used to map a VA to a PA, where each stage is managed from an Exception level that is using AArch32.

- **VMSAv8-64**
  The translation scheme for a single stage of address translation that is managed from an Exception level that is using AArch64.
  VMSAv8-64 is sometimes used to refer to the two stages of translation used to map a VA to a PA, where each stage is managed from an Exception level that is using AArch64.

D4.1.2 The ARMv8 VMSA when some Exception levels are using AArch32

As stated at the start of the chapter, this chapter describes VMSAv8-64, the ARMv8 VMSA that applies to an Exception level that is using AArch64. However, when a higher Exception level is using AArch64, and therefore using VMSAv8-64, lower Exception levels can be using AArch32. Chapter G4 The AArch32 Virtual Memory System Architecture describes VMSAv8-32, meaning it describes:

- The translation stages and translation regimes when EL3 is using AArch32.
- Any stages of address translation that are using VMSAv8-32 when EL3 is using AArch64.

However, a PE can be executing at EL0 using AArch32 when EL1 is using AArch64. In this case the PE is using the VMSAv8-64 EL1&0 translation regime as described in Constraints on accesses from EL0 when EL0 is using AArch32 on page D4-1728.
### VMSA address types and address spaces

A description of the VMSA refers to the following address types.

--- **Note** ---

These descriptions relate to the VMSAv8 description and therefore give more detail than the generic definitions given in the glossary.

---

**Virtual address (VA)**

An address used in an instruction, as a data or instruction address, is a Virtual Address (VA).

--- **Note** ---

This means that an address held in the PC, LR, SP, or an ELR, is a VA.

---

In AArch64 state, a VA address space has a maximum address width of 48 bits. As *About address translation and supported input address ranges* on page D4-1728 describes, a stage of address translation can support one or two VA ranges:

**Translation stage with a single VA range**

For a translation stage that supports a single VA range the 48-bit VA width gives a maximum VA space of 256TB, with VA range of `0x0000000000000000` to `0x0000FFFFFFFFFFFF`.

**Translation stage with two VA ranges**

For a translation stage that supports two VA subranges, one at the bottom of the full 64-bit address range of the PC, and one at the top, as follows:

- The bottom VA range runs up from address `0x0000000000000000`. With the maximum address width of 48 bits this gives a VA range of `0x0000000000000000` to `0x0000FFFFFFFFFFFF`.
- The top VA subrange runs up to address `0xFFFFFFFFFFFFFFFF`. With the maximum address width of 48 bits this gives a VA range of `0xFFFFFF0000000000` to `0xFFFFFFFFFFFFFFFF`. Reducing the address width for this subrange increases the bottom address of the range.

This means that there are two VA subranges, each of up to 256TB.

Each translation regime that takes a VA as an input address can be configured to support fewer than 48 bits of VA space, see *Address size configuration* on page D4-1731.

**Intermediate physical address (IPA)**

In a translation regime that provides two stages of address translation, the IPA is:

- The OA from the stage 1 translation.
- The IA for the stage 2 translation.

In a translation regime that provides only one stage of address translation, the IPA is identical to the PA. Alternatively, the translation regime can be considered as having no concept of IPAs.

The IPA address space has a maximum address width of 48 bits, see *Address size configuration* on page D4-1731.

**Physical address (PA)**

The address of a location in a physical memory map. That is, an output address from the PE to the memory system.

The EL3 and Secure EL1 Exception levels provide independent definitions of the PA spaces for Secure and Non-secure operation. This means they provide two independent address spaces, where:

- A VA accessed in Secure state can be translated to either the Secure or the Non-secure PA space.
- When in Non-secure state, a VA is always mapped to the Non-secure PA space.
Each PA address space has a maximum address width of 48 bits, but an implementation can implement fewer than 48 bits of PA. See Address size configuration on page D4-1731.

D4.1.4 Address tagging in AArch64 state

In AArch64 state, the ARMv8 architecture supports the tagging of addresses. In these cases the top eight bits of the VA are ignored when determining:

- If the translation system is enabled, whether the address is out of range and therefore causes a Translation fault.
- If the translation system is not enabled, whether the address is out of range and therefore causes an Address size fault.
- Whether the address requires invalidation when performing a TLB invalidation instruction by address.

The use of address tags is controlled as follows:

For addresses using a stage 1 translation that supports two VA ranges

The value of bit[55] of the VA determines the register bit that controls the use of address tags, as follows:

- VA[55]==0
  - TCR_ELx.TBI0 determines whether address tags are used. If stage 1 translation is enabled, TTBR0_ELx holds the base address of the translation tables used to translate the address.

- VA[55]==1
  - TCR_ELx.TBI1 determines whether address tags are used. If stage 1 translation is enabled, TTBR1_ELx holds the base address of the translation tables used to translate the address.

For addresses using a stage 1 translation that supports a single VA range

TCR_ELx.TBI determines whether address tags are used. If stage 1 translation is enabled, TTBR0_ELx holds the base address of the translation tables used to translate the address.

Note

The TCR_ELx.TBI0 or TCR_ELx.TBI bit determines whether address tags are used regardless of whether the corresponding translation regime is enabled.

An address tag enable bit also has an effect on the PC value in the following cases:

- Any branch or procedure return within the controlled Exception level.
- On taking an exception to the controlled Exception level, regardless of whether this is also the Exception level from which the exception was taken.
- On performing an exception return to the controlled Exception level, regardless of whether this is also the Exception level from which the exception return was performed.
- Exiting from debug state to the controlled Exception level.

Note

As an example of what is meant by the controlled Exception level, TCR_EL3.TBI controls this effect for:

- A branch or procedure return within EL3.
- Taking an exception to EL3.
- Performing an exception return or a debug state exit to EL3.
The effect of the controlling TBI\{n\} bit is:

**For a translation regime where the stage 1 translation supports two VA ranges**

If the controlling TBI\{n\} bit for the address being loaded into the PC is set to 1, then bits[63:56] of the PC are forced to be a sign-extension of bit[55] of that address.

**For a translation regime where the stage 1 translation supports a single VA range**

If the controlling TBI bit for the address being loaded into the PC is set to 1, then bits[63:56] of the PC are forced to be 0x00.

The Addr\(Top()\) pseudocode function shows the algorithm determining the most significant bit of the VA, and therefore whether the VA is using tagging. For a translation regime where the stage 1 translation supports two VA ranges, this pseudocode includes the selection between TTBR0\_ELx and TTBR1\_ELx described in Selection between TTBR0 and TTBR1 when two VA ranges are supported on page D4-1759. See also Relaxation of the tagged address handling requirements on an Illegal exception return.

—— Note ———

The required behavior prevents a tagged address being propagated to the program counter.

———

When address tagging is enabled for an address that causes a Data Abort or a Watchpoint, the address tag is included in the VA returned in the FAR.

**Relaxation of the tagged address handling requirements on an Illegal exception return**

The Addr\(Top()\) pseudocode function does not cover a relaxation to the requirements for tagged address handling that applies to an Illegal exception return. In the case of an Illegal exception return, it is IMPLEMENTATION DEFINED whether the exception return targets:

• The Exception level indicated by the current SPSR at the time of the exception return.
• The Exception level at which the exception return instruction was executed.

The AArch64.Exception\(Return()\) pseudocode function includes this IMPLEMENTATION DEFINED choice.

—— Note ———

• The TCR\_ELx.TBI\{n\} fields have the effect shown in the AArch64.Exception\(Return()\) pseudocode regardless of whether the corresponding translation regime is enabled.

• In the case of an Illegal exception return, the tag bits of the address can be propagated to the PC if all of the following apply:
  — The implementation treats the target_exception_level as being the Exception level that was described in the SPSR at the time of the exception return.
  — For the Exception level that was described in the SPSR at the time of the exception return, the value of the applicable TCR\_ELx.TBI\{n\} field is 0.
  — In the Exception level that the exception was taken from, the value of the applicable TCR\_ELx.TBI\{n\} field is 1.

In all other cases, the tag bits cannot be propagated to the PC.
D4.2 The VMSAv8-64 address translation system

The following subsections describe the VMSAv8-64 address translation system, that maps VAs to PAs:

• About the VMSAv8-64 address translation system.
• Controlling address translation stages on page D4-1729.
• Memory translation granule size on page D4-1736.
• Translation tables and the translation process on page D4-1742.
• Overview of the VMSAv8-64 address translation stages on page D4-1745.
• The VMSAv8-64 translation table format on page D4-1756.
• The algorithm for finding the translation table descriptors on page D4-1763.
• The effects of disabling a stage of address translation on page D4-1767.
• The implemented Exception levels and the resulting translation stages and regimes on page D4-1769.
• Pseudocode description of VMSAv8-64 address translation on page D4-1769.
• Address translation instructions on page D4-1771.

Related to this:

• VMSAv8-64 translation table format descriptors on page D4-1774 describes the translation table entries.
• Memory region attributes on page D4-1792 describes the attributes that are held in the translation table entries, including how different attributes can interact.
• Translation Lookaside Buffers (TLBs) on page D4-1810 describes the caching of translation table lookups in TLBs, and the architected instructions for maintaining TLBs.
• AArch64 Address translation examples on page K7-5552 gives detailed descriptions of typical examples of translating a VA to a final PA, and obtaining the memory attributes of that PA.

D4.2.1 About the VMSAv8-64 address translation system

The Memory Management Unit (MMU) controls address translation, memory access permissions, and memory attribute determination and checking, for memory accesses made by the PE.

The general model of MMU operation is that the MMU takes information about a required memory access, including an input address (IA), and either:

• Returns an associated output address (OA), and the memory attributes for that address.
• Is unable to perform the translation for one of a number of reasons, and therefore causes an exception to be generated. This exception is called an MMU fault. System registers are used to report any MMU faults that occur.

The process of mapping an IA to an OA is an address translation, or more precisely a single stage of address translation.

When using a VMSA, a translation regime maps a VA to a PA using one or two stages of translation, and:

• The AArch64 translation regimes on page D4-1727 defines the translation regimes.
• VMSA address types and address spaces on page D4-1723 give more information about VAs and PAs.

The translation granule specifies the granularity of the mapping from IA to OA. That is, it defines both:

• The page size for a stage of address translation, where a page is the smallest block of memory for which an IA to OA mapping can be specified.
• The size of a complete translation table for that stage of address translation.

The MMU is controlled by System registers, that provide independent control of each address translation stage, including a control to disable the stage of address translation. The effects of disabling a stage of address translation on page D4-1767 defines how the MMU handles an access for which a required address translation stage is disabled.
This section describes the address translation system for an implementation that includes all of the Exception levels, and gives a complete description of translations that are controlled by an Exception level that is using AArch64. In addition:

- *The ARMv8 VMSA when some Exception levels are using AArch32 on page D4-1722* gives information about the VMSA when some Exception levels are using AArch32.

- *The implemented Exception levels and the resulting translation stages and regimes on page D4-1769* describes the effect on the address translation model when some Exception levels are not implemented.

Each enabled stage of address translation uses a set of address translations and associated memory properties held in memory mapped tables called translation tables. A single translation table lookup can resolve only a limited number of bits of the IA, and therefore a single address translation can require multiple lookups. These are described as different levels of lookup.

Translation table entries can be cached in a Translation Lookaside Buffer (TLB).

As well as defining the OA that corresponds to the IA, the translation table entries define the following properties:

- For accesses made from Secure state, whether the access is to the Secure or Non-secure address map.
- Memory access permissions.
- Memory region attributes.

For more information, see *Memory attribute fields in the VMSAv8-64 translation table format descriptors on page D4-1778.*

The following subsections give more information:

- *The AArch64 translation regimes.*
- *About address translation and supported input address ranges on page D4-1728.*
- *The VMSAv8-64 translation table format on page D4-1729.*

### The AArch64 translation regimes

The architecture defines a number of translation regimes, where a translation regime comprises either:

- A single stage of address translation.
  This maps an input VA to an output PA.
- Two, sequential, stages of address translation, where:
  - Stage 1 maps an input VA to an output IPA.
  - Stage 2 maps an input IPA to an output PA.

Figure D4-1 shows these translation stages and translation regimes when EL3 is using AArch64.

Translation regimes, when EL3 is using AArch64

| Secure EL3 | VA ——— Secure EL3 stage 1 ——— PA, Secure or Non-secure |
| Secure EL1&0 | VA ——— Secure EL1&0 stage 1 ——— PA, Secure or Non-secure |
| Non-secure EL2 | VA ——— Non-secure EL2 stage 1 ——— PA, Non-secure only |
| Non-secure EL1&0 | VA ——— Non-secure EL1&0 stage 1 ——— IPA ——— Non-secure EL1&0 stage 2 ——— PA, Non-secure only |

† Typically controlled from this Exception level, but also accessible from higher Exception levels

*Figure D4-1 VMSAv8 AArch64 translation regimes, translation stages, and associated controls*
This means that in VMSAv8-64 the set of translation regimes is:

**The Secure EL3 translation regime**
This has a single stage of translation, stage 1, that maps VAs to PAs and supports a single VA range.

**The Non-secure EL2 translation regime**
This has a single stage of translation, stage 1, that maps VAs to PAs and supports a single VA range.

**The Secure EL1&0 translation regime**
This has a single stage of translation, stage 1, that maps VAs to PAs and supports two VA ranges and the use of ASIDs.

**The Non-secure EL1&0 translation regime**
If cached in a TLB, a translation table lookup for this regime is associated with the VMID that identifies the current virtual machine. This regime has two stages of lookup:

*Stage 1* Maps VAs to IPAs. This stage supports two VA ranges and the use of ASIDs.

*Stage 2* Maps IPAs to PAs. This stage supports a single IPA range.

An MMU fault might be generated by a particular stage of translation. An MMU fault is described as either a stage 1 MMU fault or a stage 2 MMU fault.

---

**Note**

- In the ARM architecture, a software agent, such as an operating system, that uses or defines stage 1 memory translations, might be unaware of the second stage of translation, and of the distinction between IPA and PA.

- A more generalized description of the translation regimes is that a regime always comprises two sequential stages of translation, but in some regimes the stage 2 translation both:
  - Returns an OA that equals the IA. This is called a flat mapping of the IA to the OA.
  - Does not change the memory attributes returned by the stage 1 address translation.

---

**Constraints on accesses from EL0 when EL0 is using AArch32**

ARMv8 permits execution with EL1 using AArch64 and EL0 using AArch32. In this case, accesses from EL1 and from EL0 are using the VMSAv8-64 EL1&0 translation regime, but when the PE is executing at EL0 using AArch32 it is using the AArch32 memory model. In particular, this means it is limited to a 32-bit VA range.

**About address translation and supported input address ranges**

For a single stage of address translation, a Translation table base register (TTBR) indicates the start of the first translation table required for a mapping from input address (IA) to output address (OA). For a stage of address translation that supports two VA ranges each VA range is an independent mapping from IA to OA. This means that each implemented translation stage shown in VMSAv8 AArch64 translation regimes, translation stages, and associated controls on page D4-1727 requires:

- Two associated sets of translation tables if it supports two IA ranges.
- One associated set of translation tables if it supports a single IA range.

---

**Note**

- Stage 2 translations never support two IA ranges. This means that, for the translation stages that support two IA ranges the IA is always a VA.

  *Example use of the split VA range, and the TTBR0_ELx and TTBR1_ELx controls on page D4-1760 shows how two supported VA ranges might be used.*

**Controlling address translation stages on page D4-1729** summarizes the System registers that control address translation by the MMU, and Selection between TTBR0 and TTBR1 when two VA ranges are supported on page D4-1759 gives more information about the address translation stages that support two VA ranges.
A full translation table lookup is called a translation table walk. It is performed automatically by hardware, and can have a significant cost in execution time. To support fine granularity of the VA to PA mapping, a single IA to OA translation can require multiple accesses to the translation tables, with each access giving finer granularity. Each access is described as a level of address lookup. The final level of the lookup defines:

- The high bits of the required output address.
- The attributes and access permissions of the addressed memory.

Translation table entries can be cached in a Translation Lookaside Buffer, see Translation Lookaside Buffers (TLBs) on page D4-1810.

The VMSAv8-64 translation table format

Stages of address translation that are controlled by an Exception level that is using AArch64 use the VMSAv8-64 translation table format. This format uses 64-bit descriptor entries in the translation tables.

Note

This format is an extension of the VMSAv8-32 Long-descriptor translation table format originally defined by the ARMv7 Large Physical Address Extension, and extended slightly by ARMv8. VMSAv8-32 also supports a Short-descriptor translation table format. Chapter G4 The AArch32 Virtual Memory System Architecture describes both of these formats.

The VMSAv8-64 translation table format provides:

- Up to four levels of address lookup.
- Input addresses of up to 48 bits.
- Output addresses of up to 48 bits.
- A translation granule size of 4KB, 16KB, or 64KB.

D4.2.2 Controlling address translation stages

The implemented Exception levels and the resulting translation stages and regimes on page D4-1769 defines the translation regimes and stages. For each supported address translation stage:

- A System register bit enables the stage of address translation.
- A System register bit determines the endianness of the translation table lookups.
- A Translation Control Register (TCR_ELx) controls the stage of address translation.
- If a stage of address translation supports two VA ranges then that stage of translation provides a TTBR for each VA range, and the stage of address translation has:
  - A single TCR.
  - A TTBR for each VA range. TTBR0 points to the translation tables for the address range that starts at 0x0000000000000000, and TTBR1 points to the translation tables for the address range that ends at 0xFFFFFFFFffffff.
- Otherwise, a single TTBR holds the address of the translation table that must be used for the first lookup for the stage of address translation.
For address translation stages controlled from AArch64:

- Table D4-1 shows the endianness bit (EE) and the enable bit (M or VM) for each stage of address translation. Each register entry in the table gives the endianness bit followed by the enable bit.

<table>
<thead>
<tr>
<th>Translation stage</th>
<th>Controlled from</th>
<th>Controlling register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure EL3 stage 1</td>
<td>EL3</td>
<td>SCTLR_EL3.{EE, M}</td>
</tr>
<tr>
<td>Secure EL1&amp;0 stage 1</td>
<td>Secure EL1</td>
<td>SCTLR_EL1.{EE, M}</td>
</tr>
<tr>
<td>Non-secure EL2 stage 1</td>
<td>EL2</td>
<td>SCTLR_EL2.{EE, M}</td>
</tr>
<tr>
<td>Non-secure EL1&amp;0 stage 2</td>
<td>EL2</td>
<td>SCTLR_EL2.EE, HCR_EL2.VM</td>
</tr>
<tr>
<td>Non-secure EL1&amp;0 stage 1</td>
<td>Non-secure EL1</td>
<td>SCTLR_EL1.{EE, M}</td>
</tr>
</tbody>
</table>

**Note**

If the PA of the software that enables or disables a particular stage of address translation differs from its VA, speculative instruction fetching can cause complications. ARM strongly recommends that the PA and VA of any software that enables or disables a stage of address translation are identical if that stage of translation controls translations that apply to the software currently being executed.

- Table D4-2 shows the TCR and TTBR, or TTBRs, for each stage of address translation. In the table, each Controlling registers entry gives the TCR followed by the TTBR or TTBRs.

<table>
<thead>
<tr>
<th>Translation stage</th>
<th>Controlled from</th>
<th>Controlling registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure EL3 stage 1</td>
<td>EL3</td>
<td>TCR_EL3, TTBR0_EL3</td>
</tr>
<tr>
<td>Secure EL1&amp;0 stage 1</td>
<td>Secure EL1</td>
<td>TCR_EL1, TTBR0_EL1, TTBR1_EL1</td>
</tr>
<tr>
<td>Non-secure EL2 stage 1</td>
<td>EL2</td>
<td>TCR_EL2, TTBR0_EL2</td>
</tr>
<tr>
<td>Non-secure EL1&amp;0 stage 2</td>
<td>EL2</td>
<td>VTCR_EL2, VTTBR_EL2</td>
</tr>
<tr>
<td>Non-secure EL1&amp;0 stage 1</td>
<td>Non-secure EL1</td>
<td>TCR_EL1, TTBR0_EL1, TTBR1_EL1</td>
</tr>
</tbody>
</table>

The following subsections give more information about controlling address translation:

- *System registers relevant to MMU operation.*
- *Address size configuration on page D4-1731.*
- *Atomicity of register changes on changing virtual machine on page D4-1735.*
- *Use of out-of-context translation regimes on page D4-1735.*

**System registers relevant to MMU operation**

In AArch64 state, System registers have a suffix, that indicates the lowest Exception level from which they can be accessed. In some general descriptions of MMU control and address translation, this chapter uses a Common abbreviation on page D4-1731 for each of the System registers that affects MMU operation, as Table D4-3 on page D4-1731 shows. The common abbreviation is used when describing features that apply to multiple translation regimes or stages.

**Note**

The only translation regime that supports a stage 2 translation is the Non-secure EL1&0 translation regime.
Address size configuration

The following subsubsections specify the configuration of the PA size and of the input and output address sizes for each of the stages of address translation:

- Physical address size.
- Output address size on page D4-1732.
- Input address size on page D4-1733.
- Supported IPA size on page D4-1734.

**Physical address size**

The ID_AA64MMFR0_EL1.PARange field indicates the implemented PA size, as Table D4-4 shows.

<table>
<thead>
<tr>
<th><strong>Table D4-4 Physical address size implementation options</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ID_AA64MMFR0_EL1.PARange</strong></td>
</tr>
<tr>
<td>0000</td>
</tr>
<tr>
<td>0001</td>
</tr>
<tr>
<td>0010</td>
</tr>
<tr>
<td>0011</td>
</tr>
<tr>
<td>0100</td>
</tr>
<tr>
<td>0101</td>
</tr>
</tbody>
</table>

All other PARange values are reserved.
Output address size

For each enabled stage of address translation, TCR.\{I\}PS must be programmed to maximum output address size for that stage of translation, using the encodings as shown in Table D4-5.

Table D4-5 Output address size implementation options

<table>
<thead>
<tr>
<th>TCR.{I}PS</th>
<th>Total output size</th>
<th>Output address size</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>4 GB</td>
<td>32 bits, PA[31:0]</td>
</tr>
<tr>
<td>001</td>
<td>64 GB</td>
<td>36 bits, PA[35:0]</td>
</tr>
<tr>
<td>010</td>
<td>1 TB</td>
<td>40 bits, PA[39:0]</td>
</tr>
<tr>
<td>011</td>
<td>4 TB</td>
<td>42 bits, PA[41:0]</td>
</tr>
<tr>
<td>100</td>
<td>16 TB</td>
<td>44 bits, PA[43:0]</td>
</tr>
<tr>
<td>101</td>
<td>256 TB</td>
<td>48 bits, PA[47:0]</td>
</tr>
</tbody>
</table>

--- Note ---

- This field is called IPS in the TCR_EL1, and PS in the other TCRs.
- The \{I\}PS fields are 3-bit fields, corresponding to the least-significant PARange bits shown in Table D4-4 on page D4-1731.

If \{I\}PS is programmed to a value larger than the implemented PA size, then the PE behaves as if programmed with the implemented PA size, but software must not rely on this behavior. That is, the output address size is never larger than the implemented PA size. Table D4-4 on page D4-1731 shows the implemented PA size.

The PE checks that the TTBR, translation table entries, and the output address for the stage of address translation have the address bits above the output address size set to zero. If this is not the case, an Address size fault is generated for the level and stage of translation that caused the fault. An Address size fault from the TTBR is always reported as a level 0 fault.

If stage 1 translation is disabled and the input address is larger than the implemented PA size, then a stage 1 level 0 Address size fault is generated.

--- Note ---

These faults are reported as level 0 faults even if they occur in a translation stage that does not perform level 0 lookups.

When using two stages of translation:

- If stage 2 translation is disabled and the output address from the stage 1 translation is larger than the implemented PA size, then a stage 1 Address size fault is generated for the level of the stage 1 translation that generated the output address.
- If stage 2 translation is enabled and the output address from the stage 1 translation does not generate a stage 1 Address Size fault, but is larger than the input address size specified for the stage 2 translation, then a stage 2 Translation fault is generated.
**Input address size**

For each enabled stage of address translation, the TCR.TxSZ fields specify the input address size:

**For a stage of translation that supports two VA ranges**

The TCR has two TxSZ fields, corresponding to the two VA ranges:
- TCR.T0SZ specifies the size for the lower VA range, translated using TTBR0.
- TCR.T1SZ specifies the size for the upper VA range, translated using TTBR1.

**For a stage of translation that supports a single input address (IA) range**

The TCR has a single T0SZ field, and IAs are translated using TTBR0.

Attempting to translate an address that is larger than the configured input address size generates a Translation fault. This means:

- For a TCR with a single T0SZ field, Figure D4-2 shows the input address map:

  ![Figure D4-2 AArch64 input address map when using a single TTBR](image)

  - For a TCR with two TxSZ fields, the input address is always a VA, and **Selection between TTBR0 and TTBR1 when two VA ranges are supported** on page D4-1759 describes the VA address map.

For the Non-secure EL1&0 translation regime, when both stages of translation are enabled, if the output address from the stage 1 translation does not generate a stage 1 address size fault, and is larger than the input address specified by VTCR_EL2.T0SZ, then the input address size check for the stage 2 translation generates a Translation fault.

Although software can configure the input address size to be smaller than 48 bits, all implemented AArch64 TTBRs must support address sizes of up to 48 bits.

**Overview of the VMSAv8-64 address translation stages** on page D4-1745 gives more information about the relationship between the required input address size, the value of TxSZ, and the required initial lookup level, and how these are affected by the translation granule size. However:

**For all translation stages**

The maximumTxSZ value is 39. If TxSZ is programmed to a value larger than 39 then it is **IMPLEMENTATION DEFINED** whether:

- The implementation behaves as if the field is programmed to 39 for all purposes other than reading back the value of the field.
- Any use of the TxSZ value generates a Level 0 Translation fault for the stage of translation at which TxSZ is used.
For a stage 1 translation

The minimum $T_{xSZ}$ value is 16. If $T_{xSZ}$ is programmed to a value smaller than 16 then it is implementation defined whether:

- The implementation behaves as if the field were programmed to 16 for all purposes other than reading back the value of the field.
- Any use of the $T_{xSZ}$ value generates a stage 1 Level 0 Translation fault.

For a stage 2 translation

Supported IPA size defines the effective minimum value of $T0SZ$, that depends on the supported PA size, and also describes the possible effects of programming $T0SZ$ to a value that is smaller than this effective minimum value.

Supported IPA size

For the Non-secure EL1&0 translation regime, the maximum IPA size is the maximum input address size for the second stage of translation, that must be specified by VTCR_EL2.T0SZ, see Input address size on page D4-1733. This value is constrained by the implemented PA size that is specified by ID_AA64MMFR0_EL1.PARange, see Physical address size on page D4-1731. This implemented PA size also constrains the maximum value of VTCR_EL2.SL0, that specifies the level of the initial lookup. SL0 also depends on the translation granule, as described in Overview of the VMSAv8-64 address translation stages on page D4-1745.

Table D4-6 PA size implications for the VTCR_EL2.(T0SZ, SL0) fields

<table>
<thead>
<tr>
<th>Supported PA size</th>
<th>Effective minimum T0SZ value</th>
<th>Maximum SL0 value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4KB granule</td>
<td>16KB granule</td>
</tr>
<tr>
<td>32 bits</td>
<td>32 if EL1 is using AArch64</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>24 if EL1 is using AArch32</td>
<td></td>
</tr>
<tr>
<td>36 bits</td>
<td>28 if EL1 is using AArch64</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>24 if EL1 is using AArch32</td>
<td></td>
</tr>
<tr>
<td>40 bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>42 bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>44 bits</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>48 bits</td>
<td>16</td>
<td>2</td>
</tr>
</tbody>
</table>

If VTCR_EL2.SL0 is programmed to a value larger than the maximum value shown in Table D4-6, or is programmed to a reserved value, then any memory access that uses the second stage of translation generates a stage 2 level 0 Translation fault.

If VTCR_EL2.T0SZ is programmed to a value smaller than the effective minimum value shown in Table D4-6 then the implementation consistently does one of the following:

- Treat the VTCR_EL2.T0SZ field as being programmed to the effective minimum value for all purposes other than reading back the value of the field.
- Treat the VTCR_EL2.T0SZ field as being programmed to the effective minimum value for all purposes other than:
  - Reading back the value of the field.
  - Checking whether the value of VTCR_EL2.T0SZ is consistent with the value of VTCR_EL2.SL0.
- Generate a stage 2 level 0 Translation fault on any memory access that uses the second stage of translation.
Note

Programming VTCR_EL2.T0SZ to a value smaller than the effective minimum value shown in Table D4-6 on page D4-1734 can never provide support for a larger address range than the range given by the effective minimum value, because the stage 1 output address will give an Address size fault if it is larger than either:

- The PA size, for a VMSAv8-64 stage 1 translation.
- 40 bits, for a VMSAv8-32 stage 1 translation.

Atomicity of register changes on changing virtual machine

From the viewpoint of software executing at Non-secure EL1 or EL0, when there is a switch from one virtual machine to another, the registers that control or affect address translation must be changed atomically. This applies to the registers for the Non-secure EL1&0 translation regime. This means that all of the following registers must change atomically:

- The registers associated with the stage 1 translations:
  - MAIR_EL1 and AMAIR_EL1.
  - TTBR0_EL1, TTBR1_EL1, TCR_EL1, and CONTEXTIDR_EL1.
  - SCTLR_EL1.
- The registers associated with the stage 2 translations:
  - VTTBR_EL2 and VTCR_EL2.
  - SCTLR_EL2.

Note

Only some bits of SCTLR_EL1 affect the stage 1 translation, and only some bits of SCTLR_EL2 affect the stage 2 translation. However, in each case, changing these bits requires a write to the register, and that write must be atomic with the other register updates.

These registers apply to execution using the Non-secure EL1&0 translation regime. However, when updated as part of a switch of virtual machines they are updated by software executing at EL2. This means the registers are out of context when they are updated, and no synchronization precautions are required.

Use of out-of-context translation regimes

The architecture requires that:

- When executing at EL3, EL2, or Secure EL1, the PE must not use the registers associated with the Non-secure EL1&0 translation regime for speculative memory accesses.
- When executing at EL3 or Secure EL1, the PE must not use the registers associated with the EL2 translation regime for speculative memory accesses.
- When executing at EL3, EL2, or Non-secure EL1, the PE must not use the registers associated with the Secure EL1 translation regime for speculative memory accesses.

When entering an Exception level, on completion of a DSB instruction, no new memory accesses using any translation table entries from a translation regime of an Exception level lower than the Exception level that has been entered will be observed by any observers, to the extent that those accesses are required to be observed as determined by the shareability and cacheability of those translation table entries.
Note

- This does not require that speculative memory accesses cannot be performed using those entries if it is impossible to tell that those memory accesses have been observed by the observers.

- This requirement does not imply that, on taking an exception to a higher Exception level, any translation table walks started before the exception was taken will be completed by the time the higher Exception level is entered, and therefore memory accesses required for such a translation table walk might, in effect, be performed speculatively. However, the execution of a DSB on entry to the higher Exception level ensures that these accesses are complete.

D4.2.3 Memory translation granule size

The memory translation granule size defines both:
- The maximum size of a single translation table.
- The memory page size. That is, the granularity of a translation table lookup.

VMSAv8-64 supports translation granule sizes of 4KB, 16KB, and 64KB. Support for each granule size is optional, and is indicated as shown in Table D4-7:

<table>
<thead>
<tr>
<th>Granule size</th>
<th>Support indicated by:</th>
<th>Field Values</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>4KB</td>
<td>ID_AA64MMFR0_EL1.TGRAN4</td>
<td>0b0000</td>
<td>4KB granule size supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0b1111</td>
<td>4KB granule size not supported.</td>
</tr>
<tr>
<td>16KB</td>
<td>ID_AA64MMFR0_EL1.TGRAN16</td>
<td>0b0000</td>
<td>16KB granule size not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0b0001</td>
<td>16KB granule size supported.</td>
</tr>
<tr>
<td>64KB</td>
<td>ID_AA64MMFR0_EL1.TGRAN64</td>
<td>0b0000</td>
<td>64KB granule size supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0b1111</td>
<td>64KB granule size not supported.</td>
</tr>
</tbody>
</table>

In VMSAv8-64, each address translation stage is configured, independently, to use one of the supported granule sizes.

Note

- Using a larger granule size can reduce the maximum required number of levels of address lookup because:
  - The increased translation table size means the translation table holds more entries. This means a single lookup can resolve more bits of the input address.
  - The increased page size means more of the least-significant address bits are required to address a page. These address bits are flat mapped from the input address to the output address, and therefore do not require translation.

- ARM recommends that memory-mapped peripherals are separated by an integer multiple of the largest granule size supported by the operating system or hypervisor, to allow each peripheral to be managed independently.
Table D4-8 summarizes the effects of the different granule sizes.

<table>
<thead>
<tr>
<th>Property</th>
<th>4KB granule</th>
<th>16KB granule</th>
<th>64KB granule</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum number of entries in a translation table</td>
<td>512</td>
<td>2048 (2K)</td>
<td>8192 (8K)</td>
<td>-</td>
</tr>
<tr>
<td>Address bits resolved in one level of lookup</td>
<td>9</td>
<td>11</td>
<td>13</td>
<td>2(^n)=512, 2(^{11})=2K, 2(^{13})=8K</td>
</tr>
<tr>
<td>Page size</td>
<td>4KB</td>
<td>16KB</td>
<td>64KB</td>
<td>-</td>
</tr>
<tr>
<td>Page address range</td>
<td>VA[11:0]=</td>
<td>VA[13:0]=</td>
<td>VA[15:0]=</td>
<td>2(^{12})=4K, 2(^{14})=16K,</td>
</tr>
<tr>
<td></td>
<td>PA[11:0]</td>
<td>PA[13:0]</td>
<td>PA[15:0]</td>
<td>2(^{16})=64K</td>
</tr>
</tbody>
</table>

**How the granule size affects the address translation process**

As Table D4-8 shows, the translation granule determines the number of address bits:

- Required to address a memory page.
- That can be resolved in a single translation table lookup.

This means the translation granule determines how the *input address* (IA) is resolved to an *output address* (OA) by the translation process.

Because a single translation table lookup can resolve only a limited number of address bits, the IA to OA resolution requires multiple *levels* of lookup.

Considering the resolution of the maximum IA range of 48 bits, with a translation granule size of \(2^n\) bytes:

- The least-significant \(n\) bits of the IA address the memory page. This means OA[\((n-1):0\)]=IA[\((n-1):0\)].
- The remaining \((48-n)\) bits of the IA, IA[\(47:n\)], must be resolved by the address translation.
- A translation table descriptor is 8 bytes. Therefore:
  - A complete translation table holds \(2^{(n-3)}\) descriptors.
  - A single level of translation can resolve a maximum of \((n-3)\) bits of address.

Consider the translation process, working back from the final level of lookup, that resolves the least significant of the address bits that require translation. Because the translation needs to resolve IA[\(47:n\)] and a level of lookup can resolve \((n-3)\) bits of address:

- The final level of lookup resolves IA[\((2n-4):n\)].
- The previous level of lookup resolves IA[\((3n-7):(2n-3)\)].

However, the level of lookup that resolves the most significant bits of the IA might not require a full-sized translation table. Therefore, in general, for a 48-bit IA the address bits resolved in a level of lookup are:

\[
\text{IA[Min}(47, ((x-3)(n-3)+2n-4)\div(n+x-3)(n-3))],
\]

where:

- \(\text{Min}(a, b)\) is a function that returns the minimum of \(a\) and \(b\).
- \(x\) indicates the level of lookup. This is defined so that the level that resolves the least significant bit of the translated IA bits is level 3.

The following diagrams show this model, for each of the permitted granule sizes.

Figure D4-3 on page D4-1738 shows how a 48-bit IA is resolved when using the 4KB translation granule.
Figure D4-3 How a 48-bit IA is resolved when using the 4KB translation granule

Figure D4-4 shows how a 48-bit IA is resolved when using the 16KB translation granule.

Figure D4-4 How a 48-bit IA is resolved when using the 16KB translation granule
Figure D4-5 shows how a 48-bit IA is resolved when using the 64KB translation granule.

![Diagram of 48-bit IA resolution using 64KB translation granule]

Later sections of this chapter give more information about the translation process, and explain the terminology used in these figures.

**Effect of granule size on translation table addressing and indexing**

Table D4-9 shows the effect of the translation granule size on the addressing and indexing of the TTBR, and on the input address range that must be resolved.

**Table D4-9 The effect of translation granule size on the translation tables**

<table>
<thead>
<tr>
<th>Granule size</th>
<th>Translation table addressed by</th>
<th>Translation table indexed by (^b)</th>
<th>Translation resolves (^a)</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>4KB</td>
<td>TTBR[47:12]</td>
<td>IA((x + 8):x)</td>
<td>IA[47:12]</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>One level of lookup resolves up to 9 bits of IA</td>
<td></td>
</tr>
<tr>
<td>16KB</td>
<td>TTBR[47:14]</td>
<td>IA((x + 10):x)</td>
<td>IA[47:14]</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>One level of lookup resolves up to 11 bits of IA</td>
<td></td>
</tr>
<tr>
<td>64KB</td>
<td>TTBR[47:16]</td>
<td>IA((x + 12):x)</td>
<td>IA[47:16]</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>One level of lookup resolves up to 13 bits of IA</td>
<td></td>
</tr>
</tbody>
</table>

\(^a\) When translating a maximum-sized input address of 48 bits, and accessing a page of memory.

\(^b\) Where the value of \(x\) depends on the lookup level, see Table D4-10.

\(^c\) Depending on the IA size, the initial lookup might resolve fewer bits of the IA.

Table D4-10 shows the IA bits resolved at each level of lookup, and how these correspond to the possible values of \(x\) in Table D4-9.

**Table D4-10 IA bits resolved at different levels of lookup**

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>4KB granule size</th>
<th>16KB granule size</th>
<th>64KB granule size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zero</td>
<td>IA[47:39], (x = 39)</td>
<td>IA[47(^a)], (x = 47)</td>
<td></td>
</tr>
<tr>
<td>First</td>
<td>IA[38:30], (x = 30)</td>
<td>IA[46:36], (x = 36)</td>
<td>IA[47(^a):42], (x = 42)</td>
</tr>
</tbody>
</table>
Table D4-10 IA bits resolved at different levels of lookup (continued)

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>4KB granule size</th>
<th>16KB granule size</th>
<th>64KB granule size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Second</td>
<td>IA[29:21], x = 21</td>
<td>IA[35:25], x = 25</td>
<td>IA[41:29], x = 29</td>
</tr>
<tr>
<td>Third</td>
<td>IA[20:12], x = 12</td>
<td>IA[24:14], x = 14</td>
<td>IA[28:16], x = 16</td>
</tr>
</tbody>
</table>

a. Smaller value than indicated in Table D4-9 on page D4-1739, as explained in this section.

b. Level 0 lookup not possible with 64KB granule size

Table D4-9 on page D4-1739 refers to accessing a complete translation table, of 4KB, 16KB, or 64KB. However, the ARMv8 translation system supports the following possible variations from the information in Table D4-9 on page D4-1739:

**Reduced IA width**

Depending on the configuration and implementation choices, the required input address width for the initial level of lookup might be smaller than the number of address bits that can be resolved at that level. This means that, for this initial level of lookup:

- The translation table size is reduced. For each 1 bit reduction in the input address size the size of the translation table is halved.

  **Note**

  — This has no effect on the translation table size for subsequent levels of lookup, for which the lookups always use full-sized translation tables.

  — For a stage 2 translation, it might be possible to start the translation at a lower level, see Concatenated translation tables on page D4-1741.

- More low-order TTBR bits are needed to hold the translation table base address.

**Example D4-1** shows how this applies to translating a 35-bit input address range using the 4KB granule.

**Example D4-1 Effect of an IA width of 35 bits when using the 4KB granule size**

With a 4KB granule size, a single level of lookup can resolve up to 9 bits of IA. If an implementation has a 35-bit input address range, IA[34:0], **Table D4-10 on page D4-1739** shows that lookup must start at level 1, and that the initial lookup must resolve IA[34:30], meaning it resolves 5 bits of address: This 4-bit reduction in the required resolution means:

- The translation table size is divided by $2^4$, giving a size of 256B.
- The TTBR requires 4 more bits for the translation table base address, which becomes TTBR[47:8].

When using the 64KB translation granule to translate the maximum IA size of 48 bits, **Table D4-10 on page D4-1739** shows that a level 1 lookup must resolve only IA[47:42]. This is 6 bits of address, compared to the 13 bits that can be resolved at a single level of lookup. This 7-bit reduction in the required resolution means:

- The translation table size is divided by $2^7$, giving a size of 512B.
- The TTBR requires 7 more bits for the translation table base address, which becomes TTBR[47:9].
Concatenated translation tables

For stage 2 address translations, for the initial lookup, up to 16 translation tables can be concatenated. This means additional IA bits can be resolved at that lookup level. The block of concatenated translation tables must be aligned to the size of the block of translation tables. This means that each additional IA bit resolved:

- Doubles the number of translation tables required. Resolving an additional \( n \) bits requires \( 2^n \) concatenated translation tables at the initial lookup level.
- Reduces by 1 bit the width of the translation table base address held in the TTBR.

This means that, for the initial lookup of a stage 2 translation table, the IA ranges shown in Table D4-10 on page D4-1739 can be extended by up to 4 bits. Example D4-2 shows how concatenation can be used to resolve a 40-bit IA when using the 4KB translation granule.

Example D4-2 Concatenating translation tables to resolve a 40-bit IA range, with the 4K granule

Table D4-10 on page D4-1739 shows that, when using the 4KB translation granule, a level 1 lookup can resolve a 39-bit IA, with the first lookup resolving IA[38:30]. For a stage 2 translation, to extend the IA width to 40 bits and resolve IA[39:30] with the first lookup:

- Two translation tables are concatenated, giving a total size of 8KB.
- The TTBR requires 1 fewer bit for the translation table base address, which becomes TTBR[47:13].

For more information, see Use of concatenated translation tables for the initial stage 2 lookup on page D4-1761.

In all cases, the translation table, or block of concatenated translation tables, must be aligned to the actual size of the table or block of concatenated tables.

The translation table base address held in the TTBR is defined in the OA map for that stage of address translation. The information given in this section assumes this stage of translation has an OA size of 48 bits, meaning the translation table base address is:

- TTBR[47:12] if using the 4KB translation granule.
- TTBR[47:14] if using the 16KB translation granule.
- TTBR[47:16] if using the 64KB translation granule.

If the OA address is smaller than 48 bits then the upper bits of this field must be written as zero. For example, for a 40-bit OA range:

- If using the 4KB translation granule:
  - TTBR[47:40] must be set to zero.
  - TTBR[39:12] holds the translation table base address.
- If using the 16KB translation granule:
  - TTBR[47:40] must be set to zero.
- If using the 64KB translation granule:
  - TTBR[47:40] must be set to zero.
  - TTBR[39:16] holds the translation table base address.

In all cases, if TTBR[47:40] is not zero, any attempt to access the translation table generates an Address size fault.
D4.2.4 Translation tables and the translation process

The following subsections describe general properties of the translation tables and translation table walks, that are largely independent of the translation table format:

- **Translation table walks.**
- **Ordering of memory accesses from translation table walks** on page D4-1744.
- **Security state of translation table lookups** on page D4-1744.
- **Control of translation table walks** on page D4-1744.

See also **Selection between TTBR0 and TTBR1 when two VA ranges are supported** on page D4-1759.

## Translation table walks

A translation table walk comprises one or more translation table lookups. The translation table walk is the set of lookups that are required to translate the VA to the PA. For the Non-secure EL1&0 translation regime, this set includes lookups for both the stage 1 translation and the stage 2 translation, but translation table walk can also be used to refer to either:

- The set of lookups required for the stage 1 translation, that translates the VA to the IPA. This is the stage 1 translation table walk.
- The set of lookups required for the stage 2 translation, that translates the IPA to the PA. This is the stage 2 translation table walk.

The information returned by a successful translation table walk is:

- The required PA. If the access is from Secure state this includes identifying whether the access is to the Secure PA space or the Non-secure PA space, see **Security state of translation table lookups** on page D4-1744.
- The memory attributes for the target memory region, as described in **Memory types and attributes** on page B2-94. For more information about how the translation table descriptors specify these attributes see **Memory region attributes** on page D4-1792.
- The access permissions for the target memory regions. For more information about how the translation table descriptors specify these permissions see **Memory access control** on page D4-1783.

The translation table walk starts with a read of the translation table for the initial lookup. The TTBR for the stage of translation holds the base address of this table. Each translation table lookup returns a descriptor, that indicates one of the following:

- The entry is the final entry of the walk. In this case, the entry contains the OA, and the permissions and attributes for the access.
- An additional level of lookup is required. In this case, the entry contains the translation table base address for that lookup. In addition:
  - The descriptor provides hierarchical attributes that are applied to the final translation, see **Hierarchical control of Secure or Non-secure memory accesses** on page D4-1782 and **Hierarchical control of data access permissions** on page D4-1785.
  - If the translation is in a Secure translation regime, the descriptor indicates whether that base address is in the Secure or Non-secure address space, unless a hierarchical control at a previous level of lookup has indicated that it must be in the Non-secure address space.
- The descriptor is invalid. In this case, the memory access generates a Translation fault.
Figure D4-6 gives a generalized view of a single stage of address translation, where three levels of lookup are required.

A translation table lookup from VMSAv8-64 performs a single-copy atomic 64-bit access to the translation table entry. This means the translation table entry is treated as a 64-bit object for the purpose of endianness. SCTLR.EE determines the endianness of the translation table lookups.

**Note**

Dynamically changing translation table endianness

Because any change to an SCTLR.EE bit requires synchronization before it is visible to subsequent operations, ARM strongly recommends that any EE bit is changed only when either:

- Executing at an Exception level that does not use the translation tables affected by the EE bit being changed.
- Executing with address translation disabled for any stage of translation affected by the EE bit being changed.

Address translation stages are disabled by setting an SCTLR.M bit or the HCR_EL2.VM bit to 0. See the appropriate register description for more information.

The appropriate TTBR holds the output address of the base of the translation table used for the initial lookup, and:

- For all address translation stages other than Non-secure EL1&0 stage 1 translations, the output address held in the TTBR, and any translation table base address returned by a translation table descriptor, is the PA of the base of the translation table.
- For Non-secure EL1&0 stage 1 translations, the output address held in the TTBR, and any translation table base address returned by a translation table descriptor, is the IPA of the base of the translation table. This means that if stage 2 address translation is enabled, each of these OAs is subject to second stage translation.

**Note**

TLB caching can be used to minimise the number of translation table lookups that must be performed. For the Non-secure EL1&0 translation regime, because each stage 1 OA generated during a translation table walk is subject to a stage 2 translation, if the caching of translation table entries is ineffective, a VA to PA address translation with two stages of translation can give rise to multiple translation table lookups. The number of lookups required is given by the following equation:

\[(S1+1)(S2+1) - 1\]

Where, for this translation regime, \(S1\) is the number of levels of lookup required for a stage 1 translation, and \(S2\) is the number of levels of lookup required for a stage 2 translation.
The TTBR also determines the memory cacheability and shareability attributes that apply, for the corresponding stage of translation, to all translation table lookups generated by that stage of translation.

The Normal memory type is the memory type defined for a translation table lookup for a stage of translation.

--- Note ---

- In a two stage translation regime, a translation table lookup from stage 1, that has the Normal memory type defined at stage 1 by this rule, can still be given the Device memory type as part of the stage 2 translation of that address. ARM strongly recommends against such a remapping of the memory type, and the architecture includes a trap of this behavior to EL2. For more information, see *Stage 2 fault on a stage 1 translation table walk* on page D4-1806.

- The rules about mismatched attributes given in *Mismatched memory attributes* on page B2-105 apply to the relationship between translation table walks and explicit memory accesses to the translation tables in the same way that they apply to the relationship between different explicit memory accesses to the same location. For this reason, ARM strongly recommends that the attributes that the TCR applies to the translation tables are the same as the attributes that are applied for explicit accesses to the memory that holds the translation tables.

---

For more information see *Overview of the VMSAv8-64 address translation stages* on page D4-1745.

See also *Selection between TTBR0 and TTBR1 when two VA ranges are supported* on page D4-1759.

### Ordering of memory accesses from translation table walks

A translation table walk is considered to be a separate observer, and:

- A write to the translation tables can be observed by that separate observer at any time after the execution of the instruction that performed that write, but is only guaranteed to be observable after the execution of a DSB instruction by the PE that executed the instruction that performed that write to the translation tables.

- Any writes to the translation tables are not seen by any explicit memory access generated by a load or store that occurs in program order before the instruction that performs the write to the translation tables.

### Security state of translation table lookups

For a Non-secure translation regime, all translation table lookups are performed to Non-secure output addresses.

For a Secure translation regime, the initial translation table lookup is performed to a Secure output address.

If the translation table descriptor returned as a result of that initial lookup points to a second translation table, then the NSTable bit in that descriptor determines whether that translation table lookup is made to Secure or to Non-secure output addresses.

This applies for all subsequent translation table lookups as part of that translation table walk, with the additional rule that any translation table descriptor that is returned from Non-secure memory is treated as if the NSTable bit in that descriptor indicates that the subsequent translation table lookup is to Non-secure memory.

### Control of translation table walks

For a stage 1 translation that supports two VA ranges the TCR_ELx.{EPD0, EPD1} bits determine whether the translation tables for the stage are valid. EPD0 indicates whether the table that TTBR0_ELx points to is valid, and EPD1 indicates whether the table that TTBR1_ELx points to is valid. The effect of these bits is:

- **EPDn == 0** The translation table is valid, and can be used for a translation table lookup.
- **EPDn == 1** If a TLB miss occurs based on TTBRn, a Translation fault is returned, and no translation table walk is performed. The fault is reported as a level 0 fault.
D4.2.5 Overview of the VMSAv8-64 address translation stages

As shown in Memory translation granule size on page D4-1736, the granule size determines significant aspects of the address translation process. Effect of granule size on translation table addressing and indexing on page D4-1739 shows, for each granule size:

- How the required input address range determines the required initial lookup levels.
- For stage 2 translations, the possible effect described in Concatenated translation tables on page D4-1741.
- The TTBR addressing and indexing for the initial lookup.

The following subsections summarize the multiple levels of lookup that can be required for a single stage of address translation that might require the maximum number of lookups:

- Overview of VMSAv8-64 address translation using the 4KB translation granule.
- Overview of VMSAv8-64 address translation using the 16KB translation granule on page D4-1749.
- Overview of VMSAv8-64 address translation using the 64KB translation granule on page D4-1753.

Overview of VMSAv8-64 address translation using the 4KB translation granule

The requirements for the level of the initial lookup are different for stage 1 and stage 2 translations.

Overview of stage 1 translations, 4KB granule

For a stage 1 translation, the required initial lookup level is determined only by the required input address range specified by the corresponding TCR.TnSZ field. When using the 4KB translation granule, Table D4-11 shows this requirement.

<table>
<thead>
<tr>
<th>Initial lookup level</th>
<th>TnSZ values for and input address ranges for starting at this level</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TnSZmin</td>
</tr>
<tr>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>34</td>
</tr>
</tbody>
</table>

*a. The IAs show the address bits to be resolved when addressing a page of memory, see the Note that follows.

These configuration options are also permitted for stage 2 translations.

--- Note ---

- When using the 4KB translation granule, the initial lookup cannot be at level 3.
- Some bits of the IA do not require resolution by the translation table lookup, because they always map directly to the OA; When using the 4KB translation granule, IA[11:0] = OA[11:0] for all translations.
Figure D4-7 shows the stage 1 address translation, for an address translation using the 4KB granule with an input address size greater than 39 bits.

### Overview of stage 2 translations, 4KB granule

For a stage 2 translation, up to 16 translation tables can be concatenated at the initial lookup level. For certain input address sizes, concatenating tables in this way means that the lookup starts at a lower level than would otherwise be the case. For more information see Use of concatenated translation tables for the initial stage 2 lookup on page D4-1761.

When using the 4KB translation granule, Table D4-12 shows all possibilities for the initial lookup for a stage 2 translation.

#### Table D4-12 VTCR_EL2.T0SZ values and IA ranges, 4K granule with possible concatenation of translation tables

<table>
<thead>
<tr>
<th>Tables&lt;sup&gt;a&lt;/sup&gt;</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial lookup level</td>
<td>T0SZ</td>
<td>IA</td>
<td>T0SZ</td>
<td>IA</td>
<td>T0SZ</td>
</tr>
<tr>
<td>0</td>
<td>16-24</td>
<td>IA[47:12]-IA[39:12]</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

- **Table**: Number of concatenated translation tables at the initial lookup level. 1 table corresponds to no concatenation, also shown in Table D4-11 on page D4-1745.
- **IA**: The IAs shown in the table indicate the address bits to be resolved by an address translation addressing a page of memory, see the Note that follows.

---

<sup>a</sup> Number of concatenated translation tables at the initial lookup level. 1 table corresponds to no concatenation, also shown in Table D4-11 on page D4-1745.

<sup>b</sup> The IAs shown in the table indicate the address bits to be resolved by an address translation addressing a page of memory, see the Note that follows.
Note

- When using the 4KB translation granule, the initial lookup cannot be at level 3.
- Because concatenating translation tables reduces the number of levels of lookup required, when using the 4KB translation granule, tables cannot be concatenated at level 0.
- Some bits of the IA do not require resolution by the translation table lookup, because they always map directly to the OA. When using the 4KB translation granule, IA[11:0] = OA[11:0] for all translations.

In addition, VTCR_EL2.SL0 indicates the required initial lookup level, as Table D4-13 shows.

Table D4-13 VTCR_EL2.SL0 values, 4KB granule

<table>
<thead>
<tr>
<th>Initial lookup level</th>
<th>VTCR_EL2.SL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0b10</td>
</tr>
<tr>
<td>1</td>
<td>0b01</td>
</tr>
<tr>
<td>2</td>
<td>0b00</td>
</tr>
</tbody>
</table>

The VTCR_EL2.SL0 value 0b11 is reserved.

Because the maximum number of concatenated translation tables is 16, there is a relationship between the permitted VTCR_EL2.{T0SZ, SL0} values. Table D4-12 on page D4-1746 shows the permitted T0SZ values for each initial lookup level.

If, when a translation table walk is started, the T0SZ value is not consistent with the SL0 value, or VTCR_EL2.SL0 is programmed to a reserved value, a stage 2 level 0 Translation fault is generated.
Figure D4-8 shows the stage 2 address translation, for an input address size of between 40 and 43 bits. For an input address size in this range, the lookup can start at either level 0 or level 1.

VTBR_EL2.SL0 defines the start level.

Starting at level 0

Starting at level 1

Up to 16 concatenated tables at the initial level

Key for both diagrams:

- D_Table is a Table descriptor
- D_Block is a Block descriptor
- D_Page is a Page descriptor

- a Indexed by IA[n:39], where IA width is (n+1) bits
- b1 Indexed by IA[38:30]
- b2 Indexed by IA[n:30], where IA width is (n+1) bits
- c Indexed by IA[29:21]
- d Indexed by IA[20:12]

Figure D4-8 General view of VMSAv8-64 stage 2 address translation, 4KB granule
Overview of VMSAv8-64 address translation using the 16KB translation granule

The requirements for the level of the initial lookup are different for stage 1 and stage 2 translations.

Overview of stage 1 translations, 16KB granule

For a stage 1 translation, the required initial lookup level is determined only by the required input address range specified by the corresponding TCR.TnSZ field. When using the 16KB translation granule, Table D4-14 shows this requirement.

<table>
<thead>
<tr>
<th>Initial lookup level</th>
<th>TnSZ values for and input address ranges(^a) for starting at this level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16 IA[47:14] - -</td>
</tr>
<tr>
<td>3</td>
<td>39 IA[24:14] - -</td>
</tr>
</tbody>
</table>

\(^a\) The IAs show the address bits to be resolved when addressing a page of memory, see the Note that follows.

The configuration options for an initial lookup at level 1, level 2, or level 3 are also permitted for stage 2 translations, but stage 2 translation does not permit an initial lookup at level 0.

--- Note ---

- When using the 16KB translation granule, a maximum of 1 bit of IA is resolved by a level 0 lookup.
- Some bits of the IA do not require resolution by the translation table lookup, because they always map directly to the OA. When using the 16KB translation granule, IA[13:0] = OA[13:0] for all translations.

Figure D4-9 shows the stage 1 address translation, for an address translation using the 16KB granule with an input address size of 48 bits.
Overview of stage 2 translations, 16KB granule

For a stage 2 translation, up to 16 translation tables can be concatenated at the initial lookup level. For certain input address sizes, concatenating tables in this way means that the lookup starts at a lower level than would otherwise be the case. For more information see Use of concatenated translation tables for the initial stage 2 lookup on page D4-1761.

When using the 16KB granule, for a stage 2 translation with an input address sized of 48 bits, the initial lookup must be at level 1, with two concatenated translation tables at this level.

When using the 16KB translation granule, Table D4-15 shows all possibilities for the initial lookup for a stage 2 translation.

Table D4-15 VTCR_EL2.T0SZ values and IA ranges, 16K granule with possible concatenation of translation tables

<table>
<thead>
<tr>
<th>Tables</th>
<th>Initial lookup level</th>
<th>T0SZ values and input address ranges for starting at this level</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>16</td>
<td>IA[46:14], IA[36:14]</td>
</tr>
<tr>
<td>2</td>
<td>27</td>
<td>IA[35:14], IA[25:14]</td>
</tr>
<tr>
<td>3</td>
<td>39</td>
<td>IA[24:14]</td>
</tr>
</tbody>
</table>

a. Number of concatenated translation tables at the initial lookup level. 1 table corresponds to no concatenation, also shown in Table D4-14 on page D4-1749.
b. The IAs shown in the table indicate the address bits to be resolved by an address translation addressing a page of memory, see the Note that follows.

Note

- When using the 16KB translation granule for a stage 2 translation, the initial lookup cannot be at level 0. When a 48-bit input address is required, translation must start with a level 1 lookup using two concatenated translation tables.

- Some bits of the IA do not require resolution by the translation table lookup, because they always map directly to the OA. When using the 16KB translation granule, IA[13:0] = OA[13:0] for all translations.

In addition, VTCR_EL2.SL0 indicates the required initial lookup level, as Table D4-16 shows.

Table D4-16 VTCR_EL2.SL0 values, 16KB granule

<table>
<thead>
<tr>
<th>Initial lookup level</th>
<th>VTCR_EL2.SL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0b10</td>
</tr>
<tr>
<td>2</td>
<td>0b01</td>
</tr>
<tr>
<td>3</td>
<td>0b00</td>
</tr>
</tbody>
</table>

The VTCR_EL2.SL0 value 0b11 is reserved.

Because the maximum number of concatenated translation tables is 16, there is a relationship between the permitted VTCR_EL2.(T0SZ, SL0) values. Table D4-15 shows the permitted values of T0SZ for each initial lookup level.

If, when a translation table walk is started, the T0SZ value is not consistent with the SL0 value, or VTCR_EL2.SL0 is programmed to a reserved value, a stage 2 level 0 Translation fault is generated.
When stage 2 translation supports a 48-bit input address range, translation must start with a level 1 lookup using two concatenated translation tables. Figure D4-10 shows the translation for this case.

![Diagram showing the translation process]

Key:
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor
- **D_Block** is a Block descriptor
- **D_Page** is a Page descriptor
- **D_Table** is a Table descriptor

Figure D4-10 VMSAv8-64 stage 2 address translation, 16KB granule, 48 bit input address
However, for an input address size of between 37 and 40 bits, Table D4-15 on page D4-1750 shows that translation can start with either a level 1 lookup or a level 2 lookup, and Figure D4-11 shows these options.

VTTR_EL2 defines the start level.

Starting at level 1

Level 2 table

32MB region

Level 3 table

16KB memory page

D_Table

D_Page

D_Block

Starting at level 2

Level 2 table

32MB region

Level 3 table

16KB memory page

D_Table

D_Page

D_Block

Key for both diagrams:
- D_Table is a Table descriptor
- D_Block is a Block descriptor
- D_Page is a Page descriptor
- a indexed by IA[n:36], where IA width is (n+1) bits
- b1 indexed by IA[35:25]
- b2 indexed by IA[n:25], where IA width is (n+1) bits
- c indexed by IA[24:14]
Overview of VMSAv8-64 address translation using the 64KB translation granule

The requirements for the level of the initial lookup are different for stage 1 and stage 2 translations.

Overview of stage 1 translations, 64KB granule

For a stage 1 translation, the required initial lookup level is determined only by the required input address range specified by the corresponding TCR.TxSZ field. When using the 64KB translation granule, Table D4-17 shows this requirement.

Table D4-17 TCR.TnSZ values and IA ranges, 64K granule with no concatenation of tables

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>TnSZ values for and input address ranges for starting at this level</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TnSZ_{min}</td>
</tr>
<tr>
<td>1</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>22</td>
</tr>
</tbody>
</table>

Note

- When using the 64KB translation granule, there are no level 0 lookups.
- Some bits of the IA do not require resolution by the translation table lookup, because they always map directly to the OA. When using the 64KB translation granule, \( IA[15:0] = OA[15:0] \) for all translations.

Figure D4-12 shows the stage 1 address translation, for an address translation using the 64KB granule with an input address size greater than 42 bits.

These configuration options are also permitted for stage 2 translations.
Overview of stage 2 translations, 64KB granule

For a stage 2 translation, up to 16 translation tables can be concatenated at the initial lookup level. For certain input address sizes, concatenating tables in this way means that the lookup starts at a lower level than would otherwise be the case. For more information see Use of concatenated translation tables for the initial stage 2 lookup on page D4-1761.

When using the 64KB translation granule, Table D4-18 shows all possibilities for the initial lookup for a stage 2 translation.

Table D4-18 VTCR_EL2.T0SZ values and IA ranges, 64K granule with possible concatenation of translation tables

<table>
<thead>
<tr>
<th>Tables</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial lookup level</td>
<td>T0SZ</td>
<td>IA</td>
<td>T0SZ</td>
<td>IA</td>
<td>T0SZ</td>
</tr>
<tr>
<td>1</td>
<td>16-21</td>
<td>IA[47:16]-IA[42:16]</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

a. Number of concatenated translation tables at the initial lookup level. 1 table corresponds to no concatenation, also shown in Table D4-17 on page D4-1753.
b. The IAs shown in the table indicate the address bits to be resolved by an address translation addressing a page of memory, see the Note that follows.

--- Note ---

- When using the 64KB translation granule, there are no level 0 lookups.
- Because concatenating translation tables reduces the number of levels of lookup required, when using the 64KB translation granule, tables cannot be concatenated at level 1.
- Some bits of the IA do not require resolution by the translation table lookup, because they always map directly to the OA. When using the 64KB translation granule, IA[15:0] = OA[15:0] for all translations.

VTCR_EL2.SL0 indicates the required initial lookup level, as Table D4-19 shows.

Table D4-19 VTCR_EL2.SL0 values, 64K granule

<table>
<thead>
<tr>
<th>Initial lookup level</th>
<th>VTCR_EL2.SL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0b10</td>
</tr>
<tr>
<td>2</td>
<td>0b01</td>
</tr>
<tr>
<td>3</td>
<td>0b00</td>
</tr>
</tbody>
</table>

The VTCR_EL2.SL0 value 0b11 is reserved.

Because the maximum number of concatenated translation tables is 16, there is a relationship between the permitted VTCR_EL2.{T0SZ, SL0} values. Table D4-18 shows the permitted values of T0SZ for each initial lookup level.

If, when a translation table walk is started, the T0SZ value is not consistent with the SL0 value, or VTCR_EL2.SL0 is programmed to a reserved value, a stage 2 level 0 Translation fault is generated.
Figure D4-13 shows the stage 2 address translation, for an input address size of between 43 and 46 bits. This means the lookup can start at either level 1 or level 2.

VTCR_EL2.SL0 defines the start level.

Starting at level 1

Starting at level 2

Key for both diagrams

- D_Table is a Table descriptor
- D_Block is a Block descriptor
- D_Page is a Page descriptor
- a Indexed by IA[n:42], where IA width is (n+1) bits
- b1 Indexed by IA[41:29]
- b2 Indexed by IA[n:29], where IA width is (n+1) bits
- c Indexed by IA[28:16]

Figure D4-13 General view of VMSAv8-64 stage 2 address translation, 64KB granule
D4.2.6 The VMSAv8-64 translation table format

This section provides the full description of the VMSAv8-64 translation table format, its use for address translations that are controlled by an Exception level using AArch64. For these translation regimes:

For a stage 1 translation that supports two VA ranges

- For the lower VA range, that uses TTBR0_ELx:
  - The TCR_ELx.{SH0, ORGN0, IRGN0} fields define memory region attributes for the translation table walks.
  - The TCR_ELx.TG0 field defines the Translation granule size.
- For the upper VA range, that uses TTBR1_ELx:
  - The TCR_ELx.{SH1, ORGN1, IRGN1} fields define memory region attributes for the translation table walks.
  - The TCR_ELx.TG1 field defines the Translation granule size.
- Each of TTBR0_ELx and TTBR1_ELx contains an ASID field, and the TCR_ELx.A1 field selects which of these specifies the ASID to use.

For a stage 1 translation that supports one VA range

The translation table walks use TTBR0_ELx, and:
- The TCR_ELx.{SH0, ORGN0, IRGN0} fields define memory region attributes for the translation table walks.
- The TCR_ELx.TG0 field defines the Translation granule size.

For a stage 2 translation

The translation table walks use VTTBR_EL2, and:
- The VTCR_EL2.{SH0, ORGN0, IRGN0} fields define memory region attributes for the translation table walks.
- The VTCR_EL2.TG0 field defines the Translation granule size.

For the VMSAv8-64 translation table format, Overview of the VMSAv8-64 address translation stages on page D4-1745 summarizes the lookup levels, and Descriptor encodings, ARMv8 level 0, level 1, and level 2 formats on page D4-1775 describes the translation table entries.

The following subsections describe the use of this translation table format:
- Translation granule size and associate block and page sizes on page D4-1757.
- Selection between TTBR0 and TTBR1 when two VA ranges are supported on page D4-1759.
- Use of concatenated translation tables for the initial stage 2 lookup on page D4-1761.
- Possible translation table registers programming errors on page D4-1762.
Translation granule size and associate block and page sizes

Table D4-20 shows the supported granule sizes, block sizes and page sizes, for the different granule sizes. For completeness, this table includes information for AArch32 state. In the table, the OA bit ranges are the OA bits that the translation table descriptor specifies to address the block or page of memory, in an implementation that supports a 48-bit OA range.

Table D4-20 Translation table granule sizes, with block and page sizes, and output address ranges

<table>
<thead>
<tr>
<th>Granule size</th>
<th>Table level</th>
<th>Block size and OA bit range</th>
<th>Page size and OA bit range</th>
</tr>
</thead>
<tbody>
<tr>
<td>4KB</td>
<td>Zero</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>One</td>
<td>1GB, OA[47:30]</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Two</td>
<td>2MB, OA[47:21]</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Three</td>
<td>-</td>
<td>4KB, OA[47:12]</td>
</tr>
<tr>
<td>16KB</td>
<td>Zero</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>One</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Two</td>
<td>32MB, OA[47:25]</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Three</td>
<td>-</td>
<td>16KB, OA[47:14]</td>
</tr>
<tr>
<td>64KB</td>
<td>One</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Two</td>
<td>512MB, OA[47:29]</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Three</td>
<td>-</td>
<td>64KB, OA[47:16]</td>
</tr>
</tbody>
</table>

Bit[1] of a translation table descriptor identifies whether the descriptor is a block descriptor, and:
- The 4KB granule size supports block descriptors only in level 1 and level 2 translation tables.
- The 16KB and 64KB granule sizes support block descriptors only in level 2 translation tables.

If bit[1] of a descriptor is 0 in a translation table that does not support block descriptors then a translation table walk that accesses that descriptor generates a Translation fault.

For translations managed from AArch64 state, the following tables expand the information for each granule size, showing for an access to a single translation table at each lookup level:
- The maximum IA size, and the address bits that are resolved for that maximum size.
- The maximum OA range resolved by the translation table descriptors at this level, and the corresponding memory region size.
- The maximum size of the translation table. This is the size required for the maximum IA size.

Table D4-21 on page D4-1758 shows this information for the 4KB translation granule size, Table D4-22 on page D4-1758 shows this information for the 16KB translation granule size, and Table D4-23 on page D4-1758 shows this information for the 64KB translation granule size.
Table D4-21 Properties of the address lookup levels, 4KB granule size

<table>
<thead>
<tr>
<th>Level</th>
<th>Maximum input address</th>
<th>Maximum output address</th>
<th>Number of entries</th>
<th>Block entries supported?</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Size</td>
<td>Address range</td>
<td>Address range</td>
<td>Size of addressed region</td>
</tr>
<tr>
<td>One</td>
<td>512GB</td>
<td>Address[38:30]</td>
<td>Address[47:30]</td>
<td>1GB</td>
</tr>
<tr>
<td>Two</td>
<td>1GB</td>
<td>Address[29:21]</td>
<td>Address[47:21]</td>
<td>2MB</td>
</tr>
<tr>
<td>Three</td>
<td>2MB</td>
<td>Address[20:12]</td>
<td>Address[47:12]</td>
<td>4KB</td>
</tr>
</tbody>
</table>

a. That is, the size of the region either addressed by descriptors at this level or to be resolved at this and the subsequent levels of lookup.

Table D4-22 Properties of the address lookup levels, 16KB granule size

<table>
<thead>
<tr>
<th>Level</th>
<th>Maximum input address</th>
<th>Maximum output address</th>
<th>Number of entries</th>
<th>Block entries supported?</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Size</td>
<td>Address range</td>
<td>Address range</td>
<td>Size of addressed region</td>
</tr>
<tr>
<td>Zero</td>
<td>256TB</td>
<td>Address[47]</td>
<td>Address[47]</td>
<td>128TB</td>
</tr>
<tr>
<td>One</td>
<td>128TB</td>
<td>Address[46:36]</td>
<td>Address[47:36]</td>
<td>64GB</td>
</tr>
<tr>
<td>Two</td>
<td>64GB</td>
<td>Address[35:25]</td>
<td>Address[47:25]</td>
<td>32MB</td>
</tr>
</tbody>
</table>

a. That is, the size of the region either addressed by descriptors at this level or to be resolved at this and the subsequent levels of lookup.
b. The translation table size is less than the maximum for this granule size, and therefore the number of entries is reduced.

Table D4-23 Properties of the address lookup levels, 64KB granule size

<table>
<thead>
<tr>
<th>Level</th>
<th>Maximum input address</th>
<th>Maximum output address</th>
<th>Number of entries</th>
<th>Block entries supported?</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Size</td>
<td>Address range</td>
<td>Address range</td>
<td>Size of addressed region</td>
</tr>
<tr>
<td>One</td>
<td>256TB</td>
<td>Address[47:42]</td>
<td>Address[47:42]</td>
<td>4TB</td>
</tr>
<tr>
<td>Two</td>
<td>4TB</td>
<td>Address[41:29]</td>
<td>Address[47:29]</td>
<td>512MB</td>
</tr>
<tr>
<td>Three</td>
<td>512MB</td>
<td>Address[28:16]</td>
<td>Address[47:16]</td>
<td>64KB</td>
</tr>
</tbody>
</table>

a. That is, the size of the region either addressed by descriptors at this level or to be resolved at this and the subsequent levels of lookup.
b. The translation table size is less than the maximum for this granule size, and therefore the number of entries is reduced.
For the initial lookup level:

- If the IA range specified by the TCR.TxSZ field is smaller than the maximum size shown in these tables then this reduces the number of addresses in the table and therefore reduces the table size. The smaller translation table is aligned to its table size.

- For stage 2 translations, multiple translation tables can be concatenated to extend the maximum IA size beyond that shown in these tables. For more information see the stage 2 translation overviews in Overview of the VMSAv8-64 address translation stages on page D4-1745 and Use of concatenated translation tables for the initial stage 2 lookup on page D4-1761.

If a supplied input address is larger than the configured input address size, a Translation fault is generated.

Note
Larger translation granule sizes typically requires fewer levels of translation tables to translate a particular size of VA.

For the TCR programming requirements for the initial lookup, see Overview of the VMSAv8-64 address translation stages on page D4-1745.

Selection between TTBR0 and TTBR1 when two VA ranges are supported

Every translation table walk starts by accessing the translation table addressed by the TTBR for the stage 1 translation for the required translation regime.

For a stage 1 translation that supports two VA ranges, Figure D4-14 shows this VA range split, and:

- TTBR0_ELx points to the initial translation table for the lower VA range, that starts at address 0x0000000000000000,
- TTBR1_ELx points to the initial translation table for the upper VA range, that runs up to address 0xFFFFFFFFFFFFFFF.

Which TTBR is used depends only on the VA presented for translation:

- If the top bits of the VA are zero, then TTBR0_ELx is used.
- If the top bits of the VA are one, then TTBR1_ELx is used.

It is configurable whether this determination depends on the values of VA[63:56] or on the values of VA[55:48], see Address tagging in AArch64 state on page D4-1724.
Note

The handling of the Contiguous bit can mean that the boundary between the translation regions defined by the TCR_ELx.TnSZ values and the region for which an access generates a Translation fault is wider than shown in Figure D4-14 on page D4-1759. That is, if the descriptor for an access to the region shown as generating a fault has the Contiguous bit set to 1, the access might not generate a fault. Possible translation table registers programming errors on page D4-1762 describes this possibility.

Example D4-3 shows a typical application of this VA split.

Example D4-3 Example use of the split VA range, and the TTBR0_ELx and TTBR1_ELx controls

An example of using the split VA range is:

**TTBR0_ELx**  Used for process-specific addresses.
- Each process maintains a separate level 1 translation table. On a context switch:
  - TTBR0_ELx is updated to point to the level 1 translation table for the new context
  - TCR_ELx is updated if this change changes the size of the translation table
  - CONTEXTIDR_ELx is updated.

**TTBR1_ELx**  Used for operating system and I/O addresses, that do not change on a context switch.

For each VA subrange, the input address size is $2^{(64-\text{TnSZ})}$, where TnSZ is one of TCR_EL1.{T0SZ, T1SZ},

This means the two VA subranges are:

**Lower VA subrange**  $0x0000_0000_0000_0000$ to $(2^{(64-\text{T0SZ})} - 1)$.

**Upper VA subrange**  $(2^{64} - 2^{(64-\text{T1SZ})})$ to $0xFFFF_FFFF_FFFF_FFFF$.

The minimum TnSZ value is 16, corresponding to the maximum input address range of 48 bits. Example D4-4 shows the two VA subranges when T0SZ and T1SZ are both set to this minimum value.

Example D4-4 Maximum VA ranges when a stage of translation supports two ranges

The maximum VA subranges correspond to T0SZ and T1SZ each having the minimum value of 16. In this case the subranges are:

**Lower VA subrange**  $0x0000_0000_0000_0000$ to $0x0000_FFFF_FFFF_FFFF$.

**Upper VA subrange**  $0xFFFF_0000_0000_0000$ to $0xFFFF_FFFF_FFFF_FFFF$.

Figure D4-14 on page D4-1759 indicates the effect of varying the TnSZ values.

As described in Overview of the VMSAv8-64 address translation stages on page D4-1745, the TnSZ values also determine the initial lookup level for the translation.
Use of concatenated translation tables for the initial stage 2 lookup

Overview of the VMSAv8-64 address translation stages on page D4-1745 introduced the ability to concatenate translation tables for the initial stage 2 translation lookup. This section gives more information about that concatenation.

If a stage 2 translation would require 16 entries or fewer in its top-level translation table, that stage of translation can, instead, be configured so that:

- It requires the corresponding number of concatenated translation tables at the next translation level, aligned to the size of the block of concatenated translation tables.
- The stage 2 translation starts at that next translation level.

When using the 16KB translation granule, if a 48-bit input address size is required for the stage 2 translations, lookup must start with two concatenated translation tables at level 1.

The use of concatenated translation tables requires the software that is defining the translation to:

- Define the concatenated translation tables with the required overall alignment.
- Program VTTBR_EL2 to hold the address of the first of the concatenated translation tables.
- Program VTCR_EL2 to indicate the required input address range and initial lookup level.

**Note**
The use of concatenated translation tables avoids the overhead of an additional level of translation.

Concatenating additional translation tables at the initial level of lookup resolves additional address bits at that level. To resolve \( n \) additional address bits requires \( 2^n \) concatenated translation tables. Example D4-5 shows how, for level 1 lookups using the 4KB translation granule, translation tables can be concatenated to resolve three additional address bits.

**Example D4-5 Adding three bits of address resolution at level 1 lookup, using the 4KB granule**

When using the 4KB translation granule, a level 1 lookup with a single translation table resolves address bits[38:30]. To add three more address bits requires \( 2^3 \) translation tables, that is, eight translation tables. This means:

- The total size of the concatenated translation tables is \( 8 \times 4KB = 32KB \).
- This block of concatenated translation tables must be aligned to 32KB.
- The address range resolved at this lookup level is \( A[41:30] \), of which:
  - Bits \( A[41:39] \) select the 4KB translation table.
  - Bits \( A[38:30] \) index a descriptor within that translation table.

As an example of the concatenation of translation tables at the initial lookup level, when using the 4KB translation granule, Table D4-24 shows the possible uses of concatenated translation tables to permit lookup to start at level 1 rather than at level 0. For completeness, the table starts with the case where the required IPA range means lookup starts at level 1 with a single translation table at that level.

**Table D4-24 Possible uses of concatenated translation tables for level 1 lookup, 4KB granule**

<table>
<thead>
<tr>
<th>IPA range</th>
<th>Size</th>
<th>Required level 0 entries</th>
<th>Number of concatenated tables</th>
<th>Required alignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPA[38:0]</td>
<td>2^{36} bytes</td>
<td>-</td>
<td>1</td>
<td>4KB</td>
</tr>
<tr>
<td>IPA[39:0]</td>
<td>2^{37} bytes</td>
<td>2</td>
<td>2</td>
<td>8KB</td>
</tr>
</tbody>
</table>
Because concatenation is permitted only for a stage 2 translation, the input addresses in the table are IPAs.

**Overview of the VMSAv8-64 address translation stages** on page D4-1745 identifies all of the possible uses of concatenation. In all cases, the block of concatenated translation tables must be aligned to the block size.

### Possible translation table registers programming errors

This subsection describes possible errors in programming the translation table registers.

#### Misprogramming the VTCR_EL2.{T0SZ, SL0} fields

For a stage 2 translation, the programming of the VTCR_EL2.{T0SZ, SL0} fields must be consistent. If these fields are not consistent, or if SL0 is programmed to a reserved value, any translation table walk that uses stage 2 translation generates a stage 2 level 0 Translation fault. For more information see **Overview of the VMSAv8-64 address translation stages** on page D4-1745.

#### Misprogramming of the Contiguous bit

For more information about the Contiguous bit, and the range of translation table entries that must have the bit set to 1 to mark the entries as contiguous, see **The Contiguous bit** on page D4-1796.

If one or more of the following errors is made in programming the translation tables, the TLB might contain overlapping entries:

- One or more of the contiguous translation table entries does not have the Contiguous bit set to 1.
- One or more of the contiguous translation table entries holds an output address that is not consistent with all of the entries pointing to the same aligned contiguous address range.
- The attributes and permissions of the contiguous entries are not all the same.

Such misprogramming of the translation tables means the output address, memory permissions, or attributes for a lookup might be corrupted, and might be equal to values that are not consistent with any of the programmed translation table values.

In some implementations, such misprogramming might also give rise to a TLB Conflict abort.

The architecture guarantees that misprogramming of the Contiguous bit cannot provide a mechanism for any of the following to occur:

- Software executing at EL1 or EL0 accessing regions of physical memory that are not accessible by programming the translation tables, from EL1, with arbitrary chosen values that do not misprogram the Contiguous bit.
- Software executing at EL1 or EL0 accessing regions of physical memory with attributes or permissions that are not possible by programming the translation tables, from EL1, with arbitrary chosen values that do not misprogram the Contiguous bit.

---

**Table D4-24 Possible uses of concatenated translation tables for level 1 lookup, 4KB granule (continued)**

<table>
<thead>
<tr>
<th>IPA range</th>
<th>Size</th>
<th>Required level 0 entries</th>
<th>Number of concatenated tables</th>
<th>Required alignmenta</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPA[40:0]</td>
<td>2^{38} bytes</td>
<td>4</td>
<td>4</td>
<td>16KB</td>
</tr>
<tr>
<td>IPA[41:0]</td>
<td>2^{39} bytes</td>
<td>8</td>
<td>8</td>
<td>32KB</td>
</tr>
<tr>
<td>IPA[42:0]</td>
<td>2^{40} bytes</td>
<td>16</td>
<td>16</td>
<td>64KB</td>
</tr>
</tbody>
</table>

---

*Note*

Because concatenation is permitted only for a stage 2 translation, the input addresses in the table are IPAs.
Software executing in Non-secure state accessing Secure physical memory.

--- Note ---

Hardware implementations must ensure that use of the Contiguous bit cannot provide a mechanism for avoiding output address range checking. This might occur if a Contiguous bit block size of 0.5GB or 1GB is used in a system with the output address size configured to 4GB. The architecture permits the implemented mechanism for preventing any avoidance of output address range checking to suppress the use of the Contiguous bit for such entries in such a system.

Where the Contiguous bit is used to mark a set of blocks as contiguous, if the address range translated by a set of blocks marked as contiguous is larger than the size of the input address supported at a stage of translation used to translate that address at that stage of translation, as defined by the TCR.TxSZ field, then this is a programming error. An implementation is permitted, but not required, to:

• Treat such a block within a contiguous set of blocks as causing a Translation fault, even though the block is valid, and the address accessed within that block is within the size of the input address supported at a stage of translation, as defined by the TCR.TxSZ field.

• Treat such a block within a contiguous set of blocks as not causing a Translation fault, even though the address accessed within that block is outside the size of the input address supported at a stage of translation, as defined by the TCR.TxSZ field, provided that both of the following apply:
  — The block is valid.
  — At least one address within the block, or contiguous set of blocks, is within the size of the input address supported at a stage of translation.

D4.2.7 The algorithm for finding the translation table descriptors

This subsection gives the algorithms for finding the translation table descriptor that corresponds to a given IA, for each required level of lookup. The algorithms encode the descriptions of address translation given earlier in this section. The algorithm details depend on the translation granule size for the stage of address translation, see:

• Finding the translation table descriptor when using the 4KB translation granule on page D4-1764.
• Finding the translation table descriptor when using the 16KB translation granule on page D4-1765.
• Finding the translation table descriptor when using the 64KB translation granule on page D4-1766.

Each subsection uses the following terms:

- **BaseAddr** The base address for the level of lookup, as defined by:
  • For the initial lookup level, the value of the appropriate TTBR.BADDR field.
  • Otherwise, the translation table address returned by the previous level of lookup.

- **PAMax** The supported PA width, in bits.

- **IA** The supplied IA for this stage of translation.

- **TnSZ** The translation table size for this stage of translation:
  - **For EL1&0 stage 1** TCR_EL1.T0SZ or TCR_EL1.T1SZ, as appropriate.
  - **For EL1&0 stage 2** VTCR_EL2.T0SZ.
  - **For EL2 stage 1** TCR_EL2.T0SZ.
  - **For EL3 stage 1** TCR_EL3.T0SZ.

- **SL0** VTCR_EL2.SL0. Applies to the Non-secure EL1&0 stage 2 translation only.

These subsections show only architecturally-valid programming of the TCR. See also Possible translation table registers programming errors on page D4-1762.
Finding the translation table descriptor when using the 4KB translation granule

Table D4-25 shows the translation table descriptor address, for each level of lookup, when using the 4KB translation granule. See the start of *The algorithm for finding the translation table descriptors* on page D4-1763 for more information about terms used in the table.

**Table D4-25 Translation table entry addresses when using the 4KB translation granule**

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>Stage 1 translation</th>
<th>Stage 2 translation</th>
<th>General conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zero</td>
<td>BaseAddr[PAMax-1:x]:IA[y:39]:0b000</td>
<td>BaseAddr[PAMax-1:x]:IA[y:39]:0b000</td>
<td>(y = (x + 35))</td>
</tr>
<tr>
<td></td>
<td>if (16 \leq TnSZ \leq 24) then (x = (28 - TnSZ))</td>
<td>if (SL0^b == 2) then</td>
<td>(y = (x + 26))</td>
</tr>
<tr>
<td></td>
<td>if (SL0^b == 1) then</td>
<td>if (16 \leq T0SZ \leq 24) then (x = (28 - T0SZ))</td>
<td>(y = (x + 17))</td>
</tr>
<tr>
<td></td>
<td>else (x = 12)</td>
<td>elsif (SL0^b, c == 2) then</td>
<td>(x = 12)</td>
</tr>
<tr>
<td>One</td>
<td>BaseAddr[PAMax-1:x]:IA[y:30]:0b000</td>
<td>BaseAddr[PAMax-1:x]:IA[y:30]:0b000</td>
<td>(y = (x + 26))</td>
</tr>
<tr>
<td></td>
<td>if (25 \leq TnSZ \leq 33) then (x = (37 - TnSZ))</td>
<td>if (SL0^b == 1) then</td>
<td>(y = (x + 17))</td>
</tr>
<tr>
<td></td>
<td>elsif (SL0^b, c == 2) then</td>
<td>if (21 \leq T0SZ \leq 33) then (x = (37 - T0SZ))</td>
<td>(x = 12)</td>
</tr>
<tr>
<td></td>
<td>else (x = 12)</td>
<td>elsif (SL0^b, c &gt; 0) then</td>
<td>(x = 12)</td>
</tr>
<tr>
<td>Two</td>
<td>BaseAddr[PAMax-1:x]:IA[y:21]:0b000</td>
<td>BaseAddr[PAMax-1:x]:IA[y:21]:0b000</td>
<td>(y = (x + 17))</td>
</tr>
<tr>
<td></td>
<td>if (34 \leq TnSZ \leq 39) then (x = (46 - TnSZ))</td>
<td>if (SL0^b == 0) then</td>
<td>(y = (x + 17))</td>
</tr>
<tr>
<td></td>
<td>elsif (SL0^b, c &gt; 0) then</td>
<td>if (30 \leq T0SZ \leq 39) then (x = (46 - T0SZ))</td>
<td>(x = 12)</td>
</tr>
<tr>
<td>Three</td>
<td>BaseAddr[PAMax-1:12]:IA[20:12]:0b000</td>
<td>BaseAddr[PAMax-1:12]:IA[20:12]:0b000</td>
<td>-</td>
</tr>
</tbody>
</table>

a. This line indicates the range of permitted values for \(TnSZ\), for a lookup that starts at this level, see *Overview of VMSAv8-64 address translation using the 4KB translation granule* on page D4-1745.
b. \(SL0 == 0\) if the initial lookup is level 2, \(SL0 == 1\) if the initial lookup is level 1, and \(SL0 == 2\) if the initial lookup level is level 0.
c. This is the case where this level of lookup is not the initial level of lookup.

Table D4-7 on page D4-1736 shows how software can determine whether an implementation supports the 4KB granule size.
Finding the translation table descriptor when using the 16KB translation granule

Table D4-26 shows the translation table descriptor address, for each level of lookup, when using the 16KB translation granule. See the start of The algorithm for finding the translation table descriptors on page D4-1763 for more information about terms used in the table.

Table D4-26 Translation table entry addresses when using the 16KB translation granule

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>Stage 1 translation</th>
<th>Stage 2 translation</th>
<th>General conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zero</td>
<td>BaseAddr[PAMax-1:4]:IA[47]:0b0000</td>
<td>-</td>
<td>Only applies to stage 1</td>
</tr>
<tr>
<td></td>
<td>a 16 ≤ TnSZ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>One</td>
<td>BaseAddr[PAMax-1:x]:IA[y:36]:0b0000</td>
<td>BaseAddr[PAMax-1:x]:IA[y:36]:0b0000</td>
<td>y = (x + 32)</td>
</tr>
<tr>
<td></td>
<td>if a 17 ≤ TnSZ ≤ 27 then x = (31 - TnSZ)</td>
<td>if SL0b == 2 then</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if a 16 ≤ T0SZ ≤ 27 then x = (31 - T0SZ)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>else c x = 14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Two</td>
<td>BaseAddr[PAMax-1:x]:IA[y:25]:0b0000</td>
<td>BaseAddr[PAMax-1:x]:IA[y:25]:0b0000</td>
<td>y = (x + 21)</td>
</tr>
<tr>
<td></td>
<td>if a 28 ≤ TnSZ ≤ 38 then x = (42 - TnSZ)</td>
<td>if SL0b == 1 then</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if a 24 ≤ T0SZ ≤ 38 then x = (42 - T0SZ)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>else c x = 14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Three</td>
<td>BaseAddr[PAMax-1:14]:IA[24:14]:0b0000</td>
<td>BaseAddr[PAMax-1:14]:IA[24:14]:0b0000</td>
<td>y = (x + 10)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if SL0b == 0 then</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if a 35 ≤ T0SZ ≤ 39 then x = (53 - T0SZ)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>elsif SL0b,c &gt; 0 then x = 14</td>
<td></td>
</tr>
</tbody>
</table>

a. This line indicates the range of permitted values for TnSZ, for a lookup that starts at this level, see Overview of VMSAv8-64 address translation using the 16KB translation granule on page D4-1749.

b. SL0 == 0 if the initial lookup is level 3, SL0 == 1 if the initial lookup is level 2, and SL0 == 2 if the initial lookup level is level 1.

c. This is the case where this level of lookup is not the initial level of lookup.

Table D4-7 on page D4-1736 shows how software can determine whether an implementation supports the 16KB granule size.
### Finding the translation table descriptor when using the 64KB translation granule

Table D4-27 shows the translation table descriptor address, for each level of lookup, when using the 64KB translation granule. See the start of *The algorithm for finding the translation table descriptors on page D4-1763* for more information about terms used in the table.

Table D4-27 Translation table entry addresses when using the 64KB translation granule

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>Entry address and conditions</th>
<th>General conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>One</strong></td>
<td><code>BaseAddr[PAMax-1:x]:IA[y:42]:0b000</code></td>
<td><code>Stage 2 translation</code></td>
</tr>
<tr>
<td></td>
<td><code>if a 16 ≤ TnSZ ≤ 21 then x = (25 - TnSZ)</code></td>
<td><code>y = (x + 38)</code></td>
</tr>
<tr>
<td></td>
<td><code>if SL0b == 2 then</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>if a 16 ≤ T0SZ ≤ 21 then x = (25 - T0SZ)</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>else c x = 16</code></td>
<td></td>
</tr>
<tr>
<td><strong>Two</strong></td>
<td><code>BaseAddr[PAMax-1:x]:IA[y:29]:0b000</code></td>
<td><code>Stage 2 translation</code></td>
</tr>
<tr>
<td></td>
<td><code>if a 22 ≤ TnSZ ≤ 34 then x = (38 - TnSZ)</code></td>
<td><code>y = (x + 25)</code></td>
</tr>
<tr>
<td></td>
<td><code>if SL0b == 1 then</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>if a 18 ≤ T0SZ ≤ 34 then x = (38 - T0SZ)</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>elsif SL0b, c == 2 then x = 16</code></td>
<td></td>
</tr>
<tr>
<td><strong>Three</strong></td>
<td><code>BaseAddr[PAMax-1:x]:IA[y:16]:0b000</code></td>
<td><code>Stage 2 translation</code></td>
</tr>
<tr>
<td></td>
<td><code>if a 35 ≤ TnSZ ≤ 39 then x = (51 - TnSZ)</code></td>
<td><code>y = (x + 12)</code></td>
</tr>
<tr>
<td></td>
<td><code>if SL0b == 0 then</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>if a 31 ≤ T0SZ ≤ 39 then x = (51 - T0SZ)</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>elsif SL0b, c &gt; 0 then x = 16</code></td>
<td></td>
</tr>
</tbody>
</table>

- a. This line indicates the range of permitted values for TnSZ, for a lookup that starts at this level, see *Overview of VMSAv8-64 address translation using the 64KB translation granule on page D4-1753*.
- b. SL0 == 0 if the initial lookup is level 3, SL0 == 1 if the initial lookup is level 2, and SL0 == 2 if the initial lookup level is at level 1.
- c. This is the case where this level of lookup is not the initial level of lookup.

Table D4-7 on page D4-1736 shows how software can determine whether an implementation supports the 64KB granule size.
D4.2.8 The effects of disabling a stage of address translation

The following sections describe the effect on MMU behavior of disabling each stage of translation:

- Behavior when stage 1 address translation is disabled.
- Behavior when stage 2 address translation is disabled on page D4-1768.
- Behavior of instruction fetches when all associated stages of translation are disabled on page D4-1768.

Behavior when stage 1 address translation is disabled

When a stage 1 address translation is disabled, memory accesses that would otherwise be translated by that stage of translation are treated as follows:

Non-secure EL1 and EL0 accesses if the HCR_EL2.DC bit is set to 1

For the Non-secure EL1&0 translation regime, when the value of HCR_EL2.DC is 1, the stage 1 translation assigns the Normal Non-shareable, Inner Write-Back Read-Allocate Write-Allocate, Outer Write-Back Read-Allocate Write-Allocate memory attributes.

Note

This applies for both instruction and data accesses.

All other accesses

For all other accesses, when stage 1 address translation is disabled, the assigned attributes depend on whether the access is a data access or an instruction access, as follows:

Data access

The stage 1 translation assigns the Device-nGnRNnE memory type.

Instruction access

The stage 1 translation assigns the Normal memory attribute, with the cacheability and shareability attributes determined by the value of the SCTLR.I bit for the translation regime, as follows:

When the value of I is 0

The stage 1 translation assigns the Non-cacheable and Outer Shareable attributes.

When the value of I is 1

The stage 1 translation assigns the Cacheable, Inner Write-Through Read-Allocate No Write-Allocate, Outer Write-Through Read-Allocate No Write-Allocate Outer Shareable attribute.

For this stage of translation, no memory access permission checks are performed. Therefore no MMU faults can be generated for this stage of address translation.

Note

Alignment checking is performed, and therefore Alignment faults can occur.

For every access, the input address of the stage 1 translation is flat-mapped to the output address.

For a Non-secure EL1 or EL0 access, if EL1&0 stage 2 address translation is enabled, the stage 1 memory attribute assignments and output address can be modified by the stage 2 translation.

When the value of HCR_EL2.DC is 1, in Non-secure state:

- The SCTLR_EL1.M bit behaves as if it is 0, for all purposes other than reading the value of the bit. This means Non-secure EL1&0 stage 1 address translation is disabled.
- The HCR_EL2.VM bit behaves as if it is 1, for all purposes other than reading the value of the bit. This means that Non-secure EL1&0 stage 2 address translation is enabled.

See also Behavior of instruction fetches when all associated stages of translation are disabled on page D4-1768.
Effect of disabling address translation on maintenance and address translation instruction instructions

Cache maintenance instructions act on the target cache regardless of whether any stages of address translation are disabled, and regardless of the values of the memory attributes. However, if a stage of address translation is disabled, they use the flat address mapping for that translation stage.

TLB invalidate operations act on the target TLB regardless of whether any stage of address translation is disabled.

The value of HCR_EL2.DC affect some address translation instructions, see Address translation instructions, AT* on page D4-1771.

Behavior when stage 2 address translation is disabled

When stage 2 address translation is disabled:

• The IPA output from the stage 1 translation maps flat to the PA.
• The memory attributes and permissions from the stage 1 translation apply to the PA.

When both stages of address translation are disabled, see also Behavior of instruction fetches when all associated stages of translation are disabled.

Behavior of instruction fetches when all associated stages of translation are disabled

When EL3 is using AArch64, this section applies to:

• The Secure EL1&0 translation regime when Secure EL1&0 stage 1 address translation is disabled.
• The Secure EL3 translation regime, when Secure EL3 stage 1 address translation is disabled.
• The Non-secure EL2 translation regime, when Non-secure EL2 stage 1 address translation is disabled
• The Non-secure EL1&0 translation regime, when both stages of address translation are disabled.

Note

• The behaviors in Non-secure state apply regardless of the Execution state that EL3 is using.
• When the value of HCR_EL2.DC is 1, then the behavior of the Non-secure EL1&0 translation regime is as if stage 1 translation is disabled and stage 2 translation is enabled, as described in Behavior when stage 1 address translation is disabled on page D4-1767.

In these cases, when execution is in AArch64 state, a memory location might be accessed as a result of an instruction fetch if either:

• The memory location is in the same block of memory as, or in the next contiguous block of memory to, an instruction that a simple sequential execution of the program either requires to be fetched now or has required to be fetched since the last reset.
• The memory location is the target of a direct branch that a simple sequential execution of the program would have taken since the most recent of:
  — The last reset.
  — The last synchronization of instruction cache maintenance targeting the address of the branch instruction.

In this description, the blocks of memory referred to are of the size of the minimum implemented translation granule and are aligned to that size.

These accesses can be caused by speculative instruction fetches, regardless of whether the prefetched instruction is committed for execution.
To ensure architectural compliance, software must ensure that both of the following apply:

- Instructions that will be executed when all associated stages of address translation are disabled are located in blocks of the address space, of the translation granule size, that contain only memory that is tolerant to speculative accesses.
- Each block of the address space, of the translation granule size, that immediately follows a similar block that holds instructions that will be executed when all associated stages address translation are disabled, contains only memory that is tolerant to speculative accesses.

### D4.2.9 The implemented Exception levels and the resulting translation stages and regimes

Elsewhere, this chapter describes an implementation that includes all Exception levels, and describes the control of address translation by Exception levels that are using AArch64. This subsection describes how the address translation scheme changes if an implementation does not include all of the Exception levels.

If an implementation does not include EL3, it has only a single Security state, with MMU controls equivalent to the Secure state MMU controls.

If an implementation does not include EL2 then:

- If it also does not include EL3, the MMU provides only a single EL1&0 stage 1 translation regime.
- If it includes EL3, the MMU provides an EL1&0 stage 1 translation regime in each Security state.

Figure D4-1 on page D4-1727 shows the set of translation regimes for an implementation that implements all of the Exception levels. Table D4-28 shows how the supported translation stages depend on the implemented Exception levels, and in some cases on the Execution state being used by the highest implemented Exception level.

<table>
<thead>
<tr>
<th>Translation stage</th>
<th>Requires</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure EL3 stage 1</td>
<td>EL3 implemented and using AArch64.</td>
</tr>
<tr>
<td>Secure EL1&amp;0 stage 1</td>
<td>Either:</td>
</tr>
<tr>
<td></td>
<td>• EL3 implemented and using AArch64.</td>
</tr>
<tr>
<td></td>
<td>• Only EL1 and EL0 implemented, all operation is in Secure state, and EL1 is using AArch64.</td>
</tr>
<tr>
<td>Non-secure EL2 stage 1</td>
<td>EL2 implemented.</td>
</tr>
<tr>
<td>Non-secure EL1&amp;0 stage 2</td>
<td>EL2 implemented.</td>
</tr>
<tr>
<td>Non-secure EL1&amp;0 stage 1</td>
<td>Any implementation except:</td>
</tr>
<tr>
<td></td>
<td>• Only EL1 and EL0 implemented, with all operation in the Secure state.</td>
</tr>
</tbody>
</table>

### D4.2.10 Pseudocode description of VMSAv8-64 address translation

The following subsections outline a pseudocode description of the translation table walk:

- Definitions required for address translation on page D4-1770.
- Performing the full address translation on page D4-1770.
- Stage 1 translation on page D4-1770.
- Stage 2 translation on page D4-1770.
- Translation table walk on page D4-1770.
- Support functions on page D4-1770.
Definitions required for address translation

In pseudocode, the result of a translation table lookup, in either Execution state, is returned in a TLBRecord structure.

Memory data type definitions on page D3-1717 includes definitions of the Permissions and AddressDescriptor parameters.

Performing the full address translation

The function AArch64.FullTranslate() performs a full translation table walk. For any translation regime it performs a stage 1 translation for the supplied VA, and for the Non-secure EL1&0 translation regime it then performs a stage 2 translation of the returned address.

Stage 1 translation

The function AArch64.FirstStageTranslate() performs a stage 1 translation, calling the function AArch64.TranslationTableWalk(), described in Translation table walk, to perform the required translation table walk. However, if stage 1 translation is disabled, it calls the function AArch64.TranslateAddressS1Off() to set the memory attributes.

Stage 2 translation

In the Non-secure EL1&0 translation regime, a descriptor address returned by stage 1 lookup is in the IPA address space, and must be mapped to a PA by a stage 2 translation. Function AArch64.SecondStageWalk() performs this translation, by calling the AArch64.SecondStageTranslate() function. When called from AArch64.SecondStageWalk(), the AArch64.SecondStageTranslate() function performs a second stage translation, from IPA to PA, of the supplied address, including checking that the access has read permission at the second stage. If the access does not have second stage read permission it generates a second stage Permission fault on the first stage translation table walk. The second stage translation might hit in a TLB, or might involve a translation table walk, which will use the algorithm described in this section.

Translation table walk

The function AArch64.TranslationTableWalk() returns the result, in the form of a TLBRecord, of a translation table walk made for a memory access from an Exception level that is using AArch64.

Support functions

In the translation table walk functions, the WalkAttrDecode() function determines the attributes for a translation table lookup.

The function AArch64.S1AttrDecode() decodes the attributes from a stage 1 translation table lookup.

The function AArch64.CheckPermission() checks the access permissions returned by a stage 1 translation table lookup, see Access permission checking on page D3-1719.

The function AArch64.CheckS2Permission() checks the access permissions returned by a stage 2 translation table lookup.

The function AddrTop() returns the bit number of the most significant valid bit of a VA in the current translation regime. If EL1 is using AArch64 and EL0 is using AArch32 then an address from EL0 is zero-extended to 64 bits.
D4.2.11 Address translation instructions

Each of the ARMv8 instruction sets provides instructions that return the result of translating an input address, supplied as an argument to the instruction, using a specified translation stage or regime.

The available instructions only perform translations that are accessible from the Security state and Exception level at which the instruction is executed. That is:

- No instruction executed in Non-secure state can return the result of a Secure address translation stage.
- No instruction can return the result of an address translation stage that is controlled by an Exception level that is higher than the Exception level at which the instruction is executed.

Address translation instructions, AT* summarizes the A64 address translation instructions.

See also A64 system instructions for address translation on page C5-365.

Address translation instructions, AT *

The A64 assembly language syntax for address translation instructions is:

```
AT <operation>, <Xt>
```

Where:

- `<operation>` is one of S1E1R, S1E1W, S1E0R, S1E0W, S12E1R, S12E1W, S12E0R, S12E0W, S1E2R, S1E2W, S1E3R, or S1E3W.
- `<operation>` has a structure of `<stages><level><read|write>`, where:
  - `<stages>` is one of:
    - S1 Stage 1 translation.
    - S12 Stage 1 translation followed by stage 2 translation.
  - `<level>` describes the Exception Level that the translation applies to. Is one of:
    - E0 EL0.
    - E1 EL1.
    - E2 EL2.
    - E3 EL3.
    - If `<level>` is higher than the current Exception Level the instruction is UNDEFINED.
  - `<read|write>` is one of:
    - R Read.
    - W Write.
- `<Xt>` The address to be translated. No alignment restrictions apply for the address.

If EL2 is not implemented, the AT S1E2R and AT S1E2W instructions are UNDEFINED.

--- Note ---

If EL2 is not implemented but EL3 is implemented, the AT S12E* instructions are not UNDEFINED, but behave the same way as the equivalent AT S1E* instructions. This is consistent with the behavior if EL2 is implemented but stage 2 translation is disabled.

In each case, the address being translated is held in the 64-bit address argument register, Xt. If the address translation instruction uses a translation regime that is using AArch32, meaning it requires a VA of only 32 bits, then VA[63:32] is RES0.

If the address translation is successful, the resulting PA is returned in PAR_EL1.PA, and PAR_EL1.F is set to 0 to indicate that the translation was successful. Otherwise, see Synchronous faults generated by address translation instructions on page D4-1772.
Note

The architecture provides a single PAR, PAR_EL1, that is used regardless of:

- The Exception level at which the instruction was executed.
- The Exception level that controls the stage or stages of translation used by the instruction.

For all of these instructions, the current context information determines which entries in TLB caching structures are used, and how the translation table walk is performed. However, it is IMPLEMENTATION DEFINED whether the Address translation instructions return the values held in a TLB or the result of a translation table walk. Therefore, ARM recommends that these instructions are not used at a time when the TLB entries might be different from the underlying translation tables held in memory.

When Non-secure EL1&0 stage 1 address translation is disabled, any AT S1E0*, AT S1E1*, AT S12E0*, or AT S12E1* address translation instruction that accesses the Non-secure state translation reflects the effect of the HCR_EL2.DC bit as described in Behavior when stage 1 address translation is disabled on page D4-1767.

Executing AT S1E2R or AT S1E2W at EL3 with SCR_EL3.NS==0 is UNDEFINED.

Note

AT S12E* instructions at EL3 with SCR_EL3.NS==0 are not UNDEFINED but behave the same way as the equivalent AT S1E* instructions.

Synchronous faults generated by address translation instructions

The address translation instructions use the translation mechanism, and that mechanism can generate the following synchronous faults:

- Translation fault.
- Access flag fault.
- Permission fault.
- Domain fault, when translating using the AArch32 translation systems.
- Address size fault.
- TLB conflict fault.
- Synchronous external aborts during a translation table walk.

In addition:

- If the address translation instruction requires two stages of translation then these faults could arise from either stage 1 or stage 2.
- For a stage 1 translation for the Non-secure EL1&0 translation regime, the fault might be generated on the stage 2 translation of an address accessed as part of the stage 1 translation table walk, see Stage 2 fault on a stage 1 translation table walk on page D4-1806.

Except as described in this section, these faults are not taken as an exception for the address translation instructions, but instead the PAR_EL1.FST field holds the fault status information. In these cases the PAR_EL1.PA field does not hold the output address of the translation.

The exceptions to this reporting the fault in PAR_EL1 are:

- Synchronous external aborts during a translation table walk are taken as a Data Abort exception.

For an address translation instruction executed at a particular Exception level, if the synchronous external abort is generated on a stage 1 translation table walk, the Data Abort exception is taken to the Exception level to which a synchronous external abort on a stage 1 translation table walk for a memory access from that Exception level would be taken.
If the synchronous external abort is generated on a stage 2 translation table walk then:

— If the address translation instruction was executed at EL3, the synchronous Data Abort exception is taken to EL3.

— If the address translation instruction was executed at EL2 or EL1, the Data Abort exception is taken to the Exception level to which a synchronous external abort on a stage 2 translation table walk for a memory access from that Exception level would be taken.

In any case where the address translation instruction causes a synchronous Data Abort exception to be taken:

— The PAR_EL1 is UNKNOWN.

— The ESR_ELx of the target Exception Level of the exception indicates that the fault was due to a translation table walk for a cache maintenance instruction.

— The FAR_ELx of the target Exception Level holds the VA for the translation request.

• For the AT ⃰S1E0* and AT ⃰S1E1* instructions executed from the Non-secure EL1 Exception level, if there is a synchronous stage 2 fault on a memory access made as part of the translation table walk then if the value of SCR_EL3.EA is 1 then a synchronous external abort on a stage 2 translation table walk is taken to EL3. In all other cases of a synchronous stage 2 fault on a memory access made as part of the translation table walk, the fault is taken as an exception to EL2, and:

  — PAR_EL1 is UNKNOWN

  — ESR_EL2 indicates that the fault occurred on a translation table walk, and that the operation that faulted was a cache maintenance instruction.

  — HPFAR_EL2 holds the IPA that faulted

  — FAR_EL2 holds the VA that the executing software supplied to the address translation instruction.

This fault can occur for any of the following reasons:

— Stage 2 Translation fault.

— Stage 2 Access fault.

— Stage 2 Permission fault.

— Stage 2 Address size fault.

— Synchronous external abort on a stage 2 translation table walk.

**Synchronization requirements of the address translation instructions**

Where an instruction results in an update to a System register, as is the case with the AT ⃰ address translation instructions, explicit synchronization must be performed before the result is guaranteed to be visible to subsequent direct reads of the PAR_EL1.

**Note**

This is consistent with the AArch32 requirement, where the VA to PA translation instructions are executed as writes to the (coproc==0b1111) System register encoding space, and the effect of those writes to other registers require explicit synchronization before the result is guaranteed to be visible to subsequent instructions.
D4.3 VMSAv8-64 translation table format descriptors

In general, a descriptor is one of:

• An invalid or fault entry.
• A table entry, that points to the next-level translation table.
• A block entry, that defines the memory properties for the access.
• A reserved format.

Bit[1] of the descriptor indicates the descriptor type, and bit[0] indicates whether the descriptor is valid.

The following sections describe the ARMv8 translation table descriptor formats:

• VMSAv8-64 translation table level 0, level 1, and level 2 descriptor formats.
• ARMv8 translation table level 3 descriptor formats on page D4-1777.

Memory attribute fields in the VMSAv8-64 translation table format descriptors on page D4-1778 then gives more information about the descriptor attribute fields, and Control of Secure or Non-secure memory access on page D4-1782 describe how the NS and NSTable together control whether a memory access from Secure state accesses the Secure memory map or the Non-secure memory map.

D4.3.1 VMSAv8-64 translation table level 0, level 1, and level 2 descriptor formats

In the VMSAv8-64 translation table format, the difference in the formats of the level 0, level 1 and level 2 descriptors is:

• Whether a block entry is permitted.
• If a block entry is permitted, the size of the memory region described by that entry.

These differences depend on the translation granule, as follows:

4KB granule A level 0 descriptor does not support block translation.
A block entry:
• In a level 1 table describes the mapping of the associated 1GB input address range.
• In a level 2 table describes the mapping of the associated 2MB input address range.

16KB granule Level 0 and level 1 descriptors do not support block translation.
A block entry in a level 2 table describes the mapping of the associated 32MB input address range.

64KB granule Level 0 lookup is not supported.
A level 1 descriptor does not support block translation.
A block entry in a level 2 table describes the mapping of the associated 512MB input address range.

Figure D4-15 on page D4-1775 shows the ARMv8 level 0, level 1, and level 2 descriptor formats:
Figure D4-15 VMSAv8-64 level 0, level 1, and level 2 descriptor formats

**Descriptor encodings, ARMv8 level 0, level 1, and level 2 formats**

Descriptor bit[0] identifies whether the descriptor is valid, and is 1 for a valid descriptor. If a lookup returns an invalid descriptor, the associated input address is unmapped, and any attempt to access it generates a Translation fault.

Descriptor bit[1] identifies the descriptor type, and is encoded as:

0, Block  
The descriptor gives the base address of a block of memory, and the attributes for that memory region.

1, Table  
The descriptor gives the address of the next level of translation table, and for a stage 1 translation, some attributes for that translation.

The other fields in the valid descriptors are:

**Block descriptor**

Gives the base address and attributes of a block of memory, as follows:

**4KB translation granule**

- For a level 1 Block descriptor, bits[47:30] are bits[47:30] of the output address. This output address specifies a 1GB block of memory.
- For a level 2 descriptor, bits[47:21] are bits[47:21] of the output address. This output address specifies a 2MB block of memory.

**16KB translation granule**

For a level 2 Block descriptor, bits[47:25] are bits[47:25] of the output address. This output address specifies a 32MB block of memory.

**64KB translation granule**

For a level 2 Block descriptor, bits[47:29] are bits[47:29] of the output address. This output address specifies a 512MB block of memory.

Bits[63:52, 11:2] provide attributes for the target memory block, see **Memory attribute fields in the VMSAv8-64 translation table format descriptors** on page D4-1778. The position and contents of these bits are identical in the level 2 block descriptor and in the level 3 page descriptor.
Table descriptor

Gives the translation table address for the next-level lookup, as follows:

**4KB translation granule**

- Bits[47:12] are bits[47:12] of the address of the required next-level table, which is:
  - For a level 0 Table descriptor, the address of a level 1 table.
  - For a level 1 Table descriptor, the address of a level 2 table.
  - For a level 2 Table descriptor, the address of a level 3 table.
- Bits[11:0] of the table address are zero.

**16KB translation granule**

- Bits[47:14] are bits[47:14] of the address of the required next-level table, which is:
  - For a level 0 Table descriptor, the address of a level 1 table.
  - For a level 1 Table descriptor, the address of a level 2 table.
  - For a level 2 Table descriptor, the address of a level 3 table.
- Bits[13:0] of the table address are zero.

**64KB translation granule**

- Bits[47:16] are bits[47:16] of the address of the required next-level table, which is:
  - For a level 1 Table descriptor, the address of a level 2 table.
  - For a level 2 Table descriptor, the address of a level 3 table.
- Bits[15:0] of the table address are zero.

For a stage 1 translation only, bits[63:59] provide attributes for the next-level lookup, see Memory attribute fields in the VMSAv8-64 translation table format descriptors on page D4-1778.

If the translation table defines the Non-secure EL1&0 stage 1 translations, then the output address in the descriptor is the IPA of the target block or table. Otherwise, it is the PA of the target block or table.
D4.3.2 ARMv8 translation table level 3 descriptor formats

For the 4KB granule size, each entry in a level 3 table describes the mapping of the associated 4KB input address range.

For the 16KB granule size, each entry in a level 3 table describes the mapping of the associated 16KB input address range.

For the 64KB granule size, each entry in a level 3 table describes the mapping of the associated 64KB input address range.

Figure D4-16 shows the ARMv8 level 3 descriptor formats.

---

**Figure D4-16 VMSAv8-64 level 3 descriptor format**

Descriptor bit[0] identifies whether the descriptor is valid, and is 1 for a valid descriptor. If a lookup returns an invalid descriptor, the associated input address is unmapped, and any attempt to access it generates a Translation fault.

Descriptor bit[1] identifies the descriptor type, and is encoded as:

0, Reserved, invalid

Behaves identically to encodings with bit[0] set to 0.

This encoding must not be used in level 3 translation tables.

1, Page

Gives the address and attributes of a 4KB, 16KB, or 64KB page of memory.

At this level, the only valid format is the Page descriptor. The other fields in the Page descriptor are:

Page descriptor

Gives the output address of a page of memory, as follows:

- **4KB translation granule**
  
  Bits[47:12] are bits[47:12] of the output address for a page of memory.

- **16KB translation granule**
  

- **64KB translation granule**
  
  Bits[47:16] are bits[47:16] of the output address for a page of memory.

Bits[63:52, 11:2] provide attributes for the target memory page, see Memory attribute fields in the VMSAv8-64 translation table format descriptors on page D4-1778.
Note

The position and contents of bits[63:52, 11:2] are identical to bits[63:52, 11:2] in the level 0, level 1, and level 2 block descriptors.

For the Non-secure EL1&0 stage 1 translations, the output address in the descriptor is the IPA of the target page. Otherwise, it is the PA of the target page.

D4.3.3 Memory attribute fields in the VMSAv8-64 translation table format descriptors

Memory region attributes on page D4-1792 describes the region attribute fields. The following subsections summarize the descriptor attributes as follows:

Table descriptor

Table descriptors for stage 2 translations do not include any attribute field. For a summary of the attribute fields in a stage 1 table descriptor, that define the attributes for the next lookup level, see Next-level attributes in stage 1 VMSAv8-64 Table descriptors.

Block and page descriptors

These descriptors define memory attributes for the target block or page of memory. Stage 1 and stage 2 translations have some differences in these attributes, see:

- Attribute fields in stage 1 VMSAv8-64 Block and Page descriptors on page D4-1779
- Attribute fields in stage 2 VMSAv8-64 Block and Page descriptors on page D4-1781.

Next-level attributes in stage 1 VMSAv8-64 Table descriptors

In a Table descriptor for a stage 1 translation, bits[63:59] of the descriptor define the attributes for the next-level translation table access, and bits[58:52] are ignored:

Next-level descriptor attributes, stage 1 only

<table>
<thead>
<tr>
<th>63 62 61 60</th>
<th>59 58</th>
<th>52</th>
</tr>
</thead>
<tbody>
<tr>
<td>NSTable</td>
<td>APTable</td>
<td></td>
</tr>
<tr>
<td>UNXTable or XNTable †</td>
<td>PXNTable ‡</td>
<td></td>
</tr>
</tbody>
</table>

† UNXTable for a translation regime that supports two VA ranges, XNTable for other regimes.
‡ Regimes that support two VA ranges only, RES0 in the other regimes.

These attributes are:

NSTable, bit[63]

For memory accesses from Secure state, specifies the Security state for subsequent levels of lookup, see Hierarchical control of Secure or Non-secure memory accesses on page D4-1782.

For memory accesses from Non-secure state, including all accesses in the EL2 translation regime, this bit is RES0 and is ignored by the PE.

APTable, bits[62:61]

Access permissions limit for subsequent levels of lookup, see Hierarchical control of data access permissions on page D4-1785.

APTable[0] is RES0:

- In the EL2 translation regime.
- In the EL3 translation regime.
UXNTable or XNTable, bit[60]

XN limit for subsequent levels of lookup, see Hierarchical control of instruction fetching on page D4-1789.

The naming of this field depends on whether the stage 1 translation supports two VA ranges:

Two VA ranges supported

This field is UXNTable, and determines whether execution at EL0 of instructions fetched from the region identified at a lower level of lookup permitted.

Note

PXNTable is the equivalent control of execution at a higher Exception level.

One VA range supported

This field is XNTable.

PXNTable, bit[59]

PXN limit for subsequent levels of lookup, see Hierarchical control of instruction fetching on page D4-1789.

This field is valid only for a stage 1 translation that supports two VA ranges. It is RES0 for stage 1 translations that support only one VA range.

The definition of IGNORED means the architecture guarantees that the PE makes no use of the field, see IGNORED on page Glossary-5718. For more information about these fields see Other fields in the VMSAv8-64 translation table format descriptors on page D4-1795.

Attribute fields in stage 1 VMSAv8-64 Block and Page descriptors

In Block and Page descriptors, the memory attributes are split into an upper block and a lower block, as shown for a stage 1 translation:

Upper attributes

<table>
<thead>
<tr>
<th>63</th>
<th>59</th>
<th>58</th>
<th>55</th>
<th>54</th>
<th>53</th>
<th>52</th>
</tr>
</thead>
<tbody>
<tr>
<td>IGNORED</td>
<td>IGNORED</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reserved for software use

UXN or XN †

PXN ‡

Contiguous

Lower attributes

<table>
<thead>
<tr>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>nG</td>
<td>AF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SH[1:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AP[2:1]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AttrIndx[2:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

† UXN for a translation regime that supports two VA ranges, XN for the other regimes.

‡ Regimes that support two VA ranges only. RES0 in the other regimes.

For a stage 1 descriptor, the attributes are:

UXN or XN, bit[54]

The Execute-never bit. Determines whether the region is executable, see Access permissions for instruction execution on page D4-1786.

The naming of this field depends on whether the stage 1 translation supports two VA ranges:

Two VA ranges supported

This field is UXN (Unprivileged execute never), and determines whether execution at EL0 of instructions fetched from the region is permitted.

Note

PXN is the equivalent control of execution at a higher Exception level.
One VA range supported

This field is XN (Execute never).

PXN, bit[53] The Privileged execute-never bit. Determines whether the region is executable at EL1, see Access permissions for instruction execution on page D4-1786.

This field is valid only for a stage 1 translation that supports two VA ranges. It is RES0 for stage 1 translations that support only one VA range.

Contiguous, bit[52] A hint bit indicating that the translation table entry is one of a contiguous set or entries, that might be cached in a single TLB entry, see The Contiguous bit on page D4-1796.

nG, bit[11] The not global bit. If a lookup using this descriptor is cached in a TLB, determines whether the TLB entry applies to all ASID values, or only to the current ASID value. See Global and process-specific translation table entries on page D4-1812.

This field is valid only for a stage 1 translation that supports two VA ranges. It is RES0 for stage 1 translations that support only one VA range.


SH, bits[9:8] Shareability field, see Memory region attributes on page D4-1792.

AP[2:1], bits[7:6] Data Access Permissions bits, see Memory access control on page D4-1783.

Note The ARMv8 translation table descriptor format defines AP[2:1] as the Access Permissions bits, and does not define an AP[0] bit.

AP[1] is valid only for a stage 1 translation that supports two VA ranges. It is RES0 for stage 1 translations that support only one VA range.

NS, bit[5] Non-secure bit. For memory accesses from Secure state, specifies whether the output address is in the Secure or Non-secure address map, see Control of Secure or Non-secure memory access on page D4-1782.

For memory accesses from Non-secure state, including all accesses in the EL2 translation regime, this bit is RES0 and is ignored by the PE.

AttrIndx[2:0], bits[4:2] Stage 1 memory attributes index field, for the MAIR_ELx, see Stage 1 memory region type and Cacheability attributes on page D4-1792.

The definition of IGNORED means the architecture guarantees that the PE makes no use of the field, see IGNORED on page Glossary-5718. For more information about these fields see Other fields in the VMSAv8-64 translation table format descriptors on page D4-1795.
Attribute fields in stage 2 VMSAv8-64 Block and Page descriptors

In Block and Page descriptors, the memory attributes are split into an upper block and a lower block, as shown for a stage 2 translation:

![Attribute fields diagram]

For a stage 2 descriptor, the attributes are:

- **XN, bit[54]**: The Execute-never bit. Determines whether the region is executable, see *Access permissions for instruction execution* on page D4-1786.

- **Contiguous, bit[52]**: A hint bit indicating that the translation table entry is one of a contiguous set or entries, that might be cached in a single TLB entry, see *The Contiguous bit* on page D4-1796.

- **AF, bit[10]**: The Access flag, see *The Access flag* on page D4-1791.

- **SH, bits[9:8]**: Shareability field, see *The stage 2 memory region attributes, EL1&0 translation regime* on page D4-1794.

- **S2AP, bits[7:6]**: Stage 2 data Access Permissions bits, see *The S2AP data access permissions, Non-secure EL1&0 translation regime* on page D4-1785.

  **Note**

  In the original VMSAv7-32 Long-descriptor attribute definition, this field was called HAP[2:1], for consistency with the AP[2:1] field in the stage 1 descriptors and despite there being no HAP[0] bit. ARMv8 renames the field for greater clarity.

- **MemAttr, bits[5:2]**: Stage 2 memory attributes, see *The stage 2 memory region attributes, EL1&0 translation regime* on page D4-1794.

  The definition of IGNORED means the architecture guarantees that the PE makes no use of the field, see *IGNORED* on page Glossary-5718. For more information about these fields see *Other fields in the VMSAv8-64 translation table format descriptors* on page D4-1795.
D4.3.4 Control of Secure or Non-secure memory access

As this section describes, the NS bit in the translation table entries:

• For accesses from Secure state, if the translation table entry was held in secure memory, determines whether
  the access is to Secure or Non-secure memory.

• Is ignored by:
  — Accesses from Non-secure state.
  — Accesses from Secure state if the translation table entry was held in Non-secure memory.

In the VMSAv8-64 translation table format:

• The NS bit relates only to the memory block or page at the output address defined by the descriptor.

• The descriptors also include an NSTable bit, that affects accesses at lower levels of lookup, see Hierarchical
  control of Secure or Non-secure memory accesses.

The NS and NSTable bits are valid only for memory accesses from Secure state described by translation table
descriptors that are fetched from Secure memory, and:

• In the translation table descriptors in a Non-secure translation table, the NS and NSTable bits are SBZ.

• Memory accesses from Non-secure state, including all accesses from EL2, ignore the values of these bits.

In the Secure translation regimes, for translation table descriptors that are fetched from Secure memory, the NS bit
in a descriptor indicates whether the descriptor refers to the Secure or the Non-secure address map, as follows:

NS == 0  Access the Secure PA space.
NS == 1  Access the Non-secure PA space.

For Non-secure translation regimes, and for translation table descriptors fetched from Non-secure memory, the
 corresponding bit is RES0 and is ignored by the PE. The access is made to Non-secure memory, regardless of the
value of the bit.

Hierarchical control of Secure or Non-secure memory accesses

For VMSAv8-64 table descriptors for stage 1 translations, the descriptor includes an NSTable bit, that indicates
whether the table identified in the descriptor is in Secure or Non-secure memory. For accesses from Secure state,
the meaning of the NSTable bit is:

NSTable == 0  The defined table address is in the Secure PA space. In the descriptors in that translation table, NS
bits and NSTable bits have their defined meanings.

NSTable == 1  The defined table address is in the Non-secure PA space. Because this table is fetched from the
Non-secure address space, the NS and NSTable bits in the descriptors in this table must be ignored. This means that,
for this table:
  • The value of the NS bit in any block or page descriptor is ignored. The block or page address
    refers to Non-secure memory.
  • The value of the NSTable bit in any table descriptor is ignored, and the table address refers
    to Non-secure memory. When this table is accessed, the NS bit in any block or page
    descriptor is ignored, and all descriptors in the table refer to Non-secure memory.

In addition, an entry fetched in Secure state is treated as non-global if it is read from Non-secure memory. That is,
these entries must be treated as if nG==1, regardless of the value of the nG bit. For more information about the nG
bit, see Global and process-specific translation table entries on page D4-1812.

The effect of NSTable applies to later entries in the translation table walk, and so its effects can be held in one or
more TLB entries. Therefore a change to NSTable requires coarse-grained invalidation of the TLB to ensure that
the effect of the change is visible to subsequent memory transactions.
D4.4 Memory access control

The access control fields in the translation table descriptors determine whether the PE, in its current state, is permitted to perform the required access to the output address given in the translation table descriptor. If a translation stage does not permit the access then an MMU fault is generated for that translation stage, and no memory access is performed.

The following sections describe the memory access controls:

- *About access permissions.*
- *The data access permission controls on page D4-1784.*
- *Access permissions for instruction execution on page D4-1786.*
- *The Access flag on page D4-1791.*

--- Note ---

This section describes the access controls for each of the translation regimes, and for each stage of translation in the Non-secure EL1&0 translation regime.

A translation applies to memory accesses from either:

- Only a single Exception level, for example the EL3 translation regime.
- EL0 and one higher Exception level, for example the EL1&0 translation regime.

In addition to an output address, a translation table entry that refers to a page or region of memory includes fields that define properties of the target memory region. These fields can be classified as address map control, access control, and region attribute fields. *Control of Secure or Non-secure memory access on page D4-1782* describes the address map control, and *Memory region attributes on page D4-1792* describes the other fields.

D4.4.1 About access permissions

--- Note ---

This section gives a general description of memory access permissions. In an implementation that includes EL2, software executing at EL1 in Non-secure state can see only the access permissions defined by the Non-secure EL1&0 stage 1 translations. However, software executing at EL2 can modify these permissions. This modification is invisible to the Non-secure software executing at EL1 or EL0.

The access permission bits control access to the corresponding memory region. The VMSAv8-64 translation table format:

- In stage 1 translations, uses AP[2:1] to define the data access permissions, see *The AP[2:1] data access permissions, for stage 1 translations on page D4-1784.*

--- Note ---

The description of the access permission field as AP[2:1] is for consistency with the VMSAv8-32 Short-descriptor translation table format, see *The VMSAv8-32 Short-descriptor translation table format on page G4-4040.* The VMSAv8-64 translation table format does not define an AP[0] bit.

- In stage 2 translations, uses S2AP[1:0] to define the data access permissions, see *The S2AP data access permissions, Non-secure EL1&0 translation regime on page D4-1785.*

- Uses the UXN, XN and PXN bits to define access controls for instruction fetches, see *Access permissions for instruction execution on page D4-1786.*

An attempt to perform a memory access that the translation table access permission bits do not permit generates a Permission fault, for the corresponding stage of translation.
D4.4.2 The data access permission controls

The following subsubsections describe the data access permission controls:

- The AP[2:1] data access permissions, for stage 1 translations.
- The S2AP data access permissions, Non-secure EL1&0 translation regime on page D4-1785.
- Hierarchical control of data access permissions on page D4-1785.

The AP[2:1] data access permissions, for stage 1 translations

In VMSAv8-64, for a translation regime that applies to both EL0 and a higher Exception level, the AP[2:1] bits control the stage 1 data access permissions, and:

- AP[2] Selects between read-only and read/write access.
- AP[1] Selects between Application level (EL0) control and the higher Exception level control.

This provides four permission settings for data accesses:

- Read-only at all levels.
- Read/write at all levels.
- Read-only at the higher Exception level, no access by software executing at EL0.
- Read/write at the higher Exception level, no access by software executing at EL0.

Note

In ARMv8.0, the only translation regime that applies to EL0 and a higher Exception level is the EL1&0 translation regime.

For translation regimes that apply only to accesses from a single Exception level, AP[2] determines the stage 1 data access permissions, and AP[1] is RES1, meaning it is ignored by hardware and is treated as if it is 1.

Table D4-29 shows the meaning of the AP[2:1] field for stage 1 of a translation regime that applies to both EL0 and a higher Exception level. In this table, an entry of None indicates that any access from that Exception level faults.

<table>
<thead>
<tr>
<th>AP[2:1]</th>
<th>Access from higher Exception level</th>
<th>Access from EL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Read/write</td>
<td>None</td>
</tr>
<tr>
<td>01</td>
<td>Read/write</td>
<td>Read/write</td>
</tr>
<tr>
<td>10</td>
<td>Read-only</td>
<td>None</td>
</tr>
<tr>
<td>11</td>
<td>Read-only</td>
<td>Read-only</td>
</tr>
</tbody>
</table>

For the Non-secure EL1&0 translation regime:

- The stage 2 translation also defines data access permissions, see The S2AP data access permissions, Non-secure EL1&0 translation regime on page D4-1785.

- When both stages of translation are enabled, Combining the stage 1 and stage 2 data access permissions on page D4-1797 describes how these permissions are combined.
Table D4-30 shows the effect of the AP[2] field for stage 1 of a translation regime that applies to only a single Exception level.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read/write</td>
</tr>
<tr>
<td>1</td>
<td>Read-only</td>
</tr>
</tbody>
</table>

The S2AP data access permissions, Non-secure EL1&0 translation regime

In the Non-secure EL1&0 translation regime, when stage 2 address translation is enabled, the S2AP field in the stage 2 translation table descriptors define the data access permissions as Table D4-31 shows. In this table, an entry of None indicates that any access generates a Permission fault.

<table>
<thead>
<tr>
<th>S2AP</th>
<th>Access from Non-secure EL1 or Non-secure EL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>None</td>
</tr>
<tr>
<td>01</td>
<td>Read-only</td>
</tr>
<tr>
<td>10</td>
<td>Write-only</td>
</tr>
<tr>
<td>11</td>
<td>Read/write</td>
</tr>
</tbody>
</table>

The S2AP access permissions make no distinction between Non-secure accesses from EL1 and Non-secure accesses from EL0. However, when both stages of address translation are enabled, these permissions are combined with the stage 1 access permissions defined by AP[2:1], see Combining the stage 1 and stage 2 data access permissions on page D4-1797.

Combining the stage 1 and stage 2 attributes, Non-secure EL1&0 translation regime on page D4-1797 gives more information about the use of the stage 1 and stage 2 access permissions in an implementation of virtualization.

Hierarchical control of data access permissions

The VMSAv8-64 translation table format includes mechanisms by which entries at one level of translation table lookup can set limits on the permitted entries at subsequent levels of lookup. This subsection describes how these controls apply to the data access permissions.

Note

Similar hierarchical controls apply to instruction fetching, see Hierarchical control of instruction fetching on page D4-1789.

The restrictions apply only to subsequent levels of lookup for the same stage of translation. The APTable[1:0] field restricts the access permissions, as Table D4-32 shows.

As stated in the table footnote, for a translation regime that applies to only a single Exception level, APTable[0] is RES0, meaning it is ignored by the hardware.

<table>
<thead>
<tr>
<th>APTable[1:0]</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No effect on permissions in subsequent levels of lookup.</td>
</tr>
</tbody>
</table>
Note

The APTable[1:0] settings are combined with the translation table access permissions in the translation table descriptors accessed in subsequent levels of lookup. They do not restrict or change the values entered in those descriptors.

The VMSA v8-64 provides APTable[1:0] control only for stage 1 translations. The corresponding bits are RES0 in the stage 2 translation table descriptors.

The effect of APTable applies to later entries in the translation table walk, and so its effects can be held in one or more TLB entries. Therefore, a change to APTable requires coarse-grained invalidation of the TLB to ensure that the effect of the change is visible to subsequent memory transactions.

D4.4.3 Access permissions for instruction execution

Execute-never controls determine whether instructions can be executed from a memory region. These controls are:

UXN, Unprivileged execute never

Descriptor bit[54], defined as UXN only for stage 1 of any translation regime that applies to EL0 and a higher Exception level.

PXN, Privileged execute never

Descriptor bit[53], used only for stage 1 of the any translation regime that applies to EL0 and a higher Exception level:

- For stage 1 of a translation regime that applies to only a single Exception level the descriptors define a PXN bit that is RES0, meaning it is ignored by hardware.
- For stage 2 of the Non-secure EL1&0 translation regime, descriptor bit[53] is RES0, meaning it is ignored by hardware.

XN, Execute never

Descriptor bit[54], defined as XN for:

- Stage 1 of any translation regime that applies to only a single Exception level.
- Stage 2 of the EL1&0 translation regime.

Note

In ARMv8.0, the only translation regime that applies to EL0 and a higher Exception level is the EL1&0 translation regime.
Each of these fields is set to 1 to indicate that instructions cannot be executed from the target memory region. In addition:

- For a translation regime that applies to EL0 and a higher Exception level, if the value of the AP[2:1] bits is 001, permitting write access from EL0, then the PXN bit is treated as if it has the value 1, regardless of its actual value.

- In the Non-secure EL1&0 translation regime, a region is execute-never if the value of the applicable execute-never field is 1 in one or both of:
  - The stage 1 translation table descriptor.
  - The stage 2 translation table descriptor.

- For each translation regime, if the value of the corresponding SCTLR_ELx.WXN bit is 1 then any memory region that is writable is treated as XN, regardless of the value of the corresponding UXN, XN, or PXN bit. For more information see Preventing execution from writable locations on page D4-1790.

- The SCR_EL3.SIF bit prevents execution in Secure state of any instruction fetched from Non-secure memory, see Restriction on Secure instruction fetch on page D4-1791.

The execute-never controls apply to speculative instruction fetching, meaning speculative instruction fetch from a memory region that is execute-never at the current Exception level is prohibited.

--- Note ---

- Although the execute-never controls apply to speculative fetching, on a speculative instruction fetch from an execute-never location, no Permission fault is generated unless the PE attempts to execute the instruction that would have been fetched from that location. This means that, if a speculative fetch from an execute-never location is attempted, but there is no attempt to execute the corresponding instruction, a Permission fault is not generated.

- The software that defines a translation table must mark any region of memory that is read-sensitive as execute-never, to avoid the possibility of a speculative fetch accessing the memory region. This means it must mark any memory region that corresponds to a read-sensitive peripheral as execute-never. Hardware does not prevent speculative accesses to a region of any Device memory type unless that region is also marked as execute-never for all Exception levels from which it can be accessed.

- When no stage of address translation for the translation regime is enabled, memory regions cannot have UXN, XN, or PXN attributes assigned. Behavior of instruction fetches when all associated stages of translation are disabled on page D4-1768 describes how disabling all stages of address translation affects instruction fetching.

The following subsubsections describe the data access permission controls:

- Stage 1 instruction access and execution permissions.
- Stage 2 instruction execution permissions on page D4-1789.
- Hierarchical control of instruction fetching on page D4-1789.
- Preventing execution from writable locations on page D4-1790.
- Restriction on Secure instruction fetch on page D4-1791.

### Stage 1 instruction access and execution permissions

Table D4-33 on page D4-1788 and Table D4-34 on page D4-1789 include the AP[2:1] read and write permissions shown in Table D4-29 on page D4-1784 and Table D4-30 on page D4-1785. These permissions are shown as:

- **R** Indicates Read permission granted.
- **W** Indicates Write permission granted.
Table D4-33 shows the stage 1 access permissions for instruction execution when using a translation regime that applies to EL0 and a higher Exception level.

Table D4-33 Stage 1 access permissions for instruction execution for a translation regime that applies to EL0 and a higher Exception level

<table>
<thead>
<tr>
<th>UXN</th>
<th>PXN</th>
<th>AP[2:1]</th>
<th>SCTLR_ELx.WXNa</th>
<th>Access from higher Exception level</th>
<th>Access from EL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>0</td>
<td>R, W, Executable</td>
<td>Executable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>R, W, Not executable(^b)</td>
<td>Executable</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>R, W, Not executable(^c)</td>
<td>R, W, Executable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>R, W, Not executable(^d)</td>
<td>R, W, Not executable(^d)</td>
</tr>
<tr>
<td>10</td>
<td>x</td>
<td></td>
<td>R, Executable</td>
<td></td>
<td>Executable</td>
</tr>
<tr>
<td>11</td>
<td>x</td>
<td></td>
<td>R, Executable</td>
<td></td>
<td>R, Executable</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>00</td>
<td>x</td>
<td>R, W, Not executable</td>
<td>Executable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>R, W, Not executable</td>
<td>R, W, Executable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>R, W, Not executable(^d)</td>
<td>R, W, Not executable(^d)</td>
</tr>
<tr>
<td>10</td>
<td>x</td>
<td></td>
<td>R, Not executable</td>
<td></td>
<td>Executable</td>
</tr>
<tr>
<td>11</td>
<td>x</td>
<td></td>
<td>R, Not executable</td>
<td></td>
<td>R, Executable</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>0</td>
<td>R, W, Executable</td>
<td>Not executable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>R, W, Not executable(^b)</td>
<td>Not executable</td>
</tr>
<tr>
<td>01</td>
<td>x</td>
<td></td>
<td>R, W, Not executable(^c)</td>
<td>R, W, Not executable</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>x</td>
<td></td>
<td>R, Executable</td>
<td></td>
<td>Not executable</td>
</tr>
<tr>
<td>11</td>
<td>x</td>
<td></td>
<td>R, Executable</td>
<td></td>
<td>R, Not executable</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>x</td>
<td>R, W, Not executable</td>
<td>Not executable</td>
</tr>
<tr>
<td>01</td>
<td>x</td>
<td></td>
<td>R, W, Not executable</td>
<td>R, W, Not executable</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>x</td>
<td></td>
<td>R, Not executable</td>
<td></td>
<td>Not executable</td>
</tr>
<tr>
<td>11</td>
<td>x</td>
<td></td>
<td>R, Not executable</td>
<td></td>
<td>R, Not executable</td>
</tr>
</tbody>
</table>

\(^{a}\) Where ELx is the higher Exception level to which the translation regime applies.

\(^{b}\) Not executable because of SCTLR_ELx.WXN control, because region is writable at ELx.

\(^{c}\) Not executable, because AArch64 execution treats all regions writable at EL0 as being PXN.

\(^{d}\) Not executable because of SCTLR_ELx.WXN control, because region is writable at EL0.
Table D4-34 shows the stage 1 access permissions for instruction execution when using a translation regime that applies to only a single Exception level.

Table D4-34 Access permissions for instruction execution for a translation regime that applies to only a single Exception level

<table>
<thead>
<tr>
<th>XN</th>
<th>AP[2]</th>
<th>SCTLR_ELx.WXNa</th>
<th>Access permission</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>R, W, Executable</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>R, W, Not executableb</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td></td>
<td>R, Executable</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>x</td>
<td>R, W, Not executable</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>x</td>
<td>R, Not executable</td>
</tr>
</tbody>
</table>

a. Where ELx is the higher Exception level to which the translation regime applies.
b. Not executable because of the SCTLR_ELx.WXN control, because region is writable at ELx.

---

A Note

The Access permissions for an AArch64 translation regime that applies to only a single Exception level are consistent with the following fields in the translation table entries being treated as shown:

- AP treated as RES1.
- APTable[0] treated as RES0.
- PXN treated as RES0.
- PXNTable treated as RES0.

---

Stage 2 instruction execution permissions

For the Non-secure EL1&0 stage 2 translation, the XN bit in the stage 2 translation table descriptors controls the execution permission, and this control is completely independent of the S2AP access permissions.

Table D4-35 Access permissions for instruction execution for stage 2 of the Non-secure EL1&0 translation regime,

<table>
<thead>
<tr>
<th>XN</th>
<th>Access from Non-secure EL1 or Non-secure EL0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Executable</td>
</tr>
<tr>
<td>1</td>
<td>Not executable</td>
</tr>
</tbody>
</table>

The stage 2 XN access permissions make no distinction between Non-secure accesses from EL1 and Non-secure accesses from EL0. However, when both stages of address translation are enabled, these permissions are combined with the stage 1 access permissions defined at stage 1 of the translation, see Combining the stage 1 and stage 2 instruction execution permissions on page D4-1798.

Hierarchical control of instruction fetching

The VMSAv8-64 translation table format includes mechanisms by which entries at one level of translation table lookup can set limits on the permitted entries at subsequent levels of lookup. This subsection describes how these controls apply to the instruction fetching controls.
Similar hierarchical controls apply to data accesses, see *Hierarchical control of data access permissions* on page D4-1785.

The restrictions apply only to subsequent levels of lookup at the same stage of translation, and:

- **UXNTable or XNTable** restricts the execute-never control:
  - When the value of the XNTable bit is 1, the XN bit is treated as 1 in all subsequent levels of lookup, regardless of its actual value.
  - When the value of the UXNTable bit is 1, the UXN bit is treated as 1 in all subsequent levels of lookup, regardless of its actual value.
  - When the value of a UXNTable or XNTable bit is 0 the bit has no effect.

- For a translation regime that applies to EL0 and a higher Exception level, **PXNTable** restricts the PXN control:
  - When the value of PXNTable is 1, the PXN bit is treated as 1 in all subsequent levels of lookup, regardless of the actual value of the bit.
  - When the value of PXNTable is 0 it has no effect.

**Note**

The UXNTable, XNTable, and PXNTable settings are combined with the UXN, XN, and PXN bits in the translation table descriptors accessed at subsequent levels of lookup. They do not restrict or change the values entered in those descriptors.

The UXNTable, XNTable, and PXNTable controls are provided only for stage 1 translations. The corresponding bits are RES0 in the stage 2 translation table descriptors.

The effect of UXNTable, XNTable, or PXNTable applies to later entries in the translation table walk, and so its effects can be held in one or more TLB entries. Therefore, a change to UXNTable, XNTable, or PXNTable requires coarse-grained invalidation of the TLB to ensure that the effect of the change is visible to subsequent memory transactions.

**Preventing execution from writable locations**

ARMv8 provides control bits that, when corresponding stage 1 address translation is enabled, force writable memory to be treated as UXN, PXN, or XN, regardless of the value of the UXN, PXN, or XN bit:

- For a translation regime that applies to EL0 and a higher Exception value, when the value of the applicable SCTLR_ELx.WXN field is 1:
  - All regions that are writable from EL0 at stage 1 of the address translation are treated as UXN.
  - All regions that are writable from EL1 at stage 1 of the address translation are treated as PXN.

- For a translation regime that applies to only a single Exception level, when the value of the applicable SCTLR_ELx.WXN field is 1, all regions that are writable at stage 1 of the address translation are treated as XN.

**Note**

- The SCTLR_ELx.WXN controls are intended to be used in systems with very high security requirements.

- Setting a WXN bit to 1 changes the interpretation of the translation table entry, overriding a zero value of a UXN, XN, or PXN field. It does not cause any change to the translation table entry.
For any given virtual machine, ARM expects WXN to remain static in normal operation. In particular, it is IMPLEMENTATION DEFINED whether TLB entries associated with a particular VMID reflect the effect of the values of these fields. This means that any change of these fields without a corresponding change of VMID might require synchronization and TLB invalidation, as described in TLB maintenance requirements and the TLB maintenance instructions on page D4-1815.

**Restriction on Secure instruction fetch**

EL3 provides a Secure instruction fetch bit, SCR_EL3.SIF. When the value of this bit is 1, and execution is using the EL3 translation regime or the Secure EL1 translation regime, any attempt to execute an instruction fetched from Non-secure physical memory causes a Permission fault. TLB entries might reflect the value of this bit, and therefore any change to the value of this bit requires synchronization and TLB invalidation, as described in TLB maintenance requirements and the TLB maintenance instructions on page D4-1815.

**D4.4.4 The Access flag**

The Access flag indicates when a page or section of memory is accessed for the first time since the Access flag in the corresponding translation table descriptor was set to 0.

The AF bit in the translation table descriptors is the Access flag.

In ARMv8.0, the Access flag is managed by software as described in Software management of the Access flag.

**Software management of the Access flag**

ARMv8.0 requires that software manages the Access flag. This means an Access flag fault is generated whenever an attempt is made to read into the TLB a translation table descriptor entry for which the value of Access flag is 0.

The Access flag mechanism expects that, when an Access flag fault occurs, software resets the Access flag to 1 in the translation table entry that caused the fault. This prevents the fault occurring the next time that memory location is accessed. Entries with the Access flag set to 0 are never held in the TLB, meaning software does not have to flush the entry from the TLB after setting the flag.

--- Note

If a system incorporates components that can autonomously update translation table entries that are shared with the ARM PE, then the software must be aware of the possibility that such components can update the access flag autonomously.

In such a system, system software should perform any changes of translation table entries with an Access flag of 0, other than changes to the Access flag value, by using an Load-Exclusive/Store-Exclusive loop, to allow for the possibility of simultaneous updates.

---
D4.5 Memory region attributes

The memory region attribute fields control the memory type, accesses to the caches, and whether the memory region is Shareable and therefore is coherent. This section also describes some additional translation table fields, that this manual groups with the memory region attributes.

In the EL1&0 translation regime, each enabled stage of address translation assigns memory region attributes, as described in this section. When both stages of translation are enabled, Combining the stage 1 and stage 2 attributes, Non-secure EL1&0 translation regime on page D4-1797 describes how the assignments from the two stages are combined.

--- Note ---

In a virtualization implementation, a hypervisor, executing at EL2, might usefully:

• Reduce the permitted cacheability of a region.
• Increase the required shareability of a region.

The combining of attributes from stage 1 and stage 2 translations supports both of these options.

--- Note ---

The following sections describe these attributes:

• The stage 1 memory region attributes.
• The stage 2 memory region attributes, EL1&0 translation regime on page D4-1794.
• Other fields in the VMSAv8-64 translation table format descriptors on page D4-1795.

--- Note ---

This section describes the memory region attributes for each of the translation regimes, and for each stage of translation in the Non-secure EL1&0 translation regime.

A translation applies to memory accesses from either:

• Only a single Exception level, for example the EL3 translation regime.
• EL0 and one higher Exception level, for example the EL1&0 translation regime.

In general, attribute assignment is simpler in a regime that applies to only a single Exception level, and in these regimes behavior is consistent with fields in the translation tables being treated as follows:

• AP[1] is RES1, meaning the PE ignores the value of the bit and behaves as if it is 1.
• APTable[0] is RES0, meaning the PE ignores the value of the bit and behaves as if it is 0.
• The PXN field is RES0, meaning the PE ignores the value of the bit and behaves as if it is 0.
• The PXNTable bit is RES0, meaning the PE ignores the value of the bit and behaves as if it is 0.

D4.5.1 The stage 1 memory region attributes

The description of the memory region attributes in a translation descriptor divides into:

Memory type and Cacheability

These are described indirectly, by registers referenced by bits in the table descriptor. This is described as remapping the memory type and attribute description. Stage 1 memory region type and Cacheability attributes describes this encoding.

Shareability

The SH[1:0] field in the translation table descriptor encodes shareability information. Stage 1 Shareability attribute, for Normal memory on page D4-1793 describes this encoding.

Stage 1 memory region type and Cacheability attributes

In the VMSAv8-64 translation table format, the AttrIndx[2:0] field in a block or page translation table descriptor for a stage 1 translation indicates the 8-bit field in the MAIR_ELx that specifies the attributes for the corresponding memory region. The required field is Atrtn, where n = AttrIndx[2:0]. For more information about AttrIndx[2:0] see Attribute fields in stage 1 VMSAv8-64 Block and Page descriptors on page D4-1779.
--- Note ---

Each MAIR_ELx is a 64-bit register that is architecturally mapped to a pair of AArch32 registers. See the MAIR_ELx register descriptions for more information.

Each MAIR_ELx.Attrn field defines, for the corresponding memory region:

- The memory type, Device or Normal.
- For Device memory, the Device memory type, one of:
  - Device-nGnRnE.
  - Device-nGnRE.
  - Device-nGRE.
  - Device-GRE.
- For Normal memory:
  - The inner and outer cacheability, Non-cacheable, Write-Through, or Write-Back
  - For Write-Through Cacheable and Write-Back Cacheable regions, the Read-Allocate and Write-Allocate policy hints, each of which is Allocate or No Allocate, and the Transient allocation hints, if supported.

For more information about the memory type and attributes, see Memory types and attributes on page B2-94 and Cacheability, cache allocation hints, and cache transient hints on page D3-1695.

Stage 1 Shareability attribute, for Normal memory

When using the VMSAv8-64 translation table format, the SH[1:0] field in a block or page translation table descriptor specifies the Shareability attributes of the corresponding memory region. Table D4-36 shows the encoding of this field.

Table D4-36 SH[1:0] field encoding for Normal memory, VMSAv8-64 translation table format

<table>
<thead>
<tr>
<th>SH[1:0]</th>
<th>Normal memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Non-shareable</td>
</tr>
<tr>
<td>01</td>
<td>Reserved, CONSTRAINED UNPREDICTABLEa</td>
</tr>
<tr>
<td>10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>11</td>
<td>Inner Shareable</td>
</tr>
</tbody>
</table>

a. See Reserved values in System and memory-mapped registers and translation table entries on page K1-5492 for the permitted CONSTRAINED UNPREDICTABLE behavior.

--- Note ---

The shareability field is only relevant if the memory is a Normal Cacheable memory type. All Device and Normal Non-cacheable memory regions are always treated as Outer Shareable, regardless of the translation table shareability attributes.

See Combining the stage 1 and stage 2 shareability attributes for Normal memory on page D4-1799 for constraints on the Shareability attributes of a Normal memory region that is Inner Non-cacheable, Outer Non-cacheable.
D4.5.2 The stage 2 memory region attributes, EL1&0 translation regime

In the stage 2 translation table descriptors for memory regions and pages, the MemAttr[3:0] and SH[1:0] fields describe the stage 2 memory region attributes:

- **Stage 2 memory region type and Cacheability attributes** describes how the MemAttr[3:0] field defines these attributes.
- The SH[1:0] field in the translation table descriptor encodes shareability information. **Stage 2 Shareability attribute, for Normal memory on page D4-1795** describes this encoding.

The following sections describe how, when both stages of address translation are enabled, the memory region attributes assigned at stage 2 of the translation are combined with those assigned at stage 1:

- **Combining the stage 1 and stage 2 memory type attributes on page D4-1798.**
- **Combining the stage 1 and stage 2 cacheability attributes for Normal memory on page D4-1799.**
- **Combining the stage 1 and stage 2 shareability attributes for Normal memory on page D4-1799.**

### Stage 2 memory region type and Cacheability attributes

**Table D4-37 VMSAv8-64 MemAttr[3:2] encoding, stage 2 translation**

<table>
<thead>
<tr>
<th>MemAttr[3:2]</th>
<th>Memory type</th>
<th>Outer cacheability</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Device</td>
<td>Not applicable</td>
</tr>
<tr>
<td>01</td>
<td>Normal</td>
<td>Outer Non-cacheable</td>
</tr>
<tr>
<td>10</td>
<td>Normal</td>
<td>Outer Write-Through Cacheable</td>
</tr>
<tr>
<td>11</td>
<td>Normal</td>
<td>Outer Write-Back Cacheable</td>
</tr>
</tbody>
</table>

The encoding of MemAttr[1:0] depends on the Memory type indicated by MemAttr[3:2]:

- When MemAttr[3:2] == 0b00, indicating Device memory, **Table D4-38 shows the encoding of MemAttr[1:0].**

<table>
<thead>
<tr>
<th>MemAttr[1:0]</th>
<th>Meaning when MemAttr[3:2] == 0b00</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Region is Device-nGnRnE memory</td>
</tr>
<tr>
<td>01</td>
<td>Region is Device-nGnRE memory</td>
</tr>
<tr>
<td>10</td>
<td>Region is Device-nGRE memory</td>
</tr>
<tr>
<td>11</td>
<td>Region is Device-GRE memory</td>
</tr>
</tbody>
</table>

- When MemAttr[3:2] != 0b00, indicating Normal memory, **Table D4-39 shows the encoding of MemAttr[1:0].**

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Reserved, CONSTRAINED UNPREDICTABLE*</td>
</tr>
</tbody>
</table>
**Note**

- The stage 2 translation does not assign any allocation hints.
- The following stage 2 translation table attribute settings leave the stage 1 settings unchanged:
  - MemAttr[1:0] == 0b11, Inner Write-Back Cacheable.

### Stage 2 Shareability attribute, for Normal memory

When using the VMSAv8-64 translation table format, the SH[1:0] field in a block or page translation table descriptor specifies the Shareability attributes of the corresponding memory region. **Table D4-40** shows the encoding of this field.

<table>
<thead>
<tr>
<th>SH[1:0]</th>
<th>Normal memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Non-shareable</td>
</tr>
<tr>
<td>01</td>
<td>Reserved, CONSTRAINED UNPREDICTABLE(^a)</td>
</tr>
<tr>
<td>10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>11</td>
<td>Inner Shareable</td>
</tr>
</tbody>
</table>

\(^a\) See [Reserved values in System and memory-mapped registers and translation table entries](#) on page K1-5492 for the permitted CONSTRAINED UNPREDICTABLE behavior.

See [Combining the stage 1 and stage 2 shareability attributes for Normal memory](#) on page D4-1799 for constraints on the Shareability attributes of a Normal memory region that is Inner Non-cacheable, Outer Non-cacheable.

### D4.5.3 Other fields in the VMSAv8-64 translation table format descriptors

The following subsections describe the other fields in the translation table block and page descriptors:

- The [Contiguous bit](#) on page D4-1796.
- [IGNORED fields](#) on page D4-1796.
- [Field reserved for software use](#) on page D4-1797.
The Contiguous bit

When the value of the Contiguous bit is 1, it indicates that the entry is one of a number of adjacent translation table entries that point to a contiguous output address range. The required number of adjacent entries depends on the current translation granule size, as follows:

4KB granule 16 adjacent translation table entries point to a contiguous output address range that has the same permissions and attributes. These 16 entries must be aligned in the translation table. If accessing a full-sized 4KB translation table, this means that the top 5 of the 9 input addresses bits that index the descriptor positions in the translation table are the same for all of the entries.

The contiguous output address range must be aligned to size of 16 translation table entries at the same translation table level.

16KB granule This bit indicates that adjacent translation table entries point to contiguous output address range that has the same permissions and attributes. With the 16KB granule, the number of contiguous entries indicated by setting this bit to 1 depends on the lookup level of the translation table:

Level 2 lookup The bit indicates 32 contiguous entries, giving a 1GB block of memory. These entries must be aligned in the translation table. When accessing a full-sized 16KB translation table, this means the top 6 of the 11 input addresses bits that index the descriptor positions in the translation table are the same for all of the entries.

The contiguous output address range must be aligned to size of 32 translation table entries at the same translation table level.

Level 3 lookup The bit indicates 128 contiguous entries, giving a 2MB block of memory. These entries must be aligned in the translation table. When accessing a full-sized 16KB translation table, this means the top 4 of the 11 input addresses bits that index the descriptor positions in the translation table are the same for all of the entries.

The contiguous output address range must be aligned to size of 128 translation table entries at the same translation table level.

64KB granule 32 adjacent translation table entries point to a contiguous output address range that has the same permissions and attributes. These 32 entries must be aligned in the translation table. If accessing a full-sized 64KB translation table, this means that the top 8 of the 13 input addresses bits that index the descriptor positions in the translation table are the same for all of the entries.

The contiguous output address range must be aligned to size of 32 translation table entries at the same translation table level.

Setting this bit to 1 means that the TLB can cache a single entry to cover the contiguous translation table entries.

This section defines the requirements for programming the Contiguous bit. Possible translation table registers programming errors on page D4-1762 describes the effect of not meeting these requirements.

The architecture does not require a PE to cache TLB entries in this way. To avoid TLB coherency issues, any TLB maintenance by address must not assume any optimization of the TLB tables that might result from use of the Contiguous bit.

TLB maintenance must be performed based on the size of the underlying translation table entries, to avoid TLB coherency issues.

IGNORED fields

In the VMSAv8-64 translation table descriptors, the following fields are identified as IGNORED, meaning the architecture guarantees that a PE makes no use of these fields:

- In the stage 1 table descriptors, bits[58:52].
- In the stage 1 and stage 2 block and page descriptors, bits[63:59] and bits[58:55].
Of these fields:

- In the stage 1 and stage 2 block and page descriptors, bits[58:55] are reserved for software use, see Field reserved for software use.
- In the stage 2 block and page descriptors, bits[63:60] are reserved for use by a System MMU control.

**Field reserved for software use**

The architecture reserves a 4-bit IGNORED field in the Block and Page table descriptors, bits[58:55], for software use. The definition of IGNORED means the architecture guarantees that hardware makes no use of this field.

---

**D4.5.4 Combining the stage 1 and stage 2 attributes, Non-secure EL1&0 translation regime**

The Non-secure EL1&0 translation regime comprises two stage of translation, each of which can be enabled independently:

- Stage 1 translation is configured and controlled from EL1. When enabled, stage 1 translation can define access permissions independently for access from EL0 and for accesses from EL1. Stage 1 MMU faults are taken to EL1.
- When stage 2 translation is enabled, the stage 2 access controls defined at EL2:
  - Affect only the Non-secure stage 1 access permissions settings.
  - Take no account of whether the accesses are at EL1 or EL0.
  - Permit software executing at EL2 to assign a write-only attribute to a memory region.
  Stage 2 MMU faults are taken to EL2.

---

**Note**

In an implementation of virtualization, the attributes defined in the stage 2 translation tables mean a hypervisor can define additional access restrictions to those defined by a Guest OS in the stage 1 translation tables. For a particular access, the actual access permission is the more restrictive of the permissions defined by:

- The Guest OS, in the stage 1 translation tables.
- The hypervisor, in the stage 2 translation tables.

The effects of the combination of attributes defined by the Hypervisor are functionally transparent to the Guest OS.

**Combining the stage 1 and stage 2 data access permissions**

When both stages of translation are enabled, the following access permissions are combined:

- The stage 1 permissions described in The AP[2:1] data access permissions, for stage 1 translations on page D4-1784.
- The stage 2 permissions described in The S2AP data access permissions, Non-secure EL1&0 translation regime on page D4-1785.

The stage 1 and stage 2 permissions are combined as follows:

1. If an access is not permitted by the stage 1 permissions, then it generates a Stage 1 Permission fault, regardless of the stage 2 permissions.
2. If an access is permitted by the stage 1 permissions, but is not permitted by the stage 2 Permissions, then it generates a Stage 2 Permission fault.
3. If an access is permitted by both the stage 1 permissions and the stage 2 permissions, then it does not generate a Permission fault.

**Combining the stage 1 and stage 2 instruction execution permissions**

When both stages of translation are enabled, the following access permissions are combined:

- The stage 1 permissions described in *Stage 1 instruction access and execution permissions on page D4-1787*.
- The stage 2 permissions described in *Stage 2 instruction execution permissions on page D4-1789*.

The stage 1 and stage 2 permissions are combined as follows:

1. If an instruction fetch is not permitted by the stage 1 permissions, then it generates a Stage 1 Permission fault, regardless of the stage 2 permissions.
2. If an instruction fetch is permitted by the stage 1 permissions, but is not permitted by the stage 2 Permissions, then it generates a Stage 2 Permission fault.
3. If an instruction fetch is permitted by both the stage 1 permissions and the stage 2 permissions, then it does not generate a Permission fault.

**Combining the stage 1 and stage 2 memory type attributes**

Table D4-41 shows the rules for combining the stage 1 and stage 2 memory type assignments.

<table>
<thead>
<tr>
<th>Rule</th>
<th>If either stage of translation assigns:</th>
<th>The resultant memory type is:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device has precedence over Normal</td>
<td>Any Device memory type</td>
<td>A Device memory type</td>
</tr>
<tr>
<td>Non-Gathering has precedence over Gathering</td>
<td>A Device-nGxx memory type</td>
<td>A Device-nGxx memory type</td>
</tr>
<tr>
<td>Non-Reordering has precedence over Reordering</td>
<td>A Device-nGnRx memory type</td>
<td>A Device-nGnRx memory type</td>
</tr>
<tr>
<td>No Early write acknowledge has precedence over Early write acknowledge</td>
<td>The Device-nGnRnE memory type</td>
<td>The Device-nGnRnE memory type</td>
</tr>
</tbody>
</table>

Regardless of any shareability attribute obtained as described in *Combining the stage 1 and stage 2 shareability attributes for Normal memory on page D4-1799*:

- Any location for which the resultant memory type is any type of Device memory is always treated as Outer Shareable.
- Any location for which the resultant memory type is Normal Inner Non-cacheable, Outer Non-cacheable is always treated as Outer Shareable.

For information about how the cacheability attribute is obtained from the attributes assigned at each stage of translation see *Combining the stage 1 and stage 2 cacheability attributes for Normal memory on page D4-1799*.

The combining of the memory type attributes from the two stages of translation means a translation table walk for stage 1 translation can be made to a type of Device memory. If this occurs then:

- If the value of HCR_EL2.PTW is 0, then the translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be done speculatively.
- If the value of HCR_EL2.PTW is 1, then the memory access generates a stage 2 Permission fault.
Combining the stage 1 and stage 2 cacheability attributes for Normal memory

For a Normal memory region, Table D4-42 shows how the stage 1 and stage 2 cacheability assignments are combined. This combination applies, independently, for the Inner cacheability and Outer cacheability attributes.

Table D4-42 Combining the stage 1 and stage 2 cacheability assignments for Normal memory

<table>
<thead>
<tr>
<th>Assignment in stage 1</th>
<th>Assignment in stage 2</th>
<th>Resultant cacheability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-cacheable</td>
<td>Any</td>
<td>Non-cacheable</td>
</tr>
<tr>
<td>Any</td>
<td>Non-cacheable</td>
<td>Non-cacheable</td>
</tr>
<tr>
<td>Write-Through Cacheable</td>
<td>Write-Through or Write-Back Cacheable</td>
<td>Write-Through Cacheable</td>
</tr>
<tr>
<td>Write-Through or Write-Back Cacheable</td>
<td>Write-Through Cacheable</td>
<td>Write-Through Cacheable</td>
</tr>
<tr>
<td>Write-Back Cacheable</td>
<td>Write-Back Cacheable</td>
<td>Write-Back Cacheable</td>
</tr>
</tbody>
</table>

Combining the stage 1 and stage 2 shareability attributes for Normal memory

A memory region is treated as Outer Shareable, regardless of any shareability assignments at either stage of translation, if either:

- The resultant memory type attribute, described in Combining the stage 1 and stage 2 memory type attributes on page D4-1798, is any type of Device memory.

- The resultant memory type attribute, described in Combining the stage 1 and stage 2 memory type attributes on page D4-1798, is Normal memory, and the resultant cacheability, described in Combining the stage 1 and stage 2 cacheability attributes for Normal memory, is Inner Non-cacheable, Outer Non-cacheable.

For a memory region with a resultant memory type attribute of Normal, that is not Inner Non-cacheable, Outer Non-cacheable, Table D4-43 shows how the stage 1 and stage 2 shareability assignments are combined.

Table D4-43 Combining the stage 1 and stage 2 Shareability assignments for Normal memory

<table>
<thead>
<tr>
<th>Assignment in stage 1</th>
<th>Assignment in stage 2</th>
<th>Resultant shareability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outer Shareable</td>
<td>Any</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>Inner Shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>Non-shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>Inner Shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>Non-shareable</td>
<td>Non-shareable</td>
</tr>
</tbody>
</table>

a. Applies only if the Normal memory is not Inner Non-cacheable, Outer Non-cacheable, see text.
D4.6 MMU faults

In a VMSAv8-64 implementation, the following mechanisms cause a PE to take an exception on a failed memory access:

**Debug exception**
An exception caused by the debug configuration, see Chapter D2 AArch64 Self-hosted Debug.

**Alignment fault**
An Alignment fault is generated if the address used for a memory access does not have the required alignment for the operation. For more information see Alignment support on page B2-76.

**MMU fault**
An MMU fault is a fault generated by the fault checking sequence for the current translation regime. The remainder of this section describes MMU faults.

**External abort**
Any memory system fault other than a Debug exception, an Alignment fault, or an MMU fault.

Collectively, these mechanisms are called aborts.

In AArch64 state MMU faults are synchronous exceptions that are reported as either:
- Data Aborts.
- Instruction Aborts

**Note**
Instruction Aborts report any synchronous memory abort on an instruction fetch.

External aborts can be reported synchronously or asynchronously. Asynchronous external aborts are reported using the SError interrupt. For more information, see External aborts on page D3-1714.

An access that causes an abort is said to be aborted, and uses the Fault Address Registers (FARs) and Exception Syndrome Registers (ESRs) to record context information.

For more information, see Synchronous exception types, routing and priorities on page D1-1547.

The Exception level that the MMU fault is taken to depends on the translation regime that generated the fault. The fault context saved in the appropriate ESR_ELx, where ELx is the Exception level that the fault is taken to, is dependent on whether:
- The MMU fault is due to an Instruction or Data Abort.
- The exception is taken from the same or a lower Exception level.

Software stepping, which is a debug feature, and a PC alignment fault exception are the only exceptions that are higher priority than an Instruction Abort. Only watchpoints are at a lower priority than Data Aborts in the exception priority hierarchy. For more information see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548.

The following sections describe the abort mechanisms:
- Types of MMU faults on page D4-1801.
- The MMU fault-checking sequence on page D4-1803.
- AArch64 state prioritization of synchronous aborts from a single stage of address translation on page D4-1807.
- Pseudocode description of the MMU faults on page D4-1809.
D4.6.1 Types of MMU faults

This section describes the faults that might be detected during one of the fault-checking sequences described in The MMU fault-checking sequence on page D4-1803. The following list includes all the types of exceptions that can occur:

- Alignment fault on a data access, see Alignment support on page B2-76.
- Permission fault, see Permission fault.
- Translation fault, see Translation fault on page D4-1802.
- Address size fault, see Address size fault on page D4-1802.
- Synchronous external abort on a translation table walk, see External abort on a translation table walk on page D4-1802.
- Access flag fault, see Access flag fault on page D4-1803.
- TLB conflict abort, see TLB conflict aborts on page D4-1814.

When an MMU fault generates an abort for a region of memory, no memory access is made if that region is or could be marked as Device.

The following subsections describe the MMU faults that are not described elsewhere this Manual.

Permission fault

A Permission fault can be generated at any level of lookup, and the reported fault code identifies the lookup level. See About access permissions on page D4-1783 for information about conditions that cause a Permission fault.

A TLB might hold a translation table entry that cause a Permission fault. Therefore, if the handling of a Permission fault results in an update to the associated translation tables, the software that updates the translation tables must invalidate the appropriate TLB entry, to prevent the stale information in the TLB being used on a subsequent memory access.

This maintenance requirement applies to Permission faults in both stage 1 and stage 2 translations.

Cache maintenance instructions cannot generate Permission faults, except that:

- A stage 1 translation table walk performed as part of a cache maintenance instruction can generate a stage 2 Permission fault as described in Stage 2 fault on a stage 1 translation table walk on page D4-1806.

- When the value of SCTLR_EL1.UCI is 1, enabling EL0 execution of the DC CVAU, DC CVAC, DC CIVAC, and IC IVAU instructions:
  - Executing a DC CVAU, DC CVAC, or DC CIVAC instruction at EL0 to a location that does not have read permission at EL0 generates a Permission fault.
  - It is IMPLEMENTATION DEFINED whether executing an IC IVAU instruction at EL0 to a location that does not have read permission at EL0 generates a Permission fault.

- A DC IVAC instruction requires write permission to the address it invalidates, otherwise it generates a Permission fault.

  — Execution of the DCIMVAC instruction in AArch32 state does not have this write permission requirement.
  — When Non-secure EL1&0 stage 2 address translation is enabled, a DC IVAC instruction executed in Non-secure state operates as a DC CIVAC instruction, as described in Effects of virtualization and security on the cache maintenance instructions on page D3-1707.

The Data Cache Zero instruction, DC ZVA, operates as set of stores to each byte within the block being accessed, and therefore it generates a Permission fault if the translation system does not permit writes to these locations.
Translation fault

A Translation fault can be generated at any level of lookup, and the reported fault code identifies the lookup level. A Translation fault is generated if bits[1:0] of a translation table descriptor identify the descriptor as either a Fault encoding or a reserved encoding. For more information see VMSAv8-64 translation table format descriptors on page D4-1774.

In addition, a Translation fault is generated if the input address for a translation either does not map onto an address range of a TTBR, or the TTBR range that it maps onto is disabled. In these cases the fault is reported as a level 0 Translation fault on the translation stage at which the mapping to a region described by a TTBR failed.

A data or unified cache maintenance by VA instruction can generate a Translation fault. It is IMPLEMENTATION DEFINED whether an instruction cache invalidate by VA operation can generate a Translation fault.

The architecture guarantees that any translation table entry that causes a Translation fault is not cached, meaning the TLB never holds such an entry. Therefore, when a Translation fault occurs, the fault handler does not have to perform any TLB maintenance instructions to remove the faulting entry.

Address size fault

An Address size fault can be generated at any level of lookup.

An Address size fault is generated if one of the following has nonzero address bits above the output address size, for the current stage of translation:

• The TTBR used for the translation.
• A translation table entry.
• The output address of the translation.

For an Address size fault generated because the TTBR used for the translation has nonzero address bits above the output address size, the reported fault code indicates a fault at level 0. Otherwise, the reported fault code indicates the lookup level at which the fault occurred.

A data or unified cache maintenance by VA instruction can generate an Address size fault. It is IMPLEMENTATION DEFINED whether an instruction cache invalidate by VA instruction can generate an Address size fault.

The architecture guarantees that any translation table entry that causes an Address size fault is not cached, meaning the TLB never holds such an entry. Therefore, when an Address size fault occurs, the fault handler does not have to perform any TLB maintenance instructions to remove the faulting entry.

For more information on Address size faults, see Output address size on page D4-1732.

External abort on a translation table walk

An external abort on a translation table walk can be either synchronous or asynchronous. An external abort on a translation table walk is reported:

• If the external abort is synchronous, using:
  — A synchronous Instruction Abort exception if the translation table walk is for an instruction fetch.
  — A synchronous Data Abort exception if the translation table walk is for a data access.

• If the external abort is asynchronous, using the SError interrupt exception.

Behavior of external aborts on a translation table walk caused by address translation instructions

The address translation instructions summarized in Address translation instructions, functional group on page G4-4204 require translation table walks. An external abort can occur in the translation table walk. This is reported as follows:

• If the external abort is synchronous, using a synchronous Data Abort exception.
• If the external abort is asynchronous, using the SError interrupt exception.

For more information, see Synchronous faults generated by address translation instructions on page D4-1772.
Access flag fault

An Access flag fault can be generated at any level of lookup, and the reported fault code identifies the lookup level. An Access flag fault is generated only if a translation table descriptor with the Access flag bit set to 0 is used.

For more information about the Access flag bit, see VMSAv8-64 translation table format descriptors on page D4-1774.

The architecture guarantees that any translation table entry that causes an Access flag fault is not cached, meaning the TLB never holds such an entry. Therefore, when an Access flag fault occurs, the fault handler does not have to execute any TLB maintenance instructions to remove the faulting entry.

Whether any cache maintenance by VA instructions can generate Access flag faults is IMPLEMENTATION DEFINED.

For more information, see The Access flag on page D4-1791.

D4.6.2 The MMU fault-checking sequence

This section describes the MMU checks made for the memory accesses required for instruction fetches and for explicit memory accesses:

• If an instruction fetch faults it generates an Instruction Abort.
• If an data memory access faults it generates a Data Abort.

MMU fault checking is performed for each stage of address translation.

The fault-checking sequence shows a translation from an Input address to an Output address. For more information about this terminology, see About address translation and supported input address ranges on page D4-1728.

Note

The descriptions in this section do not include the possibility that the attempted address translation generates a TLB conflict abort, as described in TLB conflict aborts on page D4-1814.

Types of MMU faults on page D4-1801 describes the faults that an MMU fault-checking sequence can report.

Figure D4-17 on page D4-1804 shows the process of fetching a descriptor from the translation table. For the top-level fetch for any translation, the descriptor is fetched only if the input address passes any required alignment check. As the figure shows, if the translation is stage 1 of the Non-secure EL1&0 translation regime, then the descriptor address is in the IPA address space, and is subject to a stage 2 translation to obtain the required PA. This stage 2 translation requires a recursive entry to the fault checking sequence.
Figure D4-17 Fetching the descriptor in a VMSAv8-64 translation table walk

Figure D4-18 on page D4-1805 shows the full VMSA fault checking sequence, including the alignment check on the initial access.
Figure D4-18 VMSAv8-64 fault checking sequence

1 Is the access subject to an alignment check?
2 Does the address map to a TTBR?
3 Not permitted at the lowest lookup level
4 Fault any unaligned access to Device memory

‡ See Fetching the descriptor flowchart
† Links to and from Fetching the descriptor flowchart

See 3
See 4
See 1
See 2

A1†
Input address
Alignment check?
Yes
No
Check address alignment
No
Misaligned?
Yes
Alignment fault
No
No
Translatable?
Yes
Translation fault
Get translation table base address
Yes
Yes
Translatable?
No
Translation fault
Address size valid?
No
Yes
No
Fetcher descriptor ‡
Descriptor valid?
Yes
No
Translation fault
Address size valid?
No
Yes
Table entry?
No
Yes
See 3
See 4
Check access permissions
Yes
Alignment valid?
No
Alignment fault
Permission fault
Output address
A2†
Stage 2 fault on a stage 1 translation table walk

On performing a translation table walk for the stage 1 translations, the descriptor addresses must be translated from IPA to PA, using a stage 2 translation. This means that a memory access made as part of a stage 1 translation table lookup might generate, on a stage 2 translation:

- A Translation fault, Access flag fault, or Permission fault.
- A synchronous external abort on the memory access.

If SCR_EL3.EA is set to 1, a synchronous external abort is taken to EL3. Otherwise, these faults are reported as stage 2 memory aborts. ESR_EL2.ISS[7] is set to 1, to indicate a stage 2 fault during a stage 1 translation table walk, and the part of the ISS field that might contain details of the instruction is invalid. For more information see Use of the ESR_EL1, ESR_EL2, and ESR_EL3 on page D1-1523.

Alternatively, a memory access made as part of a stage 1 translation table lookup might target an area of memory with the Device attribute assigned on the stage 2 translation of the address accessed. When the HCR_EL2.PTW bit is set to 1, such an access generates a stage 2 Permission fault.

--- Note ---

On most systems, such a mapping to Device memory on the stage 2 translation is likely to indicate a Guest OS error, where the stage 1 translation table is corrupted. Therefore, it is appropriate to trap this access to the hypervisor.

---

A TLB might hold entries that depend on the effect of HCR_EL2.PTW. Therefore, if HCR_EL2.PTW is changed without changing the current VMID, the TLBs must be invalidated before executing in Non-secure EL1 or Non-secure EL0 state. For more information see Changing HCR_EL2.PTW on page D4-1828.

A cache maintenance instruction executed at Non-secure EL1 can cause a stage 1 translation table walk that might generate a stage 2 Permission fault, as described in this section. This is an exception to the general rule that a cache maintenance instruction cannot generate a Permission fault.

The level associated with MMU faults

For MMU faults, Table D4-44 shows how the LL bits in the ESR_ELx.STATUS fields encode the lookup level associated with the fault.

Table D4-44 Use of LL bits to encode the lookup level at which the fault occurred

<table>
<thead>
<tr>
<th>LL bits</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Level 0 of translation or translation table base register.</td>
</tr>
<tr>
<td>01</td>
<td>Level 1.</td>
</tr>
<tr>
<td>10</td>
<td>Level 2.</td>
</tr>
<tr>
<td>11</td>
<td>Level 3. When xFSR.STATUS indicates a Domain fault, this value is reserved.</td>
</tr>
</tbody>
</table>

The lookup level associated with a fault is:

- For a fault generated on a translation table walk, the lookup level of the walk being performed.
- For a Translation fault, the lookup level of the translation table that gave the fault. If a fault occurs because a stage of address translation is disabled, or because the input address is outside the range specified by the appropriate base address register or registers, the fault is reported as a level 1 fault.
- For an Access flag fault, the lookup level of the translation table that gave the fault.
- For a Permission fault, including a Permission fault caused by hierarchical permissions, the lookup level of the final level of translation table accessed for the translation. That is, the lookup level of the translation table that returned a Block or Page descriptor.

Also see Synchronous external aborts from address translation caching structures on page D4-1808.
D4.6.3 AArch64 state prioritization of synchronous aborts from a single stage of address translation

Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 describes the prioritization of exceptions taken to an Exception level that is using AArch64. This section gives additional information about the prioritization of MMU faults from VMSAv8-64 translation regimes.

Note

The priority numbering in this list only shows the relative priorities of aborts from a single stage of address translation in a VMSAv8-64 translation regime. This numbering has no global significance and, for example, does not correlate with the equivalent AArch32 list in AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120.

For a single stage of translation in a VMSAv8-64 translation regime, the following numbered list shows the priority of the possible memory management faults on a memory access. In this list:

• For memory accesses that undergo two stages of translation, the italic entries show where the faults from the stage 2 translation can occur. A stage 2 fault within a stage 1 translation table walk follows the same prioritization of faults:
• For synchronous external aborts from translation table walks see also Synchronous external aborts from address translation caching structures on page D4-1808.

The priority order, from highest priority to lowest priority, is:

1. Alignment fault not caused by memory type. This is possible for a stage 1 translation only.
2. Translation fault due to the input address being out of the address range to be translated or requiring a TTBR that is disabled. This includes VTCR_EL2.SL0 being inconsistent with VTCR_EL2.T0SZ or programmed to a reserved value.
3. Address size fault on a TTBR caused by either:
   • The check on TCR_EL1.IPS, TCR_EL2.PS, TCR_EL3.PS, or VTCR_EL2.PS.
   • The PA being out of the range implemented.
4. Second stage abort on a level 0 lookup of a a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the PA being out of the range implemented. This is second stage abort during a first stage translation table walk.
5. Synchronous parity or ECC error on a level 0 lookup of a translation table walk.
6. Synchronous external abort on a level 0 lookup level of a translation table walk.
7. Translation fault on a level 0 translation table entry.
8. Address Size fault a level 0 lookup translation table entry caused by either:
   • The check on TCR_EL1.IPS, TCR_EL2.PS, TCR_EL3.PS, or VTCR_EL2.PS.
   • The output address being out of the range implemented.
9. Second stage abort on a level 1 lookup of a a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the PA being out of the range implemented. This is second stage abort during a first stage translation table walk.
10. Synchronous parity or ECC error on a level 1 lookup of a translation table walk.
11. Synchronous external abort on a level 1 lookup level of a translation table walk.
12. Translation fault on a level 1 translation table entry.
13. Address size fault on a level 1 lookup translation table entry caused by either:
   • The check on TCR_EL1.IPS, TCR_EL2.PS, TCR_EL3.PS, or VTCR_EL2.PS.
   • The output address being out of the range implemented.
14. Second stage abort on a level 2 lookup of a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the PA being out of the range implemented. This is second stage abort during a first stage translation table walk.

15. Synchronous parity or ECC error on a level 2 lookup of a translation table walk.

16. Synchronous external abort on a level 2 lookup level of a translation table walk.

17. Translation fault on a level 2 translation table entry.

18. Address size fault on a level 2 lookup translation table entry caused by either:
   • The check on TCR_EL1.IPS, TCR_EL2.PS, TCR_EL3.PS, or VTCR_EL2.PS.
   • The output address being out of the range implemented.

19. Second stage abort on a level 3 lookup of a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the PA being out of the range implemented. This is second stage abort during a first stage translation table walk.

20. Synchronous parity or ECC error on a level 3 lookup of a translation table walk.

21. Synchronous external abort on a level 3 lookup level of a translation table walk.

22. Translation fault on a level 3 translation table entry.

23. Address size fault on a level 3 lookup translation table entry caused by either:
   • The check on TCR_EL1.IPS, TCR_EL2.PS, TCR_EL3.PS, or VTCR_EL2.PS.
   • The output address being out of the range implemented.


25. Alignment fault caused by the memory type.

26. Permission fault.

27. A fault from the stage 2 translation of the memory access. When stage 2 address translation is enabled this includes an Address size fault caused by the PA being out of the range implemented.

28. Synchronous parity or ECC error on the memory access.

29. Synchronous External Abort on the memory access.

—— Note ——
• The prioritization of TLB Conflict aborts is IMPLEMENTATION DEFINED, as the exact cause of these aborts depends on the form of TLBs implemented. However, the TLB conflict abort must have higher priority than any abort that depends on a value held in the TLB.

• The prioritization of IMPLEMENTATION DEFINED MMU faults for a Load-Exclusive or Store-Exclusive to an unsupported memory type is IMPLEMENTATION DEFINED.

Synchronous external aborts from address translation caching structures

A caching structure used for caching translation table walks might support:
• An arbitrary number of levels of translation table lookup.
• One or more stages of translation, that might not correspond to the stages of an address translation lookup.

This might mean that, on a synchronous external aborts arising from the caching structure, including parity or ECC errors, the PE cannot precisely determine one or both of the translation stage and level of lookup at which the error occurred. In this case:
• If the PE cannot determine precisely the translation stage at which the error occurred, it is reported and prioritized as a stage 1 error.
• If the PE cannot determine precisely the lookup level at which the error occurred, the level is reported and prioritized as either:
  — The lowest-numbered level that could have given rise to the error.
  — Level 0 if it the PE cannot determine any information about the level.

D4.6.4 Pseudocode description of the MMU faults

The following functions generate fault records that describe MMU faults:

• AArch64.AccessFlagFault().
• AArch64.AddressSizeFault().
• AArch64.PermissionFault().
• AArch64.TranslationFault().

Abort exceptions on page D3-1719 describes how fault records are used.
D4.7 Translation Lookaside Buffers (TLBs)

Translation Lookaside Buffers (TLBs) reduce the average cost of a memory access by caching the results of translation table walks. TLBs behave as caches of the translation table information, and the VMSA provides TLB maintenance instructions for the management of TLB contents.

Note

The ARM architecture permits TLBs to hold any translation table entry that does not directly cause a Translation fault, an Address size fault, or an Access flag fault.

The following sections describe the architectural requirements for Translation Lookaside Buffers (TLBs) and their maintenance:

• Use of ASIDs and VMIDs to reduce TLB maintenance requirements.
• About ARMv8 Translation Lookaside Buffers (TLBs) on page D4-1811.
• TLB maintenance requirements and the TLB maintenance instructions on page D4-1815.

In these descriptions, TLB entries for a translation regime for a particular Exception level are out of context when executing at a higher Exception level.

D4.7.1 Use of ASIDs and VMIDs to reduce TLB maintenance requirements

To reduce the need for TLB maintenance on context switches, the lookups from some translation regimes can be associated with an ASID, or with an ASID and a VMID, as follows:

ASIDs

For stage 1 translations that support two VA ranges the VMSA can distinguish between Global pages and Process-specific pages. The Address Space Identifier (ASID) identifies pages associated with a specific process and provides a mechanism for changing process-specific tables without having to maintain the TLB structures.

For these stage 1 translations, each of TTBR0_ELx and TTBR1_ELx has a valid ASID field, and TCR_ELx.A1 determines which of these holds the current ASID.

Note

The selected ASID applies regardless of which set of translation tables are used. For example, when the value of TCR_ELx.A1 is 0, any translation table lookup using this stage of translation is associated with the ASID from TTBR0_ELx.ASID, regardless of whether the translation lookup uses TTBR0_ELx or TTBR1_ELx.

See also ASID size on page D4-1811 and Global and process-specific translation table entries on page D4-1812.

For a symmetric multiprocessor cluster where a single operating system is running on the set of processing elements, the ARM architecture requires all ASID values to be assigned uniquely within any single Inner Shareable domain. In other words, each ASID value must have the same meaning to all processing elements in the system.

VMIDs

For the Non-secure EL1&0 translation regime, the virtual machine identifier (VMID) identifies the current virtual machine, with its own independent ASID space. The TLB entries include this VMID information, meaning TLBs do not require explicit invalidation when changing from one virtual machine to another, if the virtual machines have different VMIDs.

VTTBR_EL2.VMID holds the current VMID.
ASID size

In VMSAv8-64, the ASID size is an IMPLEMENTATION DEFINED choice of 8 bits or 16 bits, and ID_AA64MMFR0_EL1.ASIDBits identifies the supported size. When an implementation supports a 16-bit ASID, TCR_ELx.AS selects whether the top 8 bits of the ASID are used. When the value of TCR_ELx.AS is 0, ASID[15:8]:

- Are ignored by hardware for every purpose other than direct reads of TTBR0_ELx.ASID and TTBR1_ELx.ASID.
- Are treated as if they are all zeros when used for allocating and matching entries in the TLB.

Note

VMSAv8-32 uses an 8-bit ASID. For backwards compatibility, when executing using translations controlled from an Exception level that is using AArch32, the ASID size remains at 8 bits. If the implementation supports 16-bit ASIDs, the 8-bit ASID used is zero-extended to 16 bits.

D4.7.2 About ARMv8 Translation Lookaside Buffers (TLBs)

Translation Lookaside Buffers (TLBs) are an implementation technique that caches translations or translation table entries. TLBs avoid the requirement for every memory access to perform a translation table walk in memory. The ARM architecture does not specify the exact form of the TLB structures for any design. In a similar way to the requirements for caches, the architecture only defines certain principles for TLBs:

- The architecture has a concept of an entry locked down in the TLB. The method by which lockdown is achieved is IMPLEMENTATION DEFINED, and an implementation might not support lockdown.
- The architecture does not guarantee that an unlocked TLB entry remains in the TLB.
- The architecture guarantees that a locked TLB entry remains in the TLB. However, a locked TLB entry might be updated by subsequent updates to the translation tables. Therefore, when a change is made to the translation tables, the architecture does not guarantee that a locked TLB entry remains incoherent with an entry in the translation table.
- The architecture guarantees that a translation table entry that generates a Translation fault, an Address size fault, or an Access flag fault is not held in the TLB. However a translation table entry that generates a Permission fault might be held in the TLB.
- When address translation is enabled, any translation table entry that does not generate a Translation fault, an Address size fault, or an Access flag fault and is not from a translation regime for an Exception level that is lower than the current Exception level can be allocated to a TLB at any time. The only translation table entries guaranteed not to be held in a TLB are those that generate a Translation fault, an Address size fault, or an Access flag fault.

Note

A TLB can hold a translation table entry that does not itself generate a Translation fault but that points to a subsequent table in the translation table walk. This is referred to as intermediate caching of TLB entries.

- Software can rely on the fact that between disabling and re-enabling a stage of address translation, entries in the TLB relating to that stage of translation have not have been corrupted to give incorrect translations.

The following sections give more information about TLB implementation:

- Global and process-specific translation table entries on page D4-1812.
- TLB matching on page D4-1812.
- TLB behavior at reset on page D4-1813.
- TLB lockdown on page D4-1813.
- TLB conflict aborts on page D4-1814.

See also TLB maintenance requirements and the TLB maintenance instructions on page D4-1815.
Global and process-specific translation table entries

In a VMSA implementation, system software can divide the virtual memory map used by a stage of translation that supports two VA ranges into global and non-global regions, indicated by the nG bit in the translation table descriptors:

- **nG == 0** The translation is global, meaning the region is available for all processes.
- **nG == 1** The translation is non-global, or process-specific, meaning it relates to the current ASID, as defined by:
  - TTBR0_ELx.ASID, if the value of TCR_ELx.A1 is 0.
  - TTBR1_ELx.ASID, if the value of TCR_ELx.A1 is 01.

As indicated by the nG field definitions, each non-global region has an associated ASID. These identifiers mean different translation table mappings can co-exist in a caching structure such as a TLB. This means that software can create a new mapping of a non-global memory region without removing previous mappings.

--- Note ---

- The selected ASID applies to the translation of any address for which the value of the nG bit is 1, regardless of whether the address is translated based on TTBR0_EL1 or on TTBR1_EL1.
- In ARMv8.0, the only stage of translation that supports two VA ranges is stage 1 of the EL1&0 translation regime.

ASIDs are supported only by stage 1 translations that support two VA ranges. Stage 2 translations, and stage 1 translations that support only a single VA range do not support ASIDs, and all descriptors in these regimes are treated as global.

In a translation regime that supports global and non-global translations, translation table entries from lookup levels other than the final level of lookup are treated as being non-global, regardless of the value of the nG bit.

When a PE is using the VMSAv8-64 translation table format, and is in Secure state, a translation must be treated as non-global, regardless of the value of the nG bit, if NSTable is set to 1 at any level of the translation table walk.

For more information see Control of Secure or Non-secure memory access on page D4-1782.

**TLB matching**

A TLB is a hardware caching structure for translation table information. Like other hardware caching structures, it is mostly invisible to software. However, there are some situations where it can become visible. These are associated with coherency problems caused by an update to the translation table that has not been reflected in the TLB. Use of the TLB maintenance instructions described in TLB maintenance requirements and the TLB maintenance instructions on page D4-1815 can prevent any TLB incoherency becoming a problem.

A particular case where the presence of the TLB can become visible is if the translation table entries that are in use under a particular ASID and VMID are changed without suitable invalidation of the TLB. This can occur only if the architecturally-required break-before-make sequence described in Using break-before-make when updating translation table entries on page D4-1816 is not used. If the break-before make sequence is not used, the TLB can hold two mappings for the same address, and this:

- Might generate an exception that is reported using the TLB conflict fault code, see TLB conflict aborts on page D4-1814.
- Might lead to CONSTRAINED UNPREDICTABLE behavior. In this case, behavior will be consistent with one of the mappings held in the TLB, or with some amalgamation of the values held in the TLB, but cannot give access to regions of memory with permissions or attributes that could not be assigned by valid translation table entries in the translation regime being used for the access. For more information see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5480.
TLB behavior at reset

The ARM architecture does not require a reset to invalidate the TLBs. The architecture recognizes that an implementation might require caches, including TLBs, to maintain their contents over a system reset. Possible reasons for doing so include power management and debug requirements.

Therefore, for ARMv8:

• All TLBs reset to an IMPLEMENTATION DEFINED state that might be UNKNOWN.
• All TLBs are disabled from reset. All stages of address translation are disabled from reset, and the contents of the TLBs have no effect on address translation. For more information see Controlling address translation stages on page D4-1729.
• An implementation can require the use of a specific TLB invalidation routine, to invalidate the TLB arrays before they are enabled after a reset. The exact form of this routine is IMPLEMENTATION DEFINED, but if an invalidation routine is required it must be documented clearly as part of the documentation of the device. ARM recommends that if an invalidation routine is required for this purpose, the routine is based on the TLB maintenance instructions described in TLB maintenance instructions on page D4-1817.

Similar rules apply to cache behavior, see Behavior of caches at reset on page D3-1698.

TLB lockdown

The ARM architecture recognizes that any TLB lockdown scheme is heavily dependent on the microarchitecture, making it inappropriate to define a common mechanism across all implementations. This means that:

• VMSAv8-64 does not require TLB lockdown support.
• If TLB lockdown support is implemented, the lockdown mechanism is IMPLEMENTATION DEFINED. However, key properties of the interaction of lockdown with the architecture must be documented as part of the implementation documentation.

This means that a region of the system instruction encoding space is reserved for IMPLEMENTATION DEFINED functions, see Reserved encodings for IMPLEMENTATION DEFINED registers on page C5-291. An implementation might use some of these encodings to implement TLB lockdown functions. These functions might include:

• Unlock all locked TLB entries.
• Preload into a specific level of TLB. This is beyond the scope of the PLI and PL0 hint instructions.

In an implementation that includes EL2, exceptions generated as a result of TLB lockdown when executing in Non-secure EL1 or Non-secure EL0 state can be routed to either:

• Non-secure EL1, as a Data Abort exception.
• Non-secure EL2, as a Hyp Trap exception.

For more information, see Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page D1-1577.
TLB conflict aborts

If an address matches multiple entries in the TLB, it is IMPLEMENTATION DEFINED whether a TLB conflict abort is generated.

--- Note ---
An address can hit multiple entries in the TLB if the TLB has been invalidated inappropriately, for example if TLB invalidation required by the architecture has not been performed.

---

An implementation can generate TLB conflict aborts on either or both instruction fetches and data accesses. A TLB conflict abort:

- On an instruction fetch is reported as an Instruction abort, see ISS encoding for an exception from an Instruction Abort on page D7-1953.
- On a data access is reported as a Data abort, see ISS encoding for an exception from a Data Abort on page D7-1955.

ARMv8 defines the fault status encoding of 0b110000 for TLB conflict aborts. On a TLB conflict abort, the returned syndrome includes the address that generated the fault. That is, it includes the address that was being looked up in the TLB.

It is IMPLEMENTATION DEFINED whether a TLB conflict abort is a stage 1 abort or a stage 2 abort.

--- Note ---
A stage 2 abort cannot be generated if stage 2 of the Non-secure EL1&0 translation regime is disabled.

---

The priority of the TLB conflict abort is IMPLEMENTATION DEFINED, because it depends on the form of a TLB that can generate the abort. However, the TLB conflict abort must have higher priority than any abort that depends on a value held in the TLB.

If an address matches multiple entries in the TLB and no TLB conflict abort is generated, the resulting behavior is CONSTRAINED UNPREDICTABLE, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5480. The CONSTRAINED UNPREDICTABLE behavior must not permit access to regions of memory with permissions or attributes that mean they cannot be accessed in the current Security state at the current Exception level.
D4.8 TLB maintenance requirements and the TLB maintenance instructions

Translation Lookaside Buffers (TLBs) are an implementation mechanism that caches translations or translation table entries. The ARM architecture does not specify the form of any TLB structures, but defines the mechanisms by which TLBs can be maintained. The following sections describe the VMSA TLB maintenance instructions:

- General TLB maintenance requirements.
- TLB maintenance instructions on page D4-1817.

See also:
- Maintenance requirements on changing System register values on page D4-1828.
- Atomicity of register changes on changing virtual machine on page D4-1735.

D4.8.1 General TLB maintenance requirements

TLB maintenance instructions provide a mechanism for invalidating entries from TLB caching structures to ensure that changes to the translation tables are reflected correctly in those TLB caching structures.

The architecture permits the caching of any translation table entry that has been returned from memory without a fault, provided that the entry does not, itself, cause a Translation fault, an Address size fault, or an Access Flag fault. This means that the entries that can be cached include:

- Entries in translation tables that point to subsequent tables to be used in that stage of translation.
- Stage 2 translation table entries used as part of a stage 1 translation table walk
- Stage 2 translation table entries used to translate the output address of the stage 1 translation.

Such entries might be held in intermediate TLB caching structures that are used during a translation table walk and that are distinct from the data caches in that they are not required to be invalidated as the result of writes of the data. The architecture makes no restriction of the form of these intermediate TLB caching structures.

The architecture does not intend to restrict the form of TLB caching structures used for holding translation table entries, and in particular for translation regimes that involve two stages of translation, it is recognized that such caching structures might contain:

- Entries containing information from stage 1 translation table entries, at any level of the translation table walk.
- Entries containing information from stage 2 translation table entries, at any level of the translation table walk.
- Entries that combine information from stage 1 and stage 2 translation table entries, at any level of the translation table walk.

Note

For the purpose of TLB maintenance, the term TLB entry denotes any structure, including temporary working registers in translation table walk hardware, that holds a translation table entry.

Where a TLB maintenance instruction is:

- Required to apply to stage 1 entries, then it must apply to any cached entries in caching structures that include any stage 1 information that are used to translate the address being invalidated.

Note

- Where stage 1 information has been cached in multiple TLB entries, as could occur from splintering a page when caching in the TLB, then the invalidation must apply to each cached entry containing stage 1 information from the page that is used to translate the address being invalidated, regardless of whether or not that cached entry would be used to translate the address being invalidated.

- As stated in Global and process-specific translation table entries on page D4-1812, translation table entries from levels of translation other than the final level are treated as being non-global. ARM expects that, in at least some implementations, cached copies of levels of the translation table walk other than the last level are tagged with their ASID, regardless of whether the final level is global. This means that TLB invalidations that involve the ASID require the ASID to match such entries to perform the required invalidation.
The AArch64 Virtual Memory System Architecture

D4.8 TLB maintenance requirements and the TLB maintenance instructions

- Required to apply to stage 2 entries only, then:
  - It is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries.
  - It must apply to caching structures that contain information only from stage 2 translation table entries.

- Required to apply to both stage 1 and stage 2 entries, then it must apply to any entry in the caching structures that includes information from either a stage 1 translation table entry or a stage 2 translation table entry, including any entry that combines information from both stage 1 and stage 2 translation table entries.

Whenever translation tables entries associated with a particular VMID or ASID are changed, the corresponding entries must be invalidated from the TLB to ensure that these changes are visible to subsequent execution, including speculative execution, that uses the changed translation table entries.

Some System register field descriptions state that the effect of the field is permitted to be cached in a TLB. This means that all TLB entries that might be affected by a change of the field must be invalidated whenever that field is changed, to ensure that the effect of the change of that control field is visible to subsequent execution, including speculative execution, that uses that control field. This invalidation is required in addition to, and after, the normal synchronization of the System registers described in Synchronization requirements for AArch64 System registers on page D7-1889, and applies to any stage of address translation that is implemented for the translation regime, and VMID if appropriate, that is affected by that control field. A control field that is permitted to be cached in a TLB requires this maintenance even when all stages of address translation are disabled.

In addition to any TLB maintenance requirement, when changing the cacheability attributes of an area of memory, software must ensure that any cached copies of affected locations are removed from the caches. For more information see Cache maintenance requirement created by changing translation table attributes on page D4-1832.

Because a TLB never holds any translation table entry that generates a Translation fault, an Address size fault, or an Access Flag fault, a change from a translation table entry that causes a Translation, Address size, or Access flag fault to one that does not fault, does not require any TLB invalidation.

Special considerations apply to translation table updates that change the memory type, cacheability, or output address of an entry, see Using break-before-make when updating translation table entries.

Using break-before-make when updating translation table entries

To avoid possibly creating multiple TLB entries for the same address, and to avoid the effects of TLB caching possibly breaking coherency, ordering guarantees or uniprocessor semantics, or possibly failing to clear the exclusive monitors, the architecture requires the use of a break-before-make sequence when changing translation table entries whenever multiple threads of execution can use the same translation tables and the change to the translation table entries involves any of:

- A change of the memory type.
- A change of the cacheability attributes.
- A change of the output address (OA), if the OA of at least one of the old translation table entry and the new translation table entry is writable.
- A change to the size of block used by the translation system. This applies both:
  - When changing from a smaller size to a larger size, for example by replacing a table mapping with a block mapping in a stage 2 translation table.
  - When changing from a larger size to a smaller size, for example by replacing a block mapping with a table mapping in a stage 2 translation table.
- Creating a global entry when there might be non-global entries in a TLB that overlap with that global entry.
A break-before-make sequence on changing from an old translation table entry to a new translation table entry requires the following steps:

1. Replace the old translation table entry with an invalid entry, and execute a `DSB` instruction.
2. Invalidate the translation table entry with a broadcast TLB invalidation instruction, and execute a `DSB` instruction to ensure the completion of that invalidation.
3. Write the new translation table entry, and execute a `DSB` instruction to ensure that the new entry is visible.

This sequence ensures that at no time are both the old and new entries simultaneously visible to different threads of execution, and therefore the problems described at the start of this subsection cannot arise.

### D4.8.2 TLB maintenance instructions

The architecture defines TLB maintenance instructions, that provide the following:

- Invalidate all entries in the TLB.
- Invalidate a single TLB entry by ASID for a non-global entry.
- Invalidate all TLB entries that match a specified ASID.
- Invalidate all TLB entries that match a specified VA, regardless of the ASID.

Each instruction can be specified as applying only to the PE that executes the instruction, or as applying to all PEs in the same Inner Shareable shareability domain as the PE that executes the instruction.

The following subsubsections describe these instructions:

- **TLB maintenance instruction syntax**
- **Operation of the TLB maintenance instructions** on page D4-1819.
- **Scope of the A64 TLB maintenance instructions** on page D4-1820.
- **Invalidation of TLB entries from stage 2 translations** on page D4-1823.
- **Broadcast TLB maintenance between AArch32 and AArch64** on page D4-1824.
- **Broadcast TLB maintenance with different translation granule sizes** on page D4-1825.
- **Ordering and completion of TLB maintenance instructions** on page D4-1826.
- **TLB maintenance in the event of TLB conflict** on page D4-1826.
- **The interaction of TLB lockdown with TLB maintenance instructions** on page D4-1827.

**TLB maintenance instructions** on page C5-278 describes the encoding of the TLB maintenance instructions.

### TLB maintenance instruction syntax

The A64 syntax for TLB maintenance instructions is:

```
TLBI <operation>{, <Xt>}
```

Where:

- `<operation>` is one of `ALLE1, ALLE2, ALLE3, ALLE1IS, ALLE2IS, ALLE3IS, VMALLE1, VMALLE1IS, VMALLE1E1S, VMALLE1E1SIS, VMALLE1E1SIS`, `ALLE1IS, ASIDE1, ASIDE2IS, VA{l}E1, VA{l}E2, VA{l}E3, VA{l}E1IS, VA{l}E2IS, VA{l}E3IS, VAA{l}E1, VAA{l}E1IS, IPAS2{l}E1, or IPAS2{l}E1IS.`
- `<operation>` has a structure of `<type>{<level}>{IS}` where:
  - `<type>` is one of:
    - `ALL`: All translations used at `<level>`.
      - For the scope of `ALL` instructions see `ALL` on page D4-1820.
      - The `ALL` instructions are valid for all values of `<level>`.
    - `VMALL`: All stage 1 translations used at `<level>` with the current VMID, if appropriate.
      - For the scope of the `VMALL` instructions see `VMALL` on page D4-1820.
      - The `VMALL` instructions are valid only when `<level> == E1.`
VMALLS12 All stage 1 and stage 2 translations used at EL1 with the current VMID, if appropriate.

For the scope of the VMALLS12 instructions see VMALLS12 on page D4-1821.
The VMALLS12 instructions are valid only when level == E1.

ASID All translations used at EL1 with the supplied ASID.

For the scope of the ASID instructions see ASID on page D4-1821.
The ASID instructions are valid only when level == E1.

VA(L) Translations used at <level> for the specified address and, if appropriate, the specified ASID.

For the scope of the VA instructions see VA on page D4-1821. For the scope of the VALL instructions see VAL on page D4-1821.
The VA(L) instructions are valid for all values of <level>.

VAA(L) Translations used at <level> for the specified address, for all ASID values, if appropriate.

For the scope of the VAA instructions see VAA on page D4-1822. For the scope of the VALL instructions see VALL on page D4-1822.
The VAA(L) instructions are valid only when level == E1.

IPAS2(L) Translations used at <level> for the specified IPA that are held in stage 2 only caching structures.

For the scope of the IPAS2 instructions see IPAS2 on page D4-1822. For the scope of the IPAS2L instructions see IPAS2L on page D4-1822.
The IPAS2(L) instructions are valid only when level == E1.

In the VA(L), VAA(L), and IPAS2(L) types:

L An optional parameter that indicates that the invalidation only applies to caching of entries returned from the final lookup level of the translation table walk.

<level> Defines the Exception level of the translation regime that the invalidation applies to. It is one of:

- E1 EL1.
- E2 EL2.
- E3 EL3.

An instruction that applies to the translation regime of an Exception level higher than the Exception level at which the instruction is executed is UNDEFINED.

TLBI ALLE1(IS), TLBI IPAS2L(E1(IS) and TLBI VMALLS12E1(IS) are UNDEFINED at EL1.

Note All TLB maintenance instructions are UNDEFINED at EL0.

IS When present, it indicates that the function applies to all TLBs in the Inner Shareable shareability domain.

<Xt> Passes one or both of an address and an ASID as an argument, where required. <Xt> is required for the TLB ASID, TLB VA(L), TLB VAA(L), and TLB IPAS2(L) instructions.

If EL2 is not implemented, the TLBI VA(E2), TLBI VA(E2IS), TLBI ALLE2, and TLBI ALLE2IS instructions are UNDEFINED.

VMSAv8-64 TLB maintenance instructions that take a register argument that holds a VA, an ASID, or both, use the following register argument format:

Bits[63:48] ASID. These bits are RES0 if the instruction does not require an ASID argument.

Bits[47:44] RES0.
Bits[43:0] VA[55:12]. For an instruction that requires a VA argument, the treatment of the low-order bits of this field depends on the translation granule size, as follows:

- **4KB granule size** All bits are valid and used for the invalidation.
- **16KB granule size** Bits[1:0] RES0 and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
- **64KB granule size** Bits[3:0] are RES0 and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.

These bits are RES0 if the instruction does not require a VA argument.

For TLB maintenance instructions that take an address argument, hardware interprets VA[63:56] as each having the same value as VA[55].

If a TLB maintenance instruction targets a translation regime that is using AArch32, meaning the VA is only 32-bit, then software must treat VA[55:32] as RES0, and these bits are ignored when the instruction is executed.

If the implementation supports 16 bits of ASID then the upper 8 bits of the ASID are RES0 when the context being invalidated only uses 8 bits.

VMSAv8-64 TLB maintenance instructions that take a register argument that holds an IPA, use the following register argument format:

- **Bits[63:36]** RES0.
- **Bits[35:0]** IPA[47:12]. For an instruction that requires a VA argument, the treatment of the low-order bits of this field depends on the translation granule size, as follows:
  - **4KB granule size** All bits are valid and used for the invalidation.
  - **16KB granule size** Bits[1:0] RES0 and ignored when the instruction is executed, because IPA[13:12] have no effect on the operation of the instruction.
  - **64KB granule size** Bits[3:0] are RES0 and ignored when the instruction is executed, because IPA[15:12] have no effect on the operation of the instruction.

### Operation of the TLB maintenance instructions

Any TLB maintenance instruction can affect any TLB entries that are not locked down.

The TLB maintenance instructions specify the Exception level of the translation regime to which they apply.

--- **Note** ---

Because there is no guarantee that an unlocked TLB entry remains in the cache, architecturally it is not possible to tell whether a TLB maintenance instruction has affected any TLB entries that were not specified by the instruction.

---

If a TLB maintenance instruction specifies a VA, and a data or instruction access to that VA would generate an MMU abort, the TLB maintenance instruction does not generate an abort. VAs for which a TLB maintenance instruction does not generate an abort include VAs that are not in the range of VAs that can be translated.

When EL3 is implemented:

- The TLB maintenance instructions that apply to the EL1&0 translation regime take account of the current Security state, as part of the address translation required for the TLB operation.

- SCR_EL3.NS modifies the effect of the TLB maintenance instructions as follows:
  - For instructions that apply to the EL1&0 translation regime, the SCR_EL3.NS bit identifies whether the maintenance instructions apply to the Secure or Non-secure EL1&0 translation regime.

--- **Note** ---

If EL3 is not implemented, then there is only a single EL1&0 translation regime.

---

- For instructions that apply to the EL2 translation regime, the SCR_EL3.NS bit must be 1 or the instruction is UNDEFINED.
- For instructions that apply to the EL3 translation regime, the SCR_EL3.NS bit has no effect.
Note

• An address-based TLB maintenance instruction that applies to the Inner Shareable domain does so regardless of the Shareability attributes of the address supplied as an argument to the instruction.

• Previous versions of the ARM architecture included TLB maintenance instructions that operated only on instruction TLBs, or only on data TLBs. From the introduction of ARMv7, ARM deprecated any use of these instructions. In ARMv8:
  — AArch64 state does not include any of these instructions.
  — AArch32 state includes some of these instructions, but ARM deprecates their use.

The ARM architecture does not dictate the form in which the TLB stores translation table entries. However, when a TLB maintenance instruction is executed, the minimum size of the table entry that is invalidated from the TLB must be at least the size that appears in the translation table entry.

Note

The Contiguous bit does not affect the minimum size of entry that must be invalidated from the TLB

Scope of the A64 TLB maintenance instructions

The TLB invalidation instruction <type> affects the different possible cached entries in the TLB as follows:

ALL

The invalidation applies to all cached copies of the stage 1 and stage 2 translation table entries from any level of the translation table walk required to translate any address at the specified Exception level, that would be used with the state specified by SCR_EL3.NS.

For entries from the Non-secure EL1&0 translation regime, ALL applies to entries with any VMID.

For entries from the EL1&0 translation regimes, the invalidation applies to:

• All entries above the final level of lookup.
• All entries at the final level of lookup.

Note

This means the invalidation applies to both:

— Global entries.
— Non-global entries with any ASID.

VMALL

The invalidation applies to all cached copies of the stage 1 translation table entries, from any level of the translation table walk required to translate any address at the specified Exception level, that would be used with all of:

• The Security state specified by SCR_EL3.NS.
• For the Non-secure EL1&0 translation regime, the current VMID.

For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies to:

• All entries above the final level of lookup.
• All entries at the final level of lookup.

Note

This means the invalidation applies to both:

— Global entries.
— Non-global entries with any ASID.

VMALL is valid only for EL1.
The invalidation applies to all cached copies of the stage 1 and stage 2 translation table entries from any level of the translation table walk required to translate any address at the specified Exception level, that would be used with all of:

- The Security state specified by SCR_EL3.NS.
- For the Non-secure EL1&0 translation regime, the current VMID.

For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies to:

- All entries above the final level of lookup.
- All entries at the final level of lookup.

**Note**

This means the invalidation applies to both:

- Global entries.
- Non-global entries with any ASID.

---

**VMALLS12** is valid only for EL1.

If EL2 is not implemented, or if the TLBI VMALLS12 instruction is executed when the value of SCR_EL3.NS is 0, the instruction is not UNDEFINED but it has the same effect as TLBI VMALL. This is because there are no stage 2 translations to invalidate.

**ASID**

The invalidation applies to all cached copies of the stage 1 translation table entries from any level of the translation table walk required to translate any address at the specified Exception level, that would be used with all of:

- The Security state specified by SCR_EL3.NS.
- For the Non-secure EL1&0 translation regime, the current VMID.

For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies only if either:

- The entry is from a level of lookup above the final level and matches the specified ASID.
- The entry is a non-global entry from the final level of lookup and matches the specified ASID.

ASID is valid only for EL1.

**VA**

The invalidation applies to all cached copies of the stage 1 translation table entries from any level of the translation table walk required to translate the address specified in the invalidation instruction at the specified Exception level that would be used with all of:

- The Security state specified by SCR_EL3.NS.
- For the Non-secure EL1&0 translation regime, the current VMID.

For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies only if one of the following applies:

- The entry is from a level of lookup above the final level and matches the specified ASID.
- The entry is a global entry from the final level of lookup.
- The entry is a non-global entry from the final level of lookup that matches the specified ASID.

**VAL**

The invalidation applies to all cached copies of the stage 1 translation table entry from the final level of the translation table walk required to translate the address specified in the invalidation instruction at the specified Exception level, that would be used with all of:

- The Security state specified by SCR_EL3.NS.
- For the Non-secure EL1&0 translation regime, the current VMID.
For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies only if either:

- The entry is a global entry from the final level of lookup.
- The entry is a non-global entry from the final level of lookup that matches the specified ASID.

**VA**

The invalidation applies to all cached copies of the stage 1 translation table entries from any level of the translation table walk required to translate the address specified in the invalidation instruction at the specified Exception level that would be used with all of:

- The Security state specified by SCR_EL3.NS.
- For the Non-secure EL1&0 translation regime, the current VMID.

For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies to all of:

- All entries above the final level of lookup.
- All entries at the final level of lookup.

--- **Note** ---

This means the invalidation applies to both:

- Global entries.
- Non-global entries with any ASID.

**VAAL**

The invalidation applies to all cached copies of the stage 1 translation table entry from the final level of the translation table walk required to translate the address specified in the invalidation instruction at the specified Exception level that would be used with all of:

- The Security state specified by SCR_EL3.NS.
- For the Non-secure EL1&0 translation regime, the current VMID.

For entries from the EL1&0 translation regimes that meet the other specified conditions, the invalidation applies to all entries at the final level of lookup.

--- **Note** ---

This means the invalidation applies to both:

- Global entries.
- Non-global entries with any ASID.

**IPAS2**

The invalidation applies to all cached copies of the stage 2 translation table entries from any level of the translation table walk required to translate the specified IPA, that both:

- Are held in TLB caching structures holding stage 2 only entries.
- Would be used with the current VMID.

It is not required that this instruction invalidates TLB caching structures holding entries that combine stage 1 and stage 2 of the translation.

The only translation regime to which this instruction can apply is the Non-secure EL1&0 translation regime.

When executed with the SCR_EL3.NS==0, or in an implementation that does not implement EL2, this instruction is a NOP.

For more information about the architectural requirements for the IPAS2 instruction see [Invalidation of TLB entries from stage 2 translations](#) on page D4-1823.

**IPAS2L**

The invalidation applies to cached copies of the stage 2 translation table entry from the final level of the stage 2 translation table walk required to translate the specified IPA, that both:

- Are held in TLB caching structures holding stage 2 only entries.
- Would be used with the current VMID.

It is not required that this instruction invalidates TLB caching structures holding entries that combine stage 1 and stage 2 of the translation.
The only translation regime to which this instruction can apply is the Non-secure EL1&0 translation regime.

When executed with the SCR_EL3.NS==0, or in an implementation that does not implement EL2, this instruction is a NOP.

For more information about the architectural requirements for the IPAS2L instruction see Invalidation of TLB entries from stage 2 translations.

The entries that the invalidations apply to are not affected by the state of any other control bits involved in the translation process. Therefore, the following is a non-exhaustive list of control bits that do not affect how a TLB maintenance instruction updates the TLB entries:

**In AArch64 state**

- SCTLR_EL1.M, SCTLR_EL2.M, SCTLR_EL3.{M, RW}, HCR_EL2.{VM, RW}, TCR_EL1.{TG1, EPD1, T1SZ, TG0, EPD0, T0SZ, AS, A1}, TCR_EL2.{TG0, T0SZ}, TCR_EL3.{TG0, T0SZ}, VTCR_EL2.{SL0, T0SZ}, TTBR0_EL1.ASID, TTBR1_EL1.ASID.

**In AArch32 state**

- SCTLR.M, HCR.VM, TTBCR.{EAE, PD1, PD0, N, EPD1, T1SZ, EPD0, T0SZ, A1}, HTCR.T0SZ, VTCR.{SL0, T0SZ}, TTBR0.ASID, TTBR1.ASID, CONTEXTIDR.ASID.

--- Note ---

- ARM expects most TLB maintenance performed by an operating system to occur to the last level entries of the stage 1 translation table walks, and the purpose of the address-based TLB invalidation instructions where the invalidation need only apply to caching of entries returned from the last level of translation table walk of stage 1 translation is to avoid unnecessary loss of the intermediate caching of the translation table entries. Similarly, for stage 2 translations ARM expects that most TLB maintenance performed by a hypervisor for a given Guest operation system will affect only the last level entries of the stage 2 translations. Therefore, similar capability is provided for instructions that invalidate single stage 2 entries.

- The architecture permits the invalidation of entries in TLB caching structures at any time, so for each of these instructions the definition is in terms of the minimum set of entries that must be invalidated from TLB caching structures, and an implementation might choose to invalidate more entries. In general, for best performance, ARM recommends not invalidating entries that are not required to be invalidated.

- Dependencies on the VMID for the Non-secure EL1&0 translation regime apply even when HCR_EL2.VM is set to 0. Because the architecture does not require the VTTBR_EL2.VMID field to be reset in hardware, the reset routine of each active PE must initialize VTTBR_EL2.VMID[7:0] to a common value such as 0, even if stage 2 translation is not in use.

---

**Invalidation of TLB entries from stage 2 translations**

The architectural requirements of the IPAS2 instruction are that:

1. The following code is sufficient to invalidate all cached copies of the stage 2 translation of the IPA held in Xt for the current VMID, with the corresponding requirement for the broadcast versions of the instructions:

   TLBI IPAS2E1, Xt
   DSB
   TLBI VMALE1

2. The following code is sufficient to invalidate all cached copies of the stage 2 translations of the IPA held in Xt used to translate the VA (and the specified ASID when executing TLBI VAE1) held in Xt2, with the corresponding requirement for the broadcast versions of the instructions:

   TLBI IPAS2E1, Xt
   DSB
   TLBI VAE1, Xt2 ; or TLBI VAAE1, Xt2
3. The following code is sufficient to invalidate all cached copies of the stage 2 translations of the IPA held in Xt used to translate the IPA produced by the last level of stage 1 translation table lookup for the VA (and ASID when executing TLBI VALE1) held in Xt2, with the corresponding requirement for the broadcast versions of the instructions:

```
TLBI IPAS2E1, Xt
DSB
TLBI VALE1, Xt2 ; or TLBI VALE1, Xt2
```

— Note —

Depending on the invalidation required, software must use the entire sequence 1, 2, or 3, even when Non-secure EL1&E0 stage 1 translation is disabled.

Equivalent architectural requirements apply to the IPAS2L instruction, except that the only TLB entries that must be invalidated by an IPAS2L instruction are those that come from the final level of the translation table lookup.

**Broadcast TLB maintenance between AArch32 and AArch64**

In most cases, a TLB maintenance instruction affecting the Inner Shareable shareability domain executed by a PE in an Exception level that is using AArch64 also affects any other PE in the same Inner Shareable domain that is executing at the same Exception level and is using AArch32, provided that the address, qualify the scope of the ASID and VMID matching requirements of the original instruction are met, as specified in *Scope of the A64 TLB maintenance instructions* on page D4-1820.

— Note —

The requirement to match means that the invalidation only occurs on the PE that is using AArch32 if, for the PE that executed the TLB maintenance instruction at an Exception level that is using AArch64, both of the following apply:

- If VA matching is required, the VA is 0x0000FFFFFFFF or lower of the memory space.
- If ASID matching is required and the PE is using a 16-bit ASID, then the top 8 bits of the ASID are zero.

Except for the cases identified here, a TLB maintenance instructions affecting the Inner Shareable shareability domain executed by a PE in an Exception level that is using AArch32 also affects any other PE in the same Inner Shareable domain that is executing at the same Exception level and is using AArch64, provided that the address, ASID, and VMID matching requirements of the original instruction are met, as specified in *Scope of the A64 TLB maintenance instructions* on page D4-1820. In addition, for the instruction executed in AArch32 state:

- For a TLBIMVAIS, TLBIMVAALIS, TLBIMVAHIS, TLBIMVAIS, TLBIMVALHIS, or TLBIMVALIS instruction, the VA supplied as an argument is zero-extended.
- For a TLBIPAS2IS or TLBIPAS2LIS instruction, the IPA supplied as an argument is zero-extended.
- For a TLBISASIDIS, TLBISMAIS, or TLBISVALIS instruction, the ASID supplied as an argument is zero-extended if the PE executing in AArch64 state is using a 16-bit ASID.

The VA from the instruction executed in AArch32 state is zero-extended, and the ASID is zero-extended if the PE executing in AArch64 state is using a 16-bit ASID.
The exceptions to these general rules are as follows:

1. An ARMv7 PE in the same Inner Shareable domain is treated in the same way as an ARMv8 PE for which EL3 is using AArch32, except that if an ARMv8 PE issues a broadcast instruction that is not defined in ARMv7, then that instruction is not required to have an effect on the TLBs of the ARMv7 PE. The instructions that do not exist in ARMv7 include the following TLB maintenance instructions that ARMv8 adds to the T32 and A32 instruction sets:
   - The following instructions that operate on TLB entries for the final level of translation table walk for stage 1 translations:
     TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, and TLBIMVAALH.
   - The following instructions that operate by IPA on TLB entries for stage 2 translations:
     TLBIIPAS2IS, TLBIIPAS2LIS, TLBIIPAS2, and TLBIIPAS2L.

2. The number of Exception levels in Secure state depends on whether EL3 is using AArch32 or EL3 is using AArch64. This means that, within the Inner Shareable domain, there might be PEs with different numbers of Exception levels in Secure state. Therefore, the following exceptions are made to the general rules:
   - If a PE with EL3 using AArch32 issues a broadcast AArch32 TLB maintenance instruction affecting Secure entries, and the Inner Shareable domain also contains PEs with EL3 using AArch64, then the architecture does not require that the broadcast AArch32 TLB maintenance instruction has any effect on either:
     - The EL3 translation regime of the PEs with EL3 using AArch64.
     - The Secure EL1 translation regime of the PEs with EL3 using AArch64, regardless of whether the Secure EL1 translation regime is using AArch64 or AArch32.
   - If a PE with EL3 using AArch64 issues a broadcast AArch64 TLB maintenance instruction affecting EL3 entries, and the Inner Shareable domain also contains PEs with EL3 using AArch32, then the architecture does not require that the broadcast AArch64 TLB maintenance instruction has any effect on the EL3 translation regime of the PEs with EL3 using AArch32.
   - If a PE with EL3 using AArch64 issues a broadcast AArch64 TLB maintenance instruction affecting Secure EL1 entries, and the Inner Shareable domain also contains PEs with EL3 using AArch32 then the architecture does not require that the broadcast AArch64 TLB maintenance instruction has any effect on the EL3 translation regime of the PEs with EL3 using AArch32.

--- Note ---
While the exceptions to the general rule mean the architecture does not require the specified TLB invalidations, the architecture also does not require that entries in the TLB remain in the TLB at any time, and so it is permissible that such broadcast instructions affect these translation regimes.

--- Broadcast TLB maintenance with different translation granule sizes ---
In the following cases, a broadcast TLB maintenance instruction is not required to perform any invalidation on the recipient PE:

- The TLB maintenance instruction specifying a VA and affecting the EL2 translation regime or the EL3 translation regime is broadcast from a PE using one translation granule size for that translation regime to a PE using a different translation granule size for that same translation regime.

- The TLB maintenance instruction specifying a VA and affecting the EL1 translation regime is broadcast from a PE using one stage 1 translation granule size for that translation regime for a particular ASID (if applicable), VMID (if applicable), and Security state, to a PE where EL1 for the same ASID (if applicable), VMID (if applicable), and Security state, is using a different stage 1 translation granule size.

- The TLB maintenance instruction specifying a VA and affecting the Non-secure EL1 translation regime is broadcast from a PE using one stage 2 translation granule size for a particular ASID (if applicable) and VMID, to a PE where EL1 for the same ASID (if applicable) and VMID is using a different stage 2 translation granule size.
The TLB maintenance instruction specifying an IPA and affecting the Non-secure EL1 translation regime is broadcast from a PE using one stage 2 translation granule size for a particular VMID to a PE where EL1 for the same VMID is using a different stage 2 translation granule size.

Ordering and completion of TLB maintenance instructions

For AArch64 execution, a TLB maintenance instruction can be executed in any order relative to:

- Any load or store instruction, unless a DSB is executed between the load or store and the TLB maintenance instruction.

  **Note**
  
  In the ARM architecture, a translation table walk is considered to be a separate observer, and a store to translation tables can be observed by that separate observer at any time after the instruction has been executed, but is only guaranteed to be observable after the execution of a DSB instruction by the PE that executed the store to the translation tables.

- Another TLB maintenance instruction, unless a DSB is executed between the instructions.

- A data or instruction cache maintenance instruction, unless a DSB is executed between the instructions.

For AArch64 execution, the completion rules are:

- A TLB invalidate instruction is complete when all memory accesses using the TLB entries that have been invalidated have been observed by all observers, to the extent that those accesses must be observed. The shareability and cacheability of the accessed memory locations determine the extent to which the accesses must be observed.

  **Note**
  
  For TLB maintenance instructions that affect other PEs, the memory accesses from those PEs that used the TLB entries that have been invalidated are included in the set of memory accesses that must have been observed when the TLB maintenance instruction is complete.

  After the TLB invalidate instruction is complete, no new memory accesses using the invalidated TLB entries will be observed by those observers.

  **Note**
  
  This requirement does not mean that speculative memory accesses cannot be performed using those entries if it is impossible to tell that those memory accesses have been observed by the observers.

- A TLB maintenance instruction can complete at any time after it is issued, but is only guaranteed to be complete after the execution of a DSB by the PE that executed the TLB maintenance instruction.

- The effects of a completed TLB maintenance instruction are only guaranteed to be visible on the PE that executed the instruction after the execution of a Context synchronization event by the PE that executed the TLB maintenance instruction.

In all cases in this section where a DMB or DSB is referred to, it refers to a DMB or DSB whose required access type is both loads and stores. A DSB NSH is sufficient to ensure completion of TLB maintenance instructions that apply to a single PE. A DSB ISH is sufficient to ensure completion of TLB maintenance instructions that apply to PEs in the same Inner Shareable domain.

**TLB maintenance in the event of TLB conflict**

In the event that multiple entries in the TLB are being used to translate a given address (which implies that an attempt to access the given address might give rise to a TLB Conflict abort), it is IMPLEMENTATION DEFINED as to the form of TLB maintenance operation that the software must perform in order to be guaranteed that all TLB entries
associated with the given address and translation regime have been invalidated. In all cases, an \texttt{ALL} or \texttt{VMALL} form of TLB maintenance operation that targets the given translation regime is guaranteed to remove all entries within that regime, even if there are multiple, conflicting TLB entries for any given address within that regime.

**The interaction of TLB lockdown with TLB maintenance instructions**

The precise interaction of TLB lockdown with the TLB maintenance instructions is \texttt{IMPLEMENTATION DEFINED}. However, the architecturally-defined TLB maintenance instructions must comply with these rules:

- The effect on a locked TLB entry of a TLB invalidate all operation that would invalidate that entry if the entry was not locked is \texttt{IMPLEMENTATION DEFINED}. However, the instruction operation must be implemented as one of the following options:
  - The operation has no effect on entries that are locked down.
  - The operation generates an \texttt{IMPLEMENTATION DEFINED} Data Abort exception if an entry is locked down, or might be locked down.

  Any such exceptions taken from Non-secure EL1 can be trapped to EL2, see \textit{Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page D1-1577}.

  \begin{note}
  These options permit a usage model for TLB invalidate routines, where the routine invalidates a large range of addresses, without considering whether any entries are locked in the TLB.
  \end{note}

- The effect on a locked TLB entry of a TLB invalidate by VA or invalidate by ASID match operation that would invalidate that entry if the entry was not locked is \texttt{IMPLEMENTATION DEFINED}. However, the operation must implement one of the following options:
  - The locked entry is invalidated in the TLB.
  - The operation has no effect on any locked entry in the TLB. In the case of an invalidate single entry by VA, this means the PE treats the operation as a \texttt{NOP}.
  - The operation generates an \texttt{IMPLEMENTATION DEFINED} Data Abort exception if it operates on an entry that is locked down, or might be locked down.

  The exception syndrome definitions include a fault code for cache and TLB lockdown faults, see \textit{ESR_EL1, Exception Syndrome Register (EL1) on page D7-1930}.

  \begin{note}
  Any implementation that uses an abort mechanism for entries that can be locked down but are not actually locked down must:
  \end{note}

  - Document the \texttt{IMPLEMENTATION DEFINED} instruction sequences that perform the required operations on entries that are not locked down.
  - Implement one of the other specified alternatives for the locked entries.

  ARM recommends that, when possible, such \texttt{IMPLEMENTATION DEFINED} instruction sequences use the architecturally-defined operations. This minimizes the number of customized operations required.

  In addition, an implementation that uses an abort mechanism for handling the effect of TLB maintenance instructions on entries that can be locked down but are not actually locked down must provide an \texttt{IMPLEMENTATION DEFINED} mechanism that ensures that no TLB entries are locked.

  Similar rules apply to cache lockdown, see \textit{The interaction of cache lockdown with cache maintenance instructions on page D3-1712}.

  \begin{note}
  The architecture does not guarantee that any unlocked entry in the TLB remains in the TLB. This means that, as a side-effect of any TLB maintenance instruction, any unlocked entry in the TLB might be invalidated.
  \end{note}
D4.8.3 Maintenance requirements on changing System register values

The TLB contents can be influenced by control bits in a number of System registers. This means the TLB must be invalidated after any changes to these bits, unless the changes are accompanied by a change to the VMID or ASID that defines the context to which the bits apply. The general form of the required invalidation sequence is as follows:

```assembly
; Change control bits in System registers
ISB ; Synchronize changes to the control bits
; Perform TLB invalidation of all entries that might be affected by the changed control bits
```

The System register changes that maintenance requirement applies to are:

- Any change to the MAIR_EL1, MAIR_EL2, or MAIR_EL3 registers.
- Any change to the AMAIR_EL1, AMAIR_EL2, or AMAIR_EL3 registers.
- Any change to SCTLR_EL1.EE, SCTLR_EL2.EE, or SCTLR_EL3.EE.
- Any change to SCTLR_EL1.WXN, SCTLR_EL2.WXN, or SCTLR_EL3.WXN.
- Any change to any of the SCR_EL3.{RW, SIF} bits.
- Any change to any of the HCR_EL2.{RW, DC, PTW, VM} bits. See also Changing HCR_EL2.PTW.
- Any changes to the registers that control address translation:
  - Any change to any of the TCR_EL1, TCR_EL2, TCR_EL3, or VTCR_EL2 registers.
  - Any change to the TTBR0_EL1, TTBR1_EL1, TTBR0_EL2, TTBR0_EL3, or VTTBR_EL2 registers.

Changing HCR_EL2.PTW

When the value of the Protected table walk bit, HCR_EL2.PTW, is 1, a stage 1 translation table access in the Non-secure EL1&0 translation regime, to an address that is mapped to any type of Device memory by its stage 2 translation, generates a stage 2 Permission fault. A TLB associated with a particular VMID might hold entries that depend on the effect of HCR_EL2.PTW. Therefore, if the value of HCR_EL2.PTW is changed without a change to the VMID value, all TLB entries associated with the current VMID must be invalidated before executing software at Non-secure EL1 or EL0. If this is not done, behavior is CONSTRAINED UNPREDICTABLE, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5480.
D4.9 Caches in a VMSAv8-64 implementation

The ARM architecture describes the required behavior of an implementation of the architecture. As far as possible it does not restrict the implemented microarchitecture, or the implementation techniques that might achieve the required behavior.

In particular, maintaining this level of abstraction is difficult when describing the relationship between memory address translation and caches, especially regarding the indexing and tagging policy of caches. This section:

- Summarizes the architectural requirements for the interaction between caches and address translation.
- Gives some information about the likely implementation impact of the required behavior.

The following sections give this information:
- Data and unified caches.
- Instruction caches.

In addition, Cache maintenance requirement created by changing translation table attributes on page D4-1832 describes the cache maintenance required after updating the translation tables to change the attributes of an area of memory.

For more information about cache maintenance see Cache maintenance instructions on page D3-1703, that describes the cache maintenance instructions in the A64 instruction set.

D4.9.1 Data and unified caches

For data and unified caches, the use of address translation is entirely transparent to any data access other than as described in Mismatched memory attributes on page B2-105.

This means that the behavior of accesses from the same observer to different VAs, that are translated to the same PA with the same memory attributes, is fully coherent. This means these accesses behave as follows, regardless of which VA is accessed:

- Two writes to the same PA occur in program order.
- A read of a PA returns the value of the last successful write to that PA.
- A write to a PA that occurs, in program order, after a read of that PA, has no effect on the value returned by that read.

The memory system behaves in this way without any requirement to use barrier or cache maintenance instructions.

In addition, if cache maintenance is performed on a memory location, the effect of that cache maintenance is visible to all aliases of that physical memory location.

These properties are consistent with implementing all caches that can handle data accesses as Physically-indexed, physically-tagged (PIPT) caches.

D4.9.2 Instruction caches

In the ARM architecture, an instruction cache is a cache that is accessed only as a result of an instruction fetch. Therefore, an instruction cache is never written to by any load or store instruction executed by the PE.

The ARM architecture supports three different behaviors for instruction caches. For ease of reference and description these are identified by descriptions of the associated expected implementation, as follows:

- PIPT instruction caches.
- Virtually-indexed, physically-tagged (VIPT) instruction caches.
- ASID and VMID tagged Virtually-indexed, virtually-tagged (VIVT) instruction caches.

The CTR_EL0.L1Ip field identifies the form of the instruction caches.
The following subsections describe the behavior associated with these cache types, including any occasions where explicit cache maintenance is required to make the use of address translation transparent to the instruction cache:

- **PIPT instruction caches.**
- **VIPT instruction caches.**
- **ASID and VMID tagged VIVT instruction caches** on page D4-1831.
- **The IVIPT Extension** on page D4-1831.

--- **Note** ---

For software to be portable between implementations that might use any of PIPT instruction caches, VIPT instruction caches, or ASID and VMID tagged VIVT instruction caches, the software must invalidate the instruction cache whenever any condition occurs that would require instruction cache maintenance for at least one of the instruction cache types.

### PIPT instruction caches

For PIPT instruction caches, the use of memory address translation is entirely transparent to all instruction fetches other than as described in *Mismatched memory attributes on page B2-105.*

If cache maintenance is performed on a memory location, the effect of that cache maintenance is visible to all aliases of that physical memory location.

An implementation that provides PIPT instruction caches implements the IVIPT Extension, see *The IVIPT Extension* on page D4-1831.

### VIPT instruction caches

For VIPT instruction caches, the use of memory address translation is transparent to all instruction fetches other than for the effect of memory address translation on instruction cache invalidate by address operations or as described in *Mismatched memory attributes on page B2-105.*

--- **Note** ---

Cache invalidation is the only cache maintenance that can be performed on an instruction cache.

---

If instruction cache invalidation by address is performed on a memory location, the effect of that invalidation is visible only to the VA supplied with the operation. The effect of the invalidation might not be visible to any other aliases of that physical memory location.

The only architecturally-guaranteed way to invalidate all aliases of a PA from a VIPT instruction cache is to invalidate the entire instruction cache.

An implementation that provides VIPT instruction caches implements the IVIPT Extension, see *The IVIPT Extension* on page D4-1831.
ASID and VMID tagged VIVT instruction caches

For ASID and VMID tagged VIVT instruction caches, if the instructions at any VA change, for a given translation regime and a given ASID and VMID, as appropriate, then instruction cache maintenance is required to ensure that the change is visible to subsequent execution. This maintenance is required when writing new values to instruction locations. It can also be required as a result of any of the following situations that change the translation of a VA to a PA, if, as a result of the change to the translation, the instructions at the VAs change:

- For any translation regime other than the Non-secure EL1&0 translation regime, enabling or disabling stage 1 translations.
- For the Non-secure EL1&0 translation regime:
  - When stage 2 translations are enabled, enabling or disabling stage 1 translations unless accompanied by a change of VMID.
  - When stage 2 translations are disabled, enabling or disabling stage 1 translations.
- Enabling or disabling stage 2 translations.
- Writing new mappings to the translation tables.
- Any change to the TCR or TTBR for the current translation regime, unless:
  - For a change to the Secure EL1&0 translation regime, the change is accompanied by a change to the ASID.
  - For a change to the stage 1 translations of the Non-secure EL1&0 translation regime, the change is accompanied by a change to the ASID or VMID.
  - For a change to the stage 2 translations of the Non-secure EL1&0 translation regime, the change is accompanied by a change to the VMID.

**Note**

For ASID and VMID tagged VIVT instruction caches only, for a given translation regime and a given ASID and VMID, as appropriate, invalidation is not required if a change to the translations is such that the instructions associated with the non-faulting translations of a VA remain unchanged through the change to the translations, even if the physical locations being mapped to by the changed translation have been written as part of changing the translation.

Examples of situations where this might occur include:

- Copy-on-Write.
- Demand Paging of memory locations to/from disk.

This does not apply for VIPT or PIPT instruction caches, because those caches hold copies of PAs, and therefore must be invalidated when the contents are written to, to avoid the use of stale entries.

If instruction cache invalidation by address is performed on a memory location, the effect of that invalidation is visible only to the VA supplied with the operation. The effect of the invalidation might not be visible to any other aliases of that physical memory location.

The only architecturally-guaranteed way to invalidate all aliases of a PA from an ASID and VMID tagged VIVT instruction cache is to invalidate the entire instruction cache.

The IVIPT Extension

An implementation in which the instruction cache exhibits the behaviors described in PIPT instruction caches on page D4-1830, or those described in VIPT instruction caches on page D4-1830, is said to implement the IVIPT Extension to the ARM architecture.

The formal definition of the IVIPT Extension to the ARM architecture is that it reduces the instruction cache maintenance requirement to the following condition:

- Instruction cache maintenance is required only after writing new data to a PA that holds an instruction.
D4.9.3 Cache maintenance requirement created by changing translation table attributes

Any change to the translation tables to change the attributes of an area of memory can require maintenance of the translation tables, as described in General TLB maintenance requirements on page D4-1815. If the change affects the cacheability attributes of the area of memory, including any change between Write-Through and Write-Back attributes, software must ensure that any cached copies of affected locations are removed from the caches, typically by cleaning and invalidating the locations from the levels of cache that might hold copies of the locations affected by the attribute change. Any of the following changes to the inner cacheability or outer cacheability attribute creates this maintenance requirement:

- Write-Back to Write-Through
- Write-Back to Non-cacheable
- Write-Through to Non-cacheable
- Write-Through to Write-Back.

The cache clean and invalidate avoids any possible coherency errors caused by mismatched memory attributes.

Similarly, to avoid possible coherency errors caused by mismatched memory attributes, the following sequence must be followed when changing the shareability attributes of a cacheable memory location:

1. Make the memory location Non-cacheable, Outer Shareable.
2. Clean and invalidate the location from them cache.
3. Change the shareability attributes to the required new values.
Chapter D5
The Performance Monitors Extension

This chapter describes the ARMv8 implementation of the ARM Performance Monitors, that are an optional non-invasive debug component. It describes version 3 of the Performance Monitor Unit (PMU) architecture, PMUv3. It contains the following sections:

- About the Performance Monitors on page D5-1834.
- Accuracy of the Performance Monitors on page D5-1836.
- Behavior on overflow on page D5-1838.
- Attributability on page D5-1840.
- Effect of EL3 and EL2 on page D5-1841.
- Event filtering on page D5-1843.
- Performance Monitors and Debug state on page D5-1845.
- Counter enables on page D5-1846.
- Counter access on page D5-1847.
- Events, event numbers, and mnemonics on page D5-1848.
- Performance Monitors Extension registers on page D5-1871.

--- Note ---
Table K12-1 on page K12-5660 disambiguates the general register references used in this chapter.
D5.1 About the Performance Monitors

In ARMv8-A, the Performance Monitors Extension is an OPTIONAL feature of an implementation, but ARM strongly recommends that ARMv8-A implementations include version 3 of the Performance Monitors Extension, PMUv3.

Note
No previous versions of the Performance Monitors Extension can be implemented in ARMv8.

The basic form of the Performance Monitors is:

- A 64-bit cycle counter, see Time as measured by the Performance Monitors cycle counter on page D5-1835.
- A number of 32-bit event counters. The event counted by each counter is programmable. ARMv8 provides space for up to 31 counters. The actual number of counters is IMPLEMENTATION DEFINED, and the specification includes an identification mechanism.

Note
ARM recommends that at least two counters are implemented, and that hypervisors provide at least this many counters to guest operating systems.

- When EL2 is implemented, the required controls to partition the implemented counters into the following sets:
  - A set which is available for use by the guest operating system.
  - A set which is available for use by the hypervisor.

- Controls for:
  - Enabling and resetting counters.
  - Flagging overflows.
  - Enabling interrupts on overflow.

Monitoring software can enable the cycle counter independently of the event counters.

The PMU architecture uses event numbers to identify an event. It:

- Defines event numbers for common events, for use across many architectures and microarchitectures.

Note
Implementations that include PMUv3 must, as a minimum requirement, implement a subset of the common events. See Common event numbers on page D5-1852.

- Reserves a large event number space for IMPLEMENTATION DEFINED events.

The full set of events for an implementation is IMPLEMENTATION DEFINED. ARM recommends that implementations include all of the events that are appropriate to the architecture profile and microarchitecture of the implementation.

When an implementation includes the Performance Monitors Extension, ARMv8 defines the following possible interfaces to the Performance Monitors Extension registers:

- A System register interface. This interface is mandatory.

Note
In AArch32 state, the interface is in the (coproc==0b1111) encoding space.

- An external debug interface which optionally supports memory-mapped accesses. Implementation of this interface is OPTIONAL. See Chapter I2 Recommended External Interface to the Performance Monitors.

An operating system can use the System registers to access the counters.
Also, if required, the operating system can enable application software to access the counters. This enables an application to monitor its own performance with fine-grain control without requiring operating system support. For example, an application might implement per-function performance monitoring.

To enable interaction with external monitoring, an implementation might consider additional enhancements, such as providing:

- A set of events, from which a selection can be exported onto a bus for use as external events.
- The ability to count external events. This enhancement requires the implementation to include a set of external event input signals.

The Performance Monitors Extension is common to AArch64 operation and AArch32 operation. This means the ARMv8 architecture defines both AArch64 and AArch32 System registers to access the Performance Monitors. For example, the Performance Monitors Cycle Count Register is accessible as:

- When executing in AArch64 state, PMCCNTR_EL0, see \textit{PMCCNTR\_EL0, Performance Monitors Cycle Count Register} on page D7-2218.
- When executing in AArch32 state, PMCCNTR, see \textit{PMCCNTR, Performance Monitors Cycle Count Register} on page G6-4762.

\textbf{D5.1.1 Time as measured by the Performance Monitors cycle counter}

The Performance Monitors cycle counter, accessed through PMCCNTR\_EL0 or PMCCNTR, increments from the hardware processor clock, not PE clock cycles.

The relationship between the count recorded by the Performance Monitors cycle counter and the passage of real time is IMPLEMENTATION DEFINED.

\textbf{Note}

- This means that, in an implementation where PEs are multithreaded, the counter continues to increment across all PEs, rather than only counting cycles for which the current PE is active.
- Although the architecture requires that direct reads of PMCCNTR\_EL0 or PMCCNTR occur in program order, there is no requirement that the count increments between two such reads. Even when the counter is incrementing on every clock cycle, software might need check that the difference between two reads of the counter is nonzero.

The architecture requires that an indirect write to the PMCCNTR\_EL0 or PMCCNTR is observable to direct reads of the register in finite time. The counter increments from the hardware processor clock are indirect writes to these registers.

\textbf{D5.1.2 Interaction with trace}

It is IMPLEMENTATION DEFINED whether the implementation exports counter events to a Trace macrocell, or other external monitoring agent, to provide triggering information. The form of any exporting is also IMPLEMENTATION DEFINED. If implemented, this exporting might be enabled as part of the performance monitoring control functionality.

ARM recommends system designers include a mechanism for importing a set of external events to be counted, but such a feature is IMPLEMENTATION DEFINED. When implemented, this feature enables the Trace macrocell to pass in events to be counted.

\textbf{D5.1.3 Interaction with power saving operations}

All counters are subject to any changes in clock frequency, including clock stopping caused by the \texttt{WFI} and \texttt{WFE} instructions.
D5.2 Accuracy of the Performance Monitors

The Performance Monitors:

• Are a non-invasive debug component. See Non-invasive behavior.
• Must provide broadly accurate and statistically useful count information.

However, the Performance Monitors allow for:

• A reasonable degree of inaccuracy in the counts to keep the implementation and validation cost low. See A reasonable degree of inaccuracy on page D5-1837.
• IMPLEMENTATION DEFINED controls, such as those in ACTLR registers, to put the PE in an operating state that might do one or both of the following:
  — Change the level of non-invasiveness of the Performance Monitors so that enabling an event counter can impact the performance or behavior of the PE.
  — Allow inaccurate counts. This includes, but is not limited to, cycle counts.

D5.2.1 Non-invasive behavior

The Performance Monitors are a non-invasive debug feature. A non-invasive debug feature permits the observation of data and program flow. Performance Monitors, PC Sample-based Profiling and Trace are non-invasive debug features.

Non-invasive debug components do not guarantee that they do not make any changes to the behavior or performance of the processor. Any changes that do occur must not be severe however, as this will reduce the usefulness of event counters for performance measurement and profiling. This does not include any change to program behavior that results from the same program being instrumented to use the Performance Monitors, or from some other performance monitoring process being run concurrently with the process being profiled in a multitasking operating system. As such, a reasonable variation in performance is permissible.

Note

Power consumption is one measure of performance. Therefore, a reasonable variation in power consumption is permissible.

ARM does not define a reasonable variation in performance, but recommends that such a variation is kept within 5% of normal operating performance, when averaged across a suite of code that is representative of the application workload.

Note

For profiles other than A-profile, there is the potential for stronger requirements. Ultimately, performance requirements are determined by end-users, and not set by the architecture.

For some common architectural events, this requirement to be non-invasive can conflict with the requirement to present an accurate value of the count under normal operating conditions. Should an implementation require more performance-invasive techniques to accurately count an event, there are the following options:

• If the event is optional, define an alternative IMPLEMENTATION DEFINED event that accurately counts the event and document the impact on performance of enabling the event.
• Provide an IMPLEMENTATION DEFINED control that disables accurate counting of the event to restore broadly accurate performance, and document the impact on performance of accurate counting.
D5.2.2 A reasonable degree of inaccuracy

The Performance Monitors provide broadly accurate and statistically useful count information. To keep the implementation and validation cost low, a reasonable degree of inaccuracy in the counts is acceptable. ARM does not define a reasonable degree of inaccuracy but recommends the following guidelines:

- Under normal operating conditions, the counters must present an accurate value of the count.
- In exceptional circumstances, such as a change in Security state or other boundary condition, it is acceptable for the count to be inaccurate.
- Under very unusual, non-repeating pathological cases, the counts can be inaccurate. These cases are likely to occur as a result of asynchronous exceptions, such as interrupts, where the chance of a systematic error in the count is very unlikely.

Note

An implementation must not introduce inaccuracies that can be triggered systematically by the execution of normal pieces of software. For example, it is not reasonable for the count of branch behavior to be inaccurate when caused by a systematic error generated by the loop structure producing a dropping in branch count.

However, dropping a single branch count as the result of a rare interaction with an interrupt is acceptable.

The permitted inaccuracy limits the possible uses of the Performance Monitors. In particular, the architecture does not define the point in a pipeline where the event counter is incremented, relative to the point where a read of the event counters is made. This means that pipelining effects can cause some imprecision.

A change of Security state can also affect the accuracy of the Performance Monitors, see Interaction with EL3 on page D5-1841.

In addition to this, entry to and exit from Debug state can disturb the normal running of the PE, causing further inaccuracy in the Performance Monitors. Disabling the counters while in Debug state limits the extent of this inaccuracy. An implementation can employ methods to limit this inaccuracy, for example by promptly disabling the counters during the Debug state entry sequence.

An implementation must document any particular scenarios where significant inaccuracies are expected.
D5.3 Behavior on overflow

All events are counted in 32-bit wrapping counters, that overflow when they wrap. The cycle counter, PMCCNTR, is a 64-bit wrapping counter, that is configured by PMCR.LC to either:

- Signal an overflow when bit PMCCNTR[63] overflows.
- Signal an overflow when bit PMCCNTR[31] overflows into bit PMCCNTR[32].

On a Performance Monitors counter overflow:

- An overflow status bit is set to 1. See PMOVSCLR.
- An interrupt request is generated if the PE is configured to generate counter overflow interrupts. For more information, see Generating overflow interrupt requests.
- The counter continues counting events.

D5.3.1 Generating overflow interrupt requests

Software can program the Performance Monitors so that an overflow interrupt request is generated when a counter overflows. See PMINTENSET and PMINTENCLR.

Note

- The mechanism by which an interrupt request from the Performance Monitors generates an FIQ or IRQ exception is IMPLEMENTATION DEFINED.
- ARM recommends that the overflow interrupt requests:
  - Translate into a PMUIRQ signal, so that they are observable to external devices.
  - Connect to inputs on an IMPLEMENTATION DEFINED generic interrupt controller as a Private Peripheral Interrupt (PPI) for the originating processor. See the ARM Generic Interrupt Controller Architecture Specification for information about PPIs.
  - Connect to a Cross Trigger Interface (CTI), see Chapter H5 The Embedded Cross-Trigger Interface.
- ARM strongly discourages implementations from connecting overflow interrupt requests from multiple PEs to the same System Peripheral Interrupt (SPI) identifier.
- From GICv3, the ARM Generic Interrupt Controller Architecture Specification recommends that the Private Peripheral Interrupt (PPI) with ID 23 is used for overflow interrupt requests.

Counter overflow when counting one or more events generates an unsigned carry out. Software can write to the counters to control the frequency at which interrupt requests occur. For counters other than the cycle counter, the counter is always a 32-bit unsigned wrapping value. For example, software might set a counter to `0xFFFF0000`, to generate another counter overflow after 65536 increments, and reset it to this value every time an overflow interrupt occurs.

Note

If an event can occur multiple times in a single clock cycle, then counter overflow can occur without the counter registering a value of zero.

The overflow interrupt request is a level-sensitive request. The PE signals a request for:

- Any given PMNx counter, when the value of PMOVSSET[x] is 1, the value of PMINTENSET[x] is 1, and one of the following is true:
  - EL2 is not implemented and the value of PMCR.E is 1.
  - EL2 is implemented, x is less than the value of HDCR.HPMN, and the value of PMCR.E is 1.
  - EL2 is implemented, x is greater than or equal to the value of HDCR.HPMN, and the value of HDCR.HPME is 1.
- The cycle counter, when the values of PMOVSSET[31], PMINTENSET[31], and PMCR.E are all 1.
The overflow interrupt request is active in both Secure and Non-secure states. In particular, if EL3 and EL2 are both implemented, overflow events from PMNx where \( x \) is greater than or equal to the value of HDCR.HPMN can be signaled from all modes and states but only if the value of HDCR.HPME is 1.

The interrupt handler for the counter overflow request must cancel the interrupt request, by writing to PMOVSCLR[\( x \)] to clear the overflow bit to 0.

**Pseudocode description of overflow interrupt requests**

See Chapter J1 *ARMv8 Pseudocode* for a pseudocode description of overflow interrupt requests. The `AArch64.CheckForPMUOverflow()` and `AArch32.CheckForPMUOverflow()` pseudocode functions signal PMU overflow interrupt requests to an interrupt controller and PMU overflow trigger events to the cross-trigger interface.
D5.4 Attributability

An event caused by the PE counting the event is Attributable. If an agent other than the PE that is counting the events causes an event, these events are Unattributable.

An event is defined as being either Attributable or Unattributable. If the event is Attributable, it is further defined whether it is Attributable to:
- The current Security state of the PE.
- The current Exception level of the PE.
- When the PE is in Debug state, operations issued to the PE by the debugger through the external debug interface.

In a multithreaded implementation, an event might be Attributable either to the current Exception level alone, or to both the Exception level and the Security state of another PE with the same values for affinity level 1 and higher.

--- Note ---

An implementation is described as multithreaded when the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. In this section, when referring to a multithreaded implementation, thread is used to mean processing elements with different affinity level 0 values and the same values for affinity level 1 and higher.

An event can be defined as the combination of multiple subevents, which can be either Attributable or Unattributable.

All architecturally defined events are Attributable, unless otherwise stated.

Unattributable events might be counted when Attributable events are not counted. See:
- Interaction with EL3 on page D5-1841.
- Event filtering on page D5-1843.
- Performance Monitors and Debug state on page D5-1845.

These sections are summarized by Table D5-1 for events Attributable to the processor, and Unattributable events.

<table>
<thead>
<tr>
<th>Counter and PMU enabled</th>
<th>State</th>
<th>Allowed or prohibited</th>
<th>Filtered</th>
<th>Event type</th>
<th>If Attributable to:</th>
<th>Then</th>
<th>Else</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Non-debug</td>
<td>Allowed</td>
<td>Not filtered</td>
<td>X</td>
<td>Count</td>
<td>Count</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Filtered</td>
<td>Current Exception level</td>
<td>Do not count</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Prohibited</td>
<td>Current Security state</td>
<td>Do not count</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Debug</td>
<td>X</td>
<td>X</td>
<td>Debugger operations or raw cycles</td>
<td>Do not count</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
<tr>
<td>No</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Do not count</td>
<td>Do not count</td>
<td></td>
</tr>
</tbody>
</table>
D5.5 Effect of EL3 and EL2

This section describes the effects of implementing EL3 and EL2 on the Performance Monitors. It contains the following subsections:

- Interaction with EL3.
- Interaction with EL2 on page D5-1842.

D5.5.1 Interaction with EL3

While counting events is never prohibited in Non-secure state, there are some restrictions on counting events in Secure state. From reset, counting events Attributable to Secure state is prohibited in Secure state. When executing in AArch32 state, software can set SDCR.SPME to 1 to permit event counting in Secure state. In AArch64 state, software can set MDCR_EL3.SPME to 1 to permit event counting in Secure state.

Note

This enables a Secure Monitor to permit profiling within Secure state without having to configure an IMPLEMENTATION DEFINED debug authentication interface.

The system can use the external authentication interface to override SPME.

If EL3 is not implemented, the behavior is as if the value of SDCR.SPME or MDCR_EL3.SPME is 1, as appropriate.

Counting Attributable events in Secure state is prohibited unless any one of the following is true:

- EL3 is not implemented.
- EL3 is implemented, is using AArch64, and the value of MDCR_EL3.SPME is 1.
- EL3 is implemented, is using AArch32, and the value of SDCR.SPME is 1.
- EL3 is implemented, EL3 or EL1 is using AArch32, executing at EL0, and the value of SDER32_EL3.SUNIDEN is 1.
- EL3 is implemented, and counting is permitted by an IMPLEMENTATION DEFINED authentication interface, ExternalSecureNoninvasiveDebugEnabled() == TRUE.

Note

Software can read the Authentication Status register, DBGAUTHSTATUS, to determine the state of an IMPLEMENTATION DEFINED authentication interface.

Software executing at EL3 can trap attempts by lower Exception levels to access the PMU. This means that the Secure monitor can identify any software which is using the PMU and switch contexts, if required.

The cycle counter, PMCCNTR, counts even when event counting is prohibited, unless PMCR.DP is set to 1 or the PE is in Debug state.

The Performance Monitors registers are always accessible regardless of the values of the authentication signals and the SDER.SUNIDEN bit. Authentication controls whether the counters count events, it does not control access to the Performance Monitors registers.

For each Unattributable event, it is IMPLEMENTATION DEFINED whether it is counted when counting Attributable events is prohibited.

Note

- Additional controls in PMCR, HDCR, PMCNTENSET, and PMCNTENCLR can also disable the event counters and the cycle counter.
- Controls in PMEVTYPE<\texttt{\textless}n\texttt{\textgreater}> and PMCCFILTR can also disable counting based on Exception level and Security state.
D5.5 Effect of EL3 and EL2

See `AArch64.CountEvents()` and `AArch32.CountEvents()` in Chapter J1 ARMv8 Pseudocode for more information. The `CountEvents()` functions return TRUE if PMN\textsubscript{x} counts events or the cycle counter counts cycles at the current Exception level and state. However, these functions do not completely describe the behavior for Unattributable events.

In AArch32 state, the Performance Monitors registers are Common registers, see Classification of System registers on page G4-4154.

The Performance Monitors are intended to be broadly accurate and statistically useful, see Accuracy of the Performance Monitors on page D5-1836. Some inaccuracy is permitted at the point of changing Security state, however. To avoid the leaking of information from the Secure state, the permitted inaccuracy is that transactions that are not prohibited can be uncounted. Where possible, prohibited transactions must not be counted, but if they are counted, then that counting must not degrade security.

**Multithreaded implementations**

If an implementation is multithreaded and the value of PMEVTPYPER\textsubscript{<n>}.MT == 1, then the PE does not count an event that is Attributable to Secure state on another thread if counting events Attributable to Secure state is prohibited in Secure state on the PE that is counting the events.

Example D5-1 The effect of having PMEVTPYPER\textsubscript{<n>}.MT == 1

If the value of MDCR\_EL3.SPME is 0 on one thread, then it does not count events Attributable to Secure state on another thread, even if one or both of the following applies:

- This thread is in Non-secure state.
- MDCR\_EL3.SPME=1 on the other thread.

Otherwise:

- When the current configuration prohibits counting of events Attributable to Secure state in Secure state, it is IMPLEMENTATION DEFINED whether:
  - Counting events Attributable to Secure state on this PE in Non-secure state is permitted.
  - Counting Unattributable events related to other secure operations in the system is permitted.
- Otherwise, counting events in Non-secure state is permitted.

D5.5.2 Interaction with EL2

In an implementation that includes EL2, Non-secure software executing at EL2 can:

- Trap any attempt by the Guest OS to access the PMU. This means the hypervisor can identify which Guest OSs are using the PMU and intelligently employ switching of the PMU state.
- Trap accesses to the PMCR, so that it can fully virtualize the PMU identity registers, PMCR\_IMP and PMCR\_IDCODE.
- Reserve the highest-numbered counters for its own use by overriding the value of PMCR\_N seen by the Guest OS. The PE does not permit a Guest OS to access the reserved counters.

HDCR controls Performance Monitors virtualization.

- *Counter enables* on page D5-1846.
- *Counter access* on page D5-1847.
D5.6 Event filtering

The PMU can filter events by various combinations of Exception level and Security state. This gives software the flexibility to count events across multiple processes.

D5.6.1 Filtering by Exception level and PE state

In AArch64 state:

- For each event counter PMEVTYPER<\(n\)>_EL0 specifies the Exception levels in which the counter counts events Attributable to Exception levels.
- PMCCFILTR_EL0 specifies the Exception levels in which the cycle counter counts.

In an implementation that supports multithreading:

- When the value of PMEVTYPER<\(n\)>_EL0.MT is 1, if an event is Attributable to another thread, then the specified filtering applies to the current Exception level and PE state of the thread to which the event is attributable, regardless of the Exception level and state of the counting thread.
- When the value of PMEVTYPER<\(n\)>_EL0.MT is 0, the event only counts events that are attributable to the counting thread, and the filtering applies to the Exception level and PE state of the counting thread, see Example D5-2.

Example D5-2 Example of the effect of the PMEVTYPER<\(n\)>_EL0.MT control

If the value of PMEVTYPER<\(n\)>_EL0.U is 0 on the current thread, then it does not count events Attributable to EL0 on the other thread, even if this thread is not executing at EL0.

Otherwise, for each Unattributable event, it is IMPLEMENTATION DEFINED whether the filtering applies.

In AArch32 state, the filtering controls are provided by the PMEVTYPER<\(n\)> and PMCCFILTR registers.

For more information, see the individual register descriptions.

Reserved combinations of the filtering controls

The filtering controls are provided by the \{P, U, NSK, NSU, NSH, M\} fields of the controlling register, PMEVTYPER<\(n\)>_EL0, PMCCFILTR_EL0, PMEVTYPER<\(n\)> or PMCCFILTR.

Some combinations of these fields select filtering options that do not represent a meaningful use case, and therefore these cases are reserved. Table D5-2 shows these reserved filtering encodings.

<table>
<thead>
<tr>
<th>P</th>
<th>U</th>
<th>NSK</th>
<th>NSU</th>
<th>NSH</th>
<th>M</th>
<th>Exception level and state the filter applies to</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>(\times)</td>
<td>(\times)</td>
<td>Secure EL1 and Non-secure EL0(^a)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Not (\emptyset\emptyset)</td>
<td></td>
<td>EL0 and at least one of EL2 and EL3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Not (\emptyset\emptyset)</td>
<td></td>
<td>Secure EL0 and at least one of EL2 and EL3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>(\times)</td>
<td>(\times)</td>
<td>Non-secure EL1 and Secure EL0(^a)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>None</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Not (\emptyset\emptyset)</td>
<td></td>
<td>Non-secure EL0 and at least one of EL2 and EL3</td>
</tr>
</tbody>
</table>

\(^a\) Software must not program the counter to count at EL0 in one state and at EL1 in the other state.
The reserved filtering encodings shown in Table D5-2 on page D5-1843 are not UNPREDICTABLE and are not CONSTRANDED UNPREDICTABLE. Implementations must implement the filtering controls as described in the appropriate register descriptions.

D5.6.2 Accuracy of event filtering

The PMU architecture does not require event filtering to be accurate.

For most events, it is acceptable that, during a transition between states, events generated by instructions executed in one state are counted in the other state. The following sections describe the cases where event counts must not be counted in the wrong state:

- Exception-related events.
- Software increment events.

Exception-related events

The PMU must filter events related to exceptions and exception handling according to the Exception level in which the event occurred. These events are:

- \textit{EXC\_TAKEN} on page D5-1855, Exception taken.
- \textit{EXC\_RETURN} on page D5-1855, Instruction architecturally executed, condition code check pass, exception return.
- \textit{CID\_WRITE\_RETIRED} on page D5-1855, Instruction architecturally executed, condition code check pass, write to CONTEXTIDR.
- \textit{TTBR\_WRITE\_RETIRED} on page D5-1857, Instruction architecturally executed, condition code check pass, write to translation table base.

The PMU must not count an exception after it has been taken because this could systematically report a result of zero exceptions at EL0. Similarly, it is not acceptable for the PMU to count exception returns or writes to CONTEXTIDR after the return from the exception.

Software increment events

The PMU must filter software increment events according to the Exception level in which the software increment occurred. Software increment counting must also be precise, meaning the PMU must count every architecturally executed software increment event, and must not count any speculatively executed software increment.

Software increment events must also be counted without the need for explicit synchronization. For example, two software increments executed without an intervening \textit{Context synchronization event} must increment the event counter twice.

For more information, see \textit{SW\_INCR} on page D5-1855, Instruction architecturally executed, condition code check pass, software increment.

Pseudocode description of event filtering

See \texttt{AArch64.\_CountEvents()} and \texttt{AArch32.\_CountEvents()} in Chapter J1 \textit{ARMv8 Pseudocode} for a pseudocode description of event filtering. However, this function does not completely describe the behavior for Unattributable events.
D5.7 Performance Monitors and Debug state

Events that count cycles are not counted in Debug state.

Events Attributable to the operations issued by the debugger through the external debug interface are not counted in Debug state.

In an implementation that supports multithreading, when the value of PMEVTPYPER<n>_EL0.MT is 1, if an event is Attributable to an operation issued by the debugger through the external debug interface to another thread that is in Debug state, then the event is not counted, and it is IMPLEMENTATION DEFINED whether the event is counted when the counting thread is in Debug state.

For each Unattributable event, it is IMPLEMENTATION DEFINED whether it is counted when the counting PE is in Debug state. If the event might be counted, then the rules in Filtering by Exception level and PE state on page D5-1843 apply for the current Security state in Debug state.
### D5.8 Counter enables

Table D5-3 shows an implementation that does not include EL2, and where the PMCR.E bit is a global counter enable bit, and PMCNTENSET provides an enable bit for each counter.

<table>
<thead>
<tr>
<th>PMCR.E</th>
<th>PMCNTENSET[x] == 0</th>
<th>PMCNTENSET[x] == 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PMNx disabled</td>
<td>PMNx disabled</td>
</tr>
<tr>
<td>1</td>
<td>PMNx disabled</td>
<td>PMNx enabled</td>
</tr>
</tbody>
</table>

If the implementation includes EL2, then in addition to the PMCR.E and PMCNTENSET enable bits:
- HDCR.HPME overrides the value of PMCR.E for counters configured for access in Hyp mode.
- HDCR.HPMN specifies the number of performance counters that the Guest OS can access. The minimum permitted value of HDCR.HPMN is 1, meaning there must be at least one counter that the Guest OS can access.

Table D5-4 shows the combined effect of all the counter enable controls.

<table>
<thead>
<tr>
<th>HDCR.HPME</th>
<th>PMCR.E</th>
<th>PMCNTENSET[x] == 0</th>
<th>x &lt; HDCR.HPMN</th>
<th>PMCNTENSET[x] == 1</th>
<th>x ≥ HDCR.HPMN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>PMNx disabled</td>
<td>PMNx disabled</td>
<td>PMNx disabled</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>PMNx disabled</td>
<td>PMNx enabled</td>
<td>PMNx enabled</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>PMNx disabled</td>
<td>PMNx disabled</td>
<td>PMNx enabled</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>PMNx disabled</td>
<td>PMNx enabled</td>
<td>PMNx enabled</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**
The effect of HDCR.{HPME, HPMN} on the counter enables applies in both Security states. However, in Secure state the value returned for PMCR.N is not affected by HDCR.HPMN.

EL2 does not affect the enabling of PMCCNTR. Table D5-5 shows the PMCCNTR enables, for all implementations.

<table>
<thead>
<tr>
<th>PMCR.E</th>
<th>PMCNTENSET[31] == 0</th>
<th>PMCNTENSET[31] == 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PMCCNTR disabled</td>
<td>PMCCNTR disabled</td>
</tr>
<tr>
<td>1</td>
<td>PMCCNTR disabled</td>
<td>PMCCNTR enabled</td>
</tr>
</tbody>
</table>
D5.9 Counter access

All implemented counters are accessible in EL3, Secure EL1 and EL2. If EL2 is implemented the hypervisor uses HDCR.HPMN to reserve an event counter, with the effect that software cannot access that counter and its associated state from Non-secure EL1 or from Non-secure EL0.

--- Note ---

This section describes a counter as being accessible from a particular Exception level and state. However, access to the registers is subject to the access permissions described in Access permissions on page D5-1871. In particular, accesses from EL0 might be UNDEFINED and accesses might be trapped to EL1 or EL2.

D5.9.1 PMNx event counters

For an implementation that includes EL2 and EL3, Table D5-6 shows how the values of the HDCR.HPMN field control the behavior of accesses to the PMNx event counter registers.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Secure state</th>
<th>Non-secure state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EL3</td>
<td>EL1</td>
</tr>
<tr>
<td>x &lt; HDCR.HPMN</td>
<td>Succeeds</td>
<td>Succeeds</td>
</tr>
<tr>
<td>x ≥ HDCR.HPMN</td>
<td>Succeeds</td>
<td>Succeeds</td>
</tr>
</tbody>
</table>

Where Table D5-6 shows no access:

- If PMSELR.SEL is x then:
  - A direct read of PMXEVTYPER or PMXEVCNTR is CONSTRAINED UNPREDICTABLE.
  - A direct write to PMXEVTYPER or PMXEVCNTR is CONSTRAINED UNPREDICTABLE.

- A direct read of PMEVTYPER<n> or PMEVCNTR<n> is CONSTRAINED UNPREDICTABLE.
- A direct write of PMEVTYPER<n> or PMEVCNTR<n> is CONSTRAINED UNPREDICTABLE.
- For direct reads and direct writes, PMOVSLCR[x], PMOVSET[x], PMCNRSET[x], PMCNRCLR[x], and PMINTENCLR[x] are RAZ/WI.
- Direct writes to PMSWINC[x] are ignored.
- A direct write of 1 to PMCR.P does not reset PMNx.

For more information on the CONSTRAINED UNPREDICTABLE behavior of the Performance Monitor Extension, see:

- For AArch32, The Performance Monitors Extension on page K1-5462.
- For AArch64, The Performance Monitors Extension on page K1-5480.

--- Note ---

In Secure state, and in the Non-secure EL2 mode, the value of HDCR.HPMN does not affect the value returned for PMCR.N.

D5.9.2 Cycle counter

The PMU does not provide any control that a hypervisor can use to reserve the cycle counter for its own use. The only control over the cycle counter is an access permission control for EL0. See Access permissions on page D5-1871.
D5.10 Events, event numbers, and mnemonics

The following sections describe the events that can be counted and their associated event numbers, and the mnemonics for the events:

- Definitions.
- The event number space on page D5-1852.
- Common event numbers on page D5-1852.
- Common architectural event numbers on page D5-1854.
- Common microarchitectural event numbers on page D5-1859.
- Meaningful ratios between common microarchitectural events on page D5-1869.
- Required events on page D5-1869.
- IMPLEMENTATION DEFINED event numbers on page D5-1870.

D5.10.1 Definitions

The following subsections give more information about terms used in the event definitions:

- Definition of terms.
- Levels of caches and TLBs on page D5-1851.
- Shared caches and buses on page D5-1851.

Definition of terms

Speculatively executed

Many events relate to speculatively executed operations. Here, speculatively executed means the PE did some work associated with one or more instructions but the instructions were not necessarily architecturally executed.

An instruction might create one or more microarchitectural operations (µ-ops) at any point in the execution pipeline. For the purpose of event counting, the µ-ops are counted. The definition of a µ-op is implementation specific. An architecture instruction might create more than one µ-op for each instruction. µ-ops might also be removed or merged in the execution stream, so an architecture instruction might create no µ-ops for an instruction. Any arbitrary translation of instructions to an equivalent sequence of µ-ops is permitted.

This means there is no architecturally guaranteed relationship between a speculatively executed µ-op and an architecturally executed instruction. The results of such an operation can also be discarded, if it transpires that the operation was not required, such as a mispredicted branch. Therefore, ARMv8-A defines these events as operation speculatively executed, where appropriate.

Note

The definition of speculatively executed does not mean only those operations that are executed speculatively and later abandoned, for example due to a branch misprediction or fault. That is, speculatively executed operations must count operations on both false and correct execution paths.

The counting of operations can indicate the workload on the PE. However, there is no requirement for operations to represent similar amounts of work, and direct comparisons between different microarchitectures are not meaningful.

For example, an implementation might split an A32 or T32 LDM instruction of six registers into six µ-ops, one for each load, and a seventh address-generation operation to determine the base address or writeback address. Also, for doubleword alignment, the six load µ-ops might combine into four operations, that is, a word load, two doubleword loads, and a second word load. This single instruction can then be counted as five, or possibly six, events:

- Four (Operation speculatively executed - Load) events.
- One (Operation speculatively executed - Integer data processing) event.
- One (Operation speculatively executed - Software change of the PC) event if the PC was one of the six registers in the LDM instruction.
Different groups of events can have different IMPLEMENTATION DEFINED definitions of speculatively executed. Such groups share a common base type, which the event name denotes. Each of the events in the previous example is of the base type, operation speculatively executed.

For groups of events with a common base type, speculatively executed operations are all counted on the same basis, which normally means at the same point in the pipeline. It is possible to compare the counts and make meaningful observations about the program being profiled.

Within these groups, events are commonly defined with reference to a particular architecture instruction or group of instructions. In the case of speculatively executed operations this means operations with semantics that map to that type of instruction.

Instruction memory access

A PE acquires instructions for execution through instruction fetches. Instruction fetches might be due to:
- Fetching instructions that are architecturally executed.
- The result of the execution of an instruction preload instruction, PLI.
- Speculation that a particular instruction might be executed in the future.

The relationship between the fetch of an individual instruction and an instruction memory access is IMPLEMENTATION DEFINED. For example, an implementation might fetch many instructions including a non-integer number of instructions in a single instruction memory access.

Memory-read operations

A PE accesses memory through memory-read and memory-write operations. A memory-read operation might be due to:
- The result of an architecturally executed memory-reading instructions.
- The result of a speculatively executed memory-reading instructions.
- A translation table walk.

For levels of cache hierarchy beyond the Level 1 caches, memory-read operations also include accesses made as part of a refill of another cache closer to the PE. Such refills might be due to:
- Memory-read operations or memory-write operations that miss in the cache
- The execution of a data preload instruction.
- The execution of an instruction preload instruction on a unified cache.
- The execution of a cache maintenance instruction.

--- Note ---

A preload instruction or cache maintenance instruction is not, in itself, an access to that cache. However, it might generate cache refills which are then treated as memory-read operations beyond that cache.

- Speculation that a future instruction might access the memory location.

This list is not exhaustive.

The relationship between memory-read instructions and memory-read operations is IMPLEMENTATION DEFINED. For example, for some implementations an LDPP instruction that reads two 64-bit registers might generate one memory-read operation if the address is quadword-aligned, but for other addresses it generates two or more memory-read operations.
Memory-write operations

Memory-write operations might be due to:

- The result of an architecturally executed memory-writing instructions.
- The result of a speculatively executed memory-writing instructions.

Note

Speculatively executed memory-writing instructions that do not become architecturally executed must not alter the architecturally defined view of memory. They can, however, generate a memory-write operation that is later undone in some implementation specific way.

For levels of cache hierarchy beyond the Level 1 caches, memory-write operations also include accesses made as part of a write-back from another cache closer to the PE. Such write-backs might be due to:

- Evicting a dirty line from the cache, to allocate a cache line for a cache refill, see memory-read operations.
- The execution of a cache maintenance instruction.

Note

A cache maintenance instruction is not in itself an access to that cache. However, it might generate write-backs which are then treated as memory-write operations beyond that cache.

- The result of a coherency request from another PE.

This list is not exhaustive.

The relationship between memory-writing instructions and memory-write operations is IMPLEMENTATION DEFINED. For example, for some implementations an STR instruction that writes two 64-bit registers might generate one memory-write operation if the address is quadword-aligned, but for other addresses it generates two or more memory-write operations. In some implementations, the result of two STR instructions that write to adjacent memory might be merged into a single memory-write operation.

Note

The data written back from a cache that is shared with other PEs might not be data that was written by the PE that performs the operation that leads to the write-back. Nevertheless, the event is counted as a write-back event for that PE.

Instruction architecturally executed

Instruction architecturally executed is a class of event that counts for each instruction of the specified type. Architecturally executed means that the program flow is such that the counted instruction would be executed in a Simple sequential execution of the program. Therefore an instruction that has been executed and retired is defined to be architecturally executed. When a PE can perform speculative execution, an instruction is not architecturally executed if the PE discards the results of the speculative execution.

If an instruction that would be executed in a Simple sequential execution of the program generates a synchronous exception, it is IMPLEMENTATION DEFINED whether the instruction is counted.

Each architecturally executed instruction is counted once, even if the implementation splits the instruction into multiple operations. Instructions that have no visible effect on the architectural state of the PE are architecturally executed if they form part of the architecturally executed program flow. The point where such instructions are retired is IMPLEMENTATION DEFINED.

Examples of instructions that have no visible effect are:

- A NOP.
- A conditional instruction that fails its condition code check.
- A Compare and Branch on Zero, CBZ, instruction that does not branch.
- A Compare and Branch on Nonzero, CBNZ, instruction that does not branch.

The point at which an event causes an event counter to be updated is not defined.
Unless otherwise stated, all instructions of the specified type are counted even if they have no visible effect on the architectural state of the PE. This includes a conditional instruction that fails its condition code check.

For events that count only the execution of instructions that update context state, such as writes to the CONTEXTIDR, if such an instruction is executed twice without an intervening Context synchronization event, it is CONSTRAINED UNPREDICTABLE whether the first instruction is counted.

**Instruction architecturally executed, condition code check pass**

*Instruction architecturally executed, condition code check pass* is a class of events that explicitly do not occur for:

- A conditional instruction that fails its condition code check.
- A Compare and Branch on Zero, CBZ, instruction that does not branch.
- A Compare and Branch on Nonzero, CBNZ, instruction that does not branch.
- A Test and Branch on Zero, TBZ, instruction that does not branch.
- A Test and Branch on Nonzero, TBNZ, instruction that does not branch.
- A Store-Exclusive instruction that does not write to memory.

Otherwise, the definition of architecturally executed is the same as for *Instruction architecturally executed*.

**Levels of caches and TLBs**

The mapping of different levels of cache or TLB to the PMU events is determined by the implementation. Although the CLIDR_EL1, or the AArch32 CLIDR, defines the implemented levels of cache, the architecture does not provide any way of determining implemented levels of TLB. Also, many implementations include structures that provide some caching at a higher level than the level 1 caches or TLBs. Typically, these structures, that might be called Level 0 caches, or mini caches, or microcaches, are invisible to software. The implementation-specific nature of cache and TLB implementations mean that, in general, PMU event counts cannot be used reliably to make direct comparisons between different implementations.

**Shared caches and buses**

There is no architectural concept of a *shared* component. However, when a cache, a bus, or any other system component that might generate countable events is implemented, and:

- The extent of the first-order effects due to an event from that component are only applicable to a single PE, then the event is not shared.
- Otherwise, the event is shared.

Second-order effects are not considered when determining if an event is shared.

**Example D5-3 First and second order effects of a cache miss in a multiple-PE implementation**

In an implementation that consists of two PEs, each with its own L1 cache, a cache miss by one of the PEs is a first-order effect of an access to its cache. Any snoop performed on the L1 cache of the other PE in the implementation as a result of that cache miss is a second order effect.

---

**Note**

Shared events are inherently linked to microarchitectures and so the implementer must make an informed decision about how such events are implemented.
D5.10.2 The event number space

The event number space is 12 bits, and is allocated as follows:

0x000-0x03F Common architectural and microarchitectural event numbers.
ARM defines these event numbers. Supported events in this range can be discovered using:
- The PMCEID0_EL0 and PMCEID1_EL0 registers in AArch64 state.
- The PMCEID0 and PMCEID1 registers in AArch32 state.
For more information see:
- Common event numbers.
- Common architectural event numbers on page D5-1854.
- Common microarchitectural event numbers on page D5-1859.

0x040-0x0BF ARM-recommended common architectural and microarchitectural events.
These events are IMPLEMENTATION DEFINED. For more information see:
- IMPLEMENTATION DEFINED event numbers on page D5-1870.
- Appendix K3 Recommendations for Performance Monitors Event Numbers for IMPLEMENTATION DEFINED Events.

0x0C0-0x3FF IMPLEMENTATION DEFINED events.
For more information see IMPLEMENTATION DEFINED event numbers on page D5-1870.

D5.10.3 Common event numbers

The event numbers of the common events are reserved for the specified events. Each of these event numbers must either:
- Be used for its assigned event.
- Not be used.

When an implementation supports monitoring of an event that is assigned a common event number, ARM strongly recommends that it uses that number for the event. However, software might encounter implementations where an event assigned a number in this range is monitored using an event number from the IMPLEMENTATION DEFINED range.

Note
ARM might define other common event numbers. This is one reason why software must not assume that an event with an assigned common event number is never monitored using an event number from the IMPLEMENTATION DEFINED range.

Table D5-7 lists the PMU architectural and microarchitectural event numbers in event number order. The entries in the Event mnemonic column link to the event description in Common architectural event numbers on page D5-1854 or Common microarchitectural event numbers on page D5-1859.

<table>
<thead>
<tr>
<th>Event number</th>
<th>Event type</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>Architectural</td>
<td>SW_INCR</td>
<td>Instruction architecturally executed, condition code check pass, software increment</td>
</tr>
<tr>
<td>0x001</td>
<td>Microarchitectural</td>
<td>L1I_CACHE_REFILL*</td>
<td>Attributable Level 1 instruction cache refill</td>
</tr>
<tr>
<td>0x002</td>
<td>Microarchitectural</td>
<td>L1I_TLB_REFILL*</td>
<td>Attributable Level 1 instruction TLB refill</td>
</tr>
<tr>
<td>0x003</td>
<td>Microarchitectural</td>
<td>L1D_CACHE_REFILL*</td>
<td>Attributable Level 1 data cache refill</td>
</tr>
<tr>
<td>Event number</td>
<td>Event type</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------</td>
<td>-------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0x004</td>
<td>Microarchitectural</td>
<td>L1D_CACHE</td>
<td>Attributable Level 1 data cache access</td>
</tr>
<tr>
<td>0x005</td>
<td>Microarchitectural</td>
<td>L1D_TLB_REFILL</td>
<td>Attributable Level 1 data TLB refill</td>
</tr>
<tr>
<td>0x006</td>
<td>Architectural</td>
<td>LD_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, load</td>
</tr>
<tr>
<td>0x007</td>
<td>Architectural</td>
<td>ST_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, store</td>
</tr>
<tr>
<td>0x008</td>
<td>Architectural</td>
<td>INST_RETIRED</td>
<td>Instruction architecturally executed</td>
</tr>
<tr>
<td>0x009</td>
<td>Architectural</td>
<td>EXC_TAKEN</td>
<td>Exception taken</td>
</tr>
<tr>
<td>0x00A</td>
<td>Architectural</td>
<td>EXC_RETURN</td>
<td>Instruction architecturally executed, condition code check pass, exception return</td>
</tr>
<tr>
<td>0x00B</td>
<td>Architectural</td>
<td>CID_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, write to CONTEXTIDR</td>
</tr>
<tr>
<td>0x00C</td>
<td>Architectural</td>
<td>PC_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, software change of the PC</td>
</tr>
<tr>
<td>0x00D</td>
<td>Architectural</td>
<td>BR_IMMED_RETIRED</td>
<td>Instruction architecturally executed, immediate branch</td>
</tr>
<tr>
<td>0x00E</td>
<td>Architectural</td>
<td>BR_RETURN_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, procedure return</td>
</tr>
<tr>
<td>0x00F</td>
<td>Architectural</td>
<td>UNALIGNED_LDST_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, unaligned load or store</td>
</tr>
<tr>
<td>0x010</td>
<td>Microarchitectural</td>
<td>BR_MIS_PRED</td>
<td>Mispredicted or not predicted branch speculatively executed</td>
</tr>
<tr>
<td>0x011</td>
<td>Microarchitectural</td>
<td>CPU_CYCLES</td>
<td>Cycle</td>
</tr>
<tr>
<td>0x012</td>
<td>Microarchitectural</td>
<td>BR_PRED</td>
<td>Predictable branch speculatively executed</td>
</tr>
<tr>
<td>0x013</td>
<td>Microarchitectural</td>
<td>MEM_ACCESS</td>
<td>Data memory access</td>
</tr>
<tr>
<td>0x014</td>
<td>Microarchitectural</td>
<td>L1I_CACHE</td>
<td>Attributable Level 1 instruction cache access</td>
</tr>
<tr>
<td>0x015</td>
<td>Microarchitectural</td>
<td>L1D_CACHE_WB</td>
<td>Attributable Level 1 data cache write-back</td>
</tr>
<tr>
<td>0x016</td>
<td>Microarchitectural</td>
<td>L2D_CACHE</td>
<td>Attributable Level 2 data cache access</td>
</tr>
<tr>
<td>0x017</td>
<td>Microarchitectural</td>
<td>L2D_CACHE_REFILL</td>
<td>Attributable Level 2 data cache refill</td>
</tr>
<tr>
<td>0x018</td>
<td>Microarchitectural</td>
<td>L2D_CACHE_WB</td>
<td>Attributable Level 2 data cache write-back</td>
</tr>
<tr>
<td>0x019</td>
<td>Microarchitectural</td>
<td>BUS_ACCESS</td>
<td>Bus access</td>
</tr>
<tr>
<td>0x01A</td>
<td>Microarchitectural</td>
<td>MEMORY_ERROR</td>
<td>Local memory error</td>
</tr>
<tr>
<td>0x01B</td>
<td>Microarchitectural</td>
<td>INST_SPEC</td>
<td>Operation speculatively executed</td>
</tr>
<tr>
<td>0x01C</td>
<td>Architectural</td>
<td>TTBR_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, write to TTBR</td>
</tr>
<tr>
<td>0x01D</td>
<td>Microarchitectural</td>
<td>BUS_CYCLES</td>
<td>Bus cycle</td>
</tr>
</tbody>
</table>
The PMCEID0_EL0 and PMCEID1_EL0 registers identify the events that an implementation supports. Future revisions of this manual, or of the architecture, might define additional common event numbers. Events that do not require additional features in the PMU can be implemented retrospectively, meaning such events can be supported as part of a PMUv3 implementation.

---

**Note**

This means that an ARMv7 PMUv2 implementation can include support for any of the event numbers defined in Table D5-7 on page D5-1852.

### D5.10.4 Common architectural event numbers

This section describes the defined common architectural event numbers.

For the common features, normally the counters must increment only once for each event. The event descriptions include any exceptions to this rule.
In these definitions, the term *architecturally executed* means that the instruction flow is such that the counted instruction would have been executed in a *Simple sequential execution* model.

The common architectural event numbers are:

**0x000**, SW_INCR, **Instruction architecturally executed, condition code check pass, software increment**

The counter increments on writes to the PMSWINC register.

If the PE performs two architecturally executed writes to the PMSWINC register without an intervening *Context synchronization event*, then the counter is incremented twice.

If PMEVTPYPER<n>_EL0.evtCount is set to 0x000, then in AArch64 state, counts MSR writes to PMSWINC_EL0 with bit [n] set to 1.

If the value of PMEVTPYPER<n>_EL0.MT is 1 then, in a multithreaded implementation, this counts writes by all PEs that have the same affinity at level 1 and above.

**0x006**, LD_RETIRED, **Instruction architecturally executed, condition code check pass, load**

The counter increments for every executed memory-reading instruction.

--- **Note** ---

Event 0x006 does not count the return status value of a Store-Exclusive instruction.

---

Whether the preload instructions PRFM, PLD, PLDW, PLI, count as memory-reading instructions is *IMPLEMENTATION DEFINED*. ARM recommends that if the instruction is not implemented as a NOP then it is counted as a memory-reading instruction.

**0x007**, ST_RETIRED, **Instruction architecturally executed, condition code check pass, store**

The counter increments for every executed memory-writing instruction.

DC ZVA is counted as a store.

The counter does not increment for a Store-Exclusive instruction that fails.

**0x008**, INST_RETIRED, **Instruction architecturally executed**

The counter increments for every architecturally executed instruction.

**0x009**, EXC_TAKEN, **Exception taken**

The counter increments for each exception taken. See *Exception-related events on page D5-1844*.

--- **Note** ---

The counter counts the PE exceptions described in:

- For exceptions taken to an Exception level using AArch64, *Exception entry on page D1-1521*.
- For exceptions taken to an Exception level using AArch32, *AArch32 state exception descriptions on page G1-3849*.

---

**0x00A**, EXC_RETURN, **Instruction architecturally executed, condition code check pass, exception return**

The counter increments for each executed exception return instruction. See also *Exception-related events on page D5-1844*. The following sections define the counted instructions:

- For an exception return from an Exception level using AArch64, *Exception return on page D1-1536*.
- For an exception return from an Exception level using AArch32, *Exception return instructions on page G1-3834*.

**0x00B**, CID_WRITE RETIRED, **Instruction architecturally executed, condition code check pass, write to CONTEXTIDR**

The counter increments for every write to CONTEXTIDR. See *Exception-related events on page D5-1844*. 

---
If the PE performs two architecturally-executed writes to CONTEXTIDR without an intervening Context synchronization event, it is CONSTRAINED UNPREDICTABLE whether the first write is counted.

0x00C, PC_WRITE_RETIRED, Instruction architecturally executed, condition code check pass, software change of the PC

The counter increments for every software change of the PC. This includes all:
- Branch instructions.
- Memory-reading instructions that explicitly write to the PC.
- Data-processing instructions that explicitly write to the PC.
- Exception return instructions, ERET and RET.

It is IMPLEMENTATION DEFINED whether the counter increments for any or all of:
- BRK and BKPT instructions.
- An exception generated because an instruction is UNDEFINED.
- The exception-generating instructions, SVC, HVC, and SMC.

It is IMPLEMENTATION DEFINED whether an ISB is counted as a software change of the PC.

The counter does not increment for exceptions other than those explicitly identified in these lists.

________ Note ________

Conditional branches are only counted if the branch is taken.

0x00D, BR_IMMED_RETIRED, Instruction architecturally executed, immediate branch

The counter counts all immediate branch instructions that are architecturally executed.

In AArch32 state, the counter increments each time the PE executes one of the following instructions:
- B{<c>} <label>.
- BL{<c>} <label>.
- BLX{<c>} <label>.
- CBZ <Rn>, <label>.
- CBNZ <label>.

In AArch64 state, the counter increments each time the PE executes an immediate branch instructions:
- B <label>.
- B.cond <label>.
- BL <label>.
- CBZ <Rn>, <label>.
- CBNZ <Rn>, <label>.
- TBZ <Rn>, <label>.
- TBNZ <Rn>, <label>.

________ Note ________

Conditional branches are always counted, regardless of whether the branch is taken.

If an ISB is counted as a software change of the PC instruction, then it is IMPLEMENTATION DEFINED whether an ISB is counted as an immediate branch instruction.

0x00E, BR_RETURN_RETIRED, Instruction architecturally executed, condition code check pass, procedure return

In AArch32 state, the counter counts the following procedure return instructions:
- BX R14.
- MOV PC, LR.
- POP {..., PC}.
•  LDR PC, [SP], #offset.

Note

The counter counts only the listed instructions as procedure returns. For example, it does not count the following as procedure return instructions:
•  BX R0, because Rm != R14.
•  MOV PC, R0, because Rm != R14.
•  LDM SP, {..., PC}, because writeback is not specified.
•  LDR PC, [SP, #offset], because this specifies the wrong addressing mode.

In AArch64 state, the counter counts all architecturally executed RET instructions.

0x00F, UNALIGNED_LDST_RETIRED, Instruction architecturally executed, condition code check pass, unaligned load or store

The counter counts each memory-reading instruction or memory-writing instruction access that would generate an Alignment fault when Alignment fault checking is enabled.

This event does not count accesses that would generate an SP alignment fault exception if the applicable stack pointer alignment check is enabled, unless that access would also generate an Alignment fault Data Abort exception if Alignment fault checking is enabled.

It is IMPLEMENTATION DEFINED whether this event counts accesses that generate an exception, including accesses that do generate Alignment fault Data Abort exceptions.

See SP alignment checking on page D1-1515 for more information.
See Unaligned data access on page E2-2323 for more information.

0x01C, TTBR_WRITE_RETIRED, Instruction architecturally executed, condition code check pass, write to TTBR

The counter counts writes to TTBR0_EL1 and TTBR1_EL1 in AArch64 state and TTBR0 and TTBR1 in AArch32 state. When EL3 is implemented and using AArch32, this includes counting writes to both banked copies of TTBR0 and TTBR1. See Exception-related events on page D5-1844.

If the PE executes two writes to the same TTBR, without an intervening Context synchronization event, it is CONSTRAINED UNPREDICTABLE whether the first write to the TTBR, is counted.

If EL3 is implemented and using AArch64, the counter does not count writes to TTBR0_EL3.
If EL2 is implemented and using AArch64, the counter does not count writes to TTBR0_EL2 and to VTTBR_EL2.
If EL2 is implemented and using AArch32, the counter does not count writes to HTTBR and to VTTBR.

0x01E, CHAIN

For an odd-numbered counter, increments when an overflow occurs on the preceding even-numbered counter on the same PE. Even-numbered counters never increment as a result of this event. This means the CHAIN event links the odd-numbered counter with the preceding even-numbered counter to provide a 64-bit counter.

Note

•  The CHAIN event means a system can provide N 32-bit counters, N/2 64-bit counters, or a mixture of 32-bit counters and 64-bit counters.
•  The CHAIN event only counts overflows from the preceding even-numbered counter on the same PE. This means it is unaffected by the value of PMEVTYPER<n>_EL0.MT.

There is no atomic access to a pair of counters, so if software reads a counter-pair that is enabled, it must use a high-low-high read sequence, or employ reasonable heuristics, to avoid tearing.
Similarly, if using CHAIN events, when disabling the counters software must take care that the
result is not torn by the low counter overflowing at the same time as the counters are disabled. 

Example D5-4 on page D5-1858 shows suitable sequences for disabling and enabling CHAIN counters.

Example D5-4 Usage examples for 64-bit counters

An example high-low-high read sequence for a 64-bit counter is:

```
MRS W2, PMEVCNTR1_EL0  ;; read high counter, must be odd-numbered
retry:
  ISB                      ;; force ordering
  MRS W0, PMEVCNTR0_EL0   ;; read low counter
  ;; must return the previous counter to PMEVCNTR1_EL0
  ISB                      ;; force ordering
  MRS W1, PMEVCNTR1_EL0   ;; read high counter
  CMP W1, W2
  BNE retry              ;; if the high counter has changed, then retry
```

When disabling a pair of counters that are paired by a CHAIN event, software must:

1. Disable the low counter, by setting PMCNTENCLR_EL0[n] to 1.
   Typically, software uses a read-modify-write sequence to update PMCNTENCLR_EL0.
2. Execute an ISB instruction, or perform another Context synchronization event.
3. Disable the high counter, by setting PMCNTENCLR_EL0[n+1] to 1, or setting PMCR_EL0.E to 0.

When enabling a pair of counters that are paired by a CHAIN event, software must:

1. Enable the high counter, by setting PMCNTENCLR_EL0[n+1] to 0 and, if necessary, setting PMCR_EL0.E to 1.
2. Execute an ISB instruction, or perform another Context synchronization event.
3. Enable the low counter by setting PMCNTENCLR_EL0[n] to 0.

When using 64-bit counters, the architecture does not define the latency between the first counter overflowing and the second counter incrementing the CHAIN event. There is no requirement for updates to occur synchronously, but software reading or enabling the counter pair using a low-ISB-high sequence, as shown in Example D5-4, must not observe the low counter incrementing and overflowing for the event and the high counter not incrementing for the resulting CHAIN event. This means that the ISB executed after reading the low counter must ensure the completion of the update of the high counter by the CHAIN event.

Note

The way the CHAIN event operates means that, to filter the Exception levels and Security states in which the event is counted, software must:

- Program PMEVTYPER<n>_EL0 to count the event in the required conditions.
- Program PMEVTYPER<n+1>_EL0 to count the CHAIN event in all Exception levels and states.

0x021, BR_RETIRED, Instruction architecturally executed, branch.

The counter counts all branches on the architecturally executed path that would incur cost if mispredicted.

- Counts all branch instructions, memory-reading and data-processing instructions that explicitly write to the PC, at retirement.
- Counts both taken and not-taken branches.
- It is IMPLEMENTATION DEFINED whether this includes each of:
  - Unconditional direct branch instructions.
  - Exception-generating instructions.
  - Exception return instructions.
  - Context synchronization instructions.
D5.10.5 Common microarchitectural event numbers

This section describes the defined common microarchitectural event numbers.

The common microarchitectural events are features that are likely to be implemented across a wide range of implementations. Unlike the common architectural events, there can be some IMPLEMENTATION DEFINED variation between definitions on different implementations.

Unless otherwise stated, the common microarchitectural features relate only to events resulting from the operation of the PE counting the events. Events resulting from the operation of other PEs that might share a resource must not be counted. Where a resource can be subject to events that do not result from the operation of any of the PEs that share it, ARM recommends that the resource implements its own event counters. An example of a resource that might require its own event counters is a shared Level 2 cache that is subject to accesses from a system coherency port on that cache.

The event definitions relating to Level 2 caches generally assume the Level 2 cache is shared. The event definitions relating to Level 1 caches generally assume the Level 1 cache is not shared.

The common microarchitectural event numbers are:

0x001, L1I_CACHE_REFILL, Attributable Level 1 instruction cache refill

The counter counts Attributable instruction memory accesses that cause a refill of at least the Level 1 instruction or unified cache. This includes each instruction memory access that causes a refill from outside the cache. It excludes accesses that do not cause a new cache refill but are satisfied from refilling data of a previous miss.

A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache.

The counter does not count cache maintenance instructions.

See also:
• Attributability on page D5-1840.
• Meaningful ratios between common microarchitectural events on page D5-1869.

0x002, L1I_TLB_REFILL, Attributable Level 1 instruction TLB refill

The counter counts Attributable instruction memory accesses that cause a TLB refill of at least the Level 1 instruction TLB. This includes each instruction memory access that causes an access to a level of memory system due to a translation table walk or an access to another level of TLB caching.

It is IMPLEMENTATION DEFINED whether the count increments when:
• A refill results in a Translation fault.
• A refill is not allocated in the TLB.

The counter does not count:
• A TLB miss that does not cause a refill but does generate a translation table walk.
• TLB maintenance instructions.

See also:
• Attributability on page D5-1840.
• Meaningful ratios between common microarchitectural events on page D5-1869.

0x003, L1D_CACHE_REFILL, Attributable Level 1 data cache refill

The counter counts each Attributable memory-read operation or Attributable memory-write operation that causes a refill of at least the Level 1 data or unified cache from outside the Level 1 cache. Each access to a cache line that causes a new linefill is counted, including those from instructions that generate multiple accesses, such as load or store multiples, and PUSH and POP instructions. In particular, the counter counts accesses to the Level 1 cache that cause a refill that is satisfied by another Level 1 data or unified cache, or a Level 2 cache, or memory.

A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache.
The counter does not count:

- Accesses that do not cause a new Level 1 cache refill but are satisfied from refilling data of a previous miss.
- Accesses to a cache line that generate a memory access but not a new linefill, such as write-through writes that hit in the cache.
- Cache maintenance instructions.
- A write that writes an entire line to the cache and does not fetch any data from outside the Level 1 cache, for example:
  - A write of a full cache line from a coalescing buffer.
  - A DC ZVA operation.
- A write that misses in the cache, and writes through the cache without allocating a line.

See also:

- Attributability on page D5-1840.
- Meaningful ratios between common microarchitectural events on page D5-1869.

0x004, L1D_CACHE, Attributable Level 1 data cache access

The counter counts each Attributable memory-read operation or Attributable memory-write operation that causes a cache access to at least the Level 1 data or unified cache. Each access to a cache line is counted including the multiple accesses of instructions, such as LD or STM. Each access to other Level 1 data or unified memory structures, for example refill buffers, write buffers, and write-back buffers, is also counted.

The counter does not count cache maintenance instructions.

See also Attributability on page D5-1840.

0x005, L1D_TLB_REFILL, Attributable Level 1 data TLB refill

The counter counts each Attributable memory-read operation or Attributable memory-write operation that causes a TLB refill of at least the Level 1 data or unified TLB. It counts each read or write that causes a refill, in the form of a translation table walk or an access to another level of TLB caching. It is IMPLEMENTATION DEFINED whether the count increments when:

- A refill results in a Translation fault.
- A refill is not allocated in the TLB.

The counter does not count:

- A TLB miss that does not cause a refill but does generate a translation table walk.
- TLB maintenance instructions.

See also:

- Attributability on page D5-1840.
- Meaningful ratios between common microarchitectural events on page D5-1869.

0x010, BR_MIS_PRED, Mispredicted or not predicted branch speculatively executed

The counter counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, the branch prediction resources and that relates to instructions that the branch prediction resources are capable of predicting.

If no program-flow prediction resources are implemented, ARM recommends that the counter counts all branches that are not taken.

0x011, CPU_CYCLES, Cycle

The counter increments on every cycle.

All counters are subject to changes in clock frequency, including when a WFI or WFE instruction stops the clock. This means that it is CONSTRAINED UNPREDICTABLE whether or not CPU_CYCLES continues to increment when the clocks are stopped by WFI and WFE instructions.
Note

Unlike PMCCNTR, this count is not affected by PMCR.DP, PMCR.D, or PMCR.C:
• The counter is not incremented in prohibited regions, so is not affected by PMCR.DP.
• The counter increments on every cycle, regardless of the setting of PMCR.D.
• The counter is reset when event counters are reset by PMCR.P, never by PMCR.C.

In a multithreaded implementation, CPU_CYCLES counts each cycle for the processor for which this PE thread was active and could issue an instruction. For more information, see Cycle event counting on multithreaded implementations on page D5-1868.

0x012, BR_PRED, Predictable branch speculatively executed

The counter counts every branch or other change in the program flow that the branch prediction resources are capable of predicting.

If all branches are subject to prediction, for example a BTB or BTAC, then all branches are predictable branches.

If branches are decoded before the predictor, so that the branch prediction logic dynamically predicts only some branches, for example conditional and indirect branches, then it is IMPLEMENTATION DEFINED whether other branches are counted as predictable branches. ARM recommends that all branches are counted.

An implementation might include other structures that predict branches, such as a loop buffer that predicts short backwards direct branches as taken. Each execution of such a branch is a predictable branch. Terminating the loop might generate a misprediction event that is counted by BR_MIS_PRED.

If no program-flow prediction resources are implemented, this event is optional, but ARM recommends that BR_PRED counts all branches.

0x013, MEM_ACCESS, Data memory access

The counter counts memory-read or memory-write operations that the PE made. The counter increments whether the access results in an access to a Level 1 data or unified cache, a Level 2 data or unified cache, or neither of these.

The counter does not increment as a result of:
• Instruction memory accesses, see Definition of terms on page D5-1848.
• Translation table walks.
• Cache maintenance instructions.
• Write-back from any cache.
• Refilling of any cache.

0x014, L1I_CACHE, Attributable Level 1 instruction cache access

The counter counts Attributable instruction memory accesses that access at least the Level 1 instruction or unified cache. Each access to other Level 1 instruction memory structures, such as refill buffers, is also counted.

See also Attributability on page D5-1840.

0x015, L1D_CACHE_WB, Attributable Level 1 data cache write-back

The counter counts every write-back of data from the Level 1 data or unified cache. The counter counts each write-back that causes data to be written from the Level 1 cache to outside of the Level 1 cache. For example, the counter counts the following cases:
• A write-back that causes data to be written to a Level 2 cache or memory.
• A write-back of a recently fetched cache line that has not been allocated to the Level 1 cache.
• Transfer of data from the Level 1 cache to outside of this cache made as a result of a coherency request. The conditions determining which of these are counted for transfers to other Level 1 caches within the same multiprocessor cluster are IMPLEMENTATION DEFINED.

Each write-back is counted once, even if multiple accesses are required to complete the write-back.
Whether write-backs made as a result of cache maintenance instructions is **IMPLEMENTATION DEFINED**.

The counter does not count:

- The invalidation of a cache line without any write-back to a Level 2 cache or memory.
- Writes from the PE that write through the Level 1 cache to outside of the Level 1 cache.

An Unattributable write-back event occurs when a requestor outside the PE makes a coherency request that results in write-back. If the cache is shared, then an Unattributable write-back event is not counted. If the cache is not shared, then the event is counted. See *Attributability* on page D5-1840.

It is **IMPLEMENTATION DEFINED** whether a write of a whole cache line that is not the result of the eviction of a line from the cache, is counted. For example, this applies when the PE determines streaming writes to memory and does not allocate lines to the cache, or by a DC ZVA operation.

See also *Attributability* on page D5-1840.

**0x016, L2D_CACHE, Attributable Level 2 data cache access**

The counter counts Attributable memory-read or Attributable memory-write operations, that the PE made, that access at least the Level 2 data or unified cache. Each access to a cache line is counted including refills of and write-backs from the Level 1 data, instruction, or unified caches. Each access to other Level 2 data or unified memory structures, such as refill buffers, write buffers, and write-back buffers, is also counted.

The counter does not count:

- Operations made by other PEs that share this cache.
- Cache maintenance instructions.

See also *Attributability* on page D5-1840.

**0x017, L2D_CACHE_REFILL, Attributable Level 2 data cache refill**

The counter counts Attributable memory-read or Attributable memory-write operations, that the PE made, that access at least the Level 2 data or unified cache and cause a refill of a Level 1 data, instruction, or unified cache or of the Level 2 data or unified cache. Each read from or write to the cache that causes a refill from outside the Level 1 and Level 2 caches is counted.

A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache.

For example, the counter counts:

- Accesses to the Level 2 cache that cause a refill that is satisfied by another Level 2 cache, a Level 3 cache, or memory.
- Refills of and write-backs from any Level 1 data, instruction or unified cache that cause a refill from outside the Level 1 and Level 2 caches.
- Accesses to the Level 2 cache that cause a refill of a Level 1 cache from outside of the Level 1 and Level 2 caches, even if there is no refill of the Level 2 cache.

The counter does not count, as events on this PE:

- Accesses that do not cause a new cache refill but are satisfied from refilling data of a previous miss.
- Accesses to the Level 2 cache that generate a memory access but not a new linefill, such as write-through writes that hit in the Level 2 cache.
- Accesses to the Level 2 cache that are part of a Level 1 cache refill or write-back that hit in the Level 2 cache so do not cause a refill from outside of the Level 1 and Level 2 caches.
- Operations made by other PEs that share this cache.
- Cache maintenance instructions.
- A write that writes an entire line to the cache and does not fetch any data from outside the Level 1 and Level 2 caches, for example:
  — A write-back from a Level 1 cache to a Level 2 cache.
A write from a coalescing buffer of a full cache line.

A DC ZVA operation.

- A write that misses in the cache, and writes through the cache without allocating a line.

See also:
- Attributability on page D5-1840.
- Meaningful ratios between common microarchitectural events on page D5-1869.

0x018, L2D_CACHE_WB, Attributable Level 2 data cache write-back

The counter counts every write-back of data from the Level 2 data or unified cache that occurs as a result of an operation by this PE. It counts each write-back that causes data to be written from the Level 2 cache to outside the Level 1 and Level 2 caches. For example, the counter counts:

- A write-back that causes data to be written to a Level 3 cache or memory.
- A write-back of a recently fetched cache line that has not been allocated to the Level 2 cache.

Each write-back is counted once, even if it requires multiple accesses to complete the write-back.

It is IMPLEMENTATION DEFINED whether the counter counts:

- A transfer of data from the Level 2 cache to outside the Level 1 and Level 2 cache made as a result of a coherency request.
- Write-backs made as a result of Cache maintenance instructions.

The counter does not count:

- The invalidation of a cache line without any write-back to a Level 3 cache or memory.
- Writes from the PE or Level 1 data or unified cache that write through the Level 2 cache to outside the Level 1 and Level 2 caches.
- Transfers of data from the Level 2 cache to a Level 1 cache, to satisfy a Level 1 cache refill.

An Unattributable write-back event occurs when a requestor outside the PE makes a coherency request that results in write-back. If the cache is shared, then an Unattributable write-back event is not counted. If the cache is not shared, then the event is counted.

It is IMPLEMENTATION DEFINED whether a write of a whole cache line that is not the result of the eviction of a line from the cache, is counted. For example, this applies when the PE determines streaming writes to memory and does not allocate lines to the cache, or by a DC ZVA operation.

See also Attributability on page D5-1840.

0x019, BUS_ACCESS, Attributable Bus access

The counter counts memory-read or memory-write operations that access outside of the boundary of the PE and its closely-coupled caches. Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED.

The definition of a bus access is IMPLEMENTATION DEFINED but physically is a single beat rather than a burst. That is, for each bus cycle for which the bus is active.

Bus accesses include refills of and write-backs from data, instruction, and unified caches. Whether bus accesses include operations that do use the bus but not explicitly transfer data is IMPLEMENTATION DEFINED.

An Unattributable bus access occurs when a requestor outside the PE makes a request that results in a bus access, for example, a coherency request. If the bus is shared, then an Unattributable bus access is not counted. If the bus is not shared, then the event is counted.

If the bus is shared, then only Attributable bus accesses are counted. If the bus is not shared, then all bus accesses are counted.

Where an implementation has multiple buses at this boundary, this event counts the sum of accesses across all buses.

If a bus supports multiple accesses per cycle, for example through multiple channels, the counter increments once for each channel that is active on a cycle, and so it might increment by more than one in any given cycle.

The maximum increment in any given cycle is IMPLEMENTATION DEFINED.
0x01A, MEMORY_ERROR, Local memory error
The counter counts every occurrence of a memory error signaled by a memory closely coupled to this PE. The definition of local memories is IMPLEMENTATION DEFINED but includes caches, tightly-coupled memories, and TLB arrays.
Memory error refers to a physical error detected by the hardware, such as a parity or ECC error. It includes errors that are correctable and those that are not. It does not include errors as defined in the architecture, such as MMU faults.

0x01B, INST_SPEC, Operation speculatively executed
The counter counts instructions that are speculatively executed by the PE. This includes instructions that are subsequently not architecturally executed. As a result, this event counts a larger number of instructions than the number of instructions architecturally executed. The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x01D, BUS_CYCLES, Bus cycle
The counter increments on every cycle of the external memory interface of the PE.

Note
If the implementation clocks the external memory interface at the same rate as the processor hardware, the counter counts every cycle.

0x01F, L1D_CACHE_ALLOCATE, Attributable Level 1 data cache allocation without refill
The counter increments on every Attributable write that writes an entire line into the Level 1 cache without fetching from outside the Level 1 cache, for example:
• A write from a coalescing buffer of a full cache line.
• A DC ZVA operation.
See also Attributability on page D5-1840.

0x020, L2D_CACHE_ALLOCATE, Attributable Level 2 data cache allocation without refill
The counter increments on every Attributable write that writes an entire line into the Level 2 cache without fetching from outside the Level 1 or Level 2 caches, for example:
• A write-back from a Level 1 to Level 2 cache.
• A write from a coalescing buffer of a full cache line.
• A DC ZVA operation.
See also Attributability on page D5-1840.

0x022, BR_MIS_PRED_RETIRED, Instruction architecturally executed, mispredicted branch
The counter counts all instructions counted by BR_RETIRED that were not correctly predicted.
If no program-flow prediction resources are implemented, this event counts all retired not-taken branches.

0x023, STALL_FRONTEND, No operation issued due to the frontend
The counter counts every cycle counted by the CPU_CYCLES event on which no operation was issued because there are no operations available to issue for this PE from the frontend.
The division between frontend and backend is IMPLEMENTATION DEFINED. Frontend and backend events must count at the same point in the pipeline.

Note
• For a simplified pipeline model of Fetch → Decode → Issue → Execute → Retire, ARM recommends that the events are counted when instructions are dispatched from Decode to Issue.
• On a given cycle, both events might be counted if the backend is unable to accept any
operations and there are no operations available to issue from the frontend.

For more information, see Cycle event counting on multithreaded implementations on
page D5-1868.

0x024, STALL_BACKEND, No operation issued due to the backend
The counter counts every cycle counted by the CPU_CYCLES event on which no operation was
issued because either:
• The backend is unable to accept any of the operations available for issue for this PE.
• The backend is unable to accept any operations.
For example, the back end might be unable to accept operations because of a resource conflict or
non-availability.
The division between frontend and backend is IMPLEMENTATION DEFINED. Frontend and backend
events must count at the same point in the pipeline. See STALL_FRONTEND for more information.
For more information, see Cycle event counting on multithreaded implementations on
page D5-1868.

0x025, L1D_TLB, Attributable Level 1 data or unified TLB access
The counter counts each Attributable memory-read operation or Attributable memory-write
operation that causes a TLB access to at least the Level 1 data or unified TLB. Each access to a TLB
record is counted including the multiple accesses of instructions, such as LDM or STM.
The counter does not count TLB maintenance instructions.
See also Attributability on page D5-1840.

0x026, L1I_TLB, Attributable Level 1 instruction TLB access
The counter counts each Attributable instruction memory access that causes a TLB access to at least
the Level 1 instruction or unified TLB.
The counter does not count TLB maintenance instructions.
See also Attributability on page D5-1840.

0x027, L2I_CACHE, Attributable Level 2 instruction cache access
The counter counts Attributable instruction memory accesses that access at least the Level 2
instruction or unified cache. Each Attributable access to other Level 2 instruction memory
structures, such as refill buffers, is also counted.
See also Attributability on page D5-1840.

0x028, L2I_CACHE_REFILL, Attributable Level 2 instruction cache refill
The counter counts Attributable instruction memory accesses that cause a refill of at least the Level
2 instruction or unified cache. This includes each Attributable memory access that causes a refill
from outside the cache. It excludes accesses that do not cause a new cache refill but are satisfied
from refilling data of a previous miss.
A refill includes any Attributable access that causes data to be fetched from outside the cache, even
if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer
but then discarded, rather than being allocated into a cache. These buffers are treated as part of the
cache.
The counter does not count cache maintenance instructions.
See also:
• Attributability on page D5-1840.
• Meaningful ratios between common microarchitectural events on page D5-1869.
0x029, **L3D_CACHE_ALLOCATE**, Attributable Level 3 data cache allocation without refill

The counter increments on every Attributable write that writes an entire line into the Level 3 cache without fetching from outside the Level 1, Level 2, or Level 3 cache, for example:

- A write-back from a Level 2 to Level 3 cache.
- A write from a coalescing buffer of a full cache line.
- A DC ZVA operation.

See also *Attributability on page D5-1840*.

0x02A, **L3D_CACHE_REFILL**, Attributable Level 3 data cache refill

The counter counts each Attributable memory-read operation or Attributable memory-write operation that the PE makes that accesses at least the Level 3 data or unified cache and causes a refill of a Level 1 or Level 2 instruction, data, or unified cache or of the Level 3 data or unified cache. Each read from or write to the cache that causes a refill from outside the Level 1, Level 2, and Level 3 caches is counted.

A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache.

The counter does not count as events on this PE:

- Accesses that do not cause a new cache refill but are satisfied from refilling data of a previous miss.
- Accesses to the Level 3 cache that generate a memory access but not a new linefill, such as write-through writes that hit in the Level 3 cache.
- Accesses to the Level 3 cache that are part of a Level 1 or Level 2 cache refill or write-back that hit in the Level 3 cache so do not cause a refill from outside of the Level 1, Level 2, and Level 3 caches.
- Operations made by other PEs that share this cache.
- Cache maintenance instructions.
- A write that writes an entire line to the cache and does not fetch any data from outside the Level 1, Level 2, and Level 3 cache, for example:
  - A write-back from a Level 2 to Level 3 cache.
  - A write of a full cache line from a coalescing buffer.
  - A DC ZVA operation.
- A write that misses in the cache, and writes through the cache without allocating a line.

See also:

- *Attributability on page D5-1840*.
- *Meaningful ratios between common microarchitectural events on page D5-1869*.

0x02B, **L3D_CACHE**, Attributable Level 3 data cache access

The counter counts Attributable memory-read or Attributable memory-write operations, that the PE made, that access at least the Level 3 data or unified cache. Each access to a cache line is counted including refills of and write-backs from the Level 1 or Level 2 data, instruction, or unified caches. Each access to other Level 3 data or unified memory structures, such as refill buffers, write buffers, and write-back buffers, is also counted.

The counter does not count:

- Operations made by other PEs that share the Level 3 data or unified cache.
- Cache maintenance instructions.

See also *Attributability on page D5-1840*. 
0x02C, **L3D_CACHE_WB, Attributable Level 3 data cache write-back**

The counter counts every write-back of data from the Level 3 data or unified cache that occurs as a result of an operation by this PE. It counts each write-back that causes data to be written from the Level 3 cache to outside of the Level 1, Level 2, and Level 3 caches. For example, the counter counts the following cases:

- A write-back that causes data to be written to a Level 4 cache, or to memory.
- A write-back of a recently fetched cache line that has not been allocated to the Level 3 cache.

Each write-back is counted once, even if multiple accesses are required to complete the write-back.

It is IMPLEMENTATION DEFINED whether the counter counts:

- A transfer of data from the Level 3 cache to outside the Level 1, Level 2, and Level 3 caches made as a result of a coherency request.
- A write-back made as a result of a Cache maintenance instruction.

The counter does not count:

- The invalidation of a cache line without any write-back to a Level 4 cache or memory.
- Writes from the PE, Level 1, or Level 2 data or unified cache, that write through the Level 3 cache to outside of the Level 3 cache.
- Transfers of data from the Level 3 cache to a Level 1 or Level 2 cache, to satisfy a Level 1 or Level 2 cache refill.

An Unattributable write-back event occurs when a requestor outside the PE makes a coherency request that results in write-back. If the cache is shared, then Unattributable write-back events are not counted. If the cache is not shared, then Unattributable write-back events are counted.

It is IMPLEMENTATION DEFINED whether a write of a whole cache line that is not the result of the eviction of a line from the cache, is counted. For example, this applies when the PE determines streaming writes to memory and does not allocate lines to the cache, or by a DC ZVA operation.

See also [Attributability](#) on page D5-1840.

0x02D, **L2D_TLB_REFILL, Attributable Level 2 data TLB refill**

The counter counts each Attributable memory-read operation or Attributable memory-write operation that causes a TLB refill of at least the Level 2 data or unified TLB. It counts each Attributable read or Attributable write that causes a refill, in the form of a translation table walk or an access to another level of TLB caching. It is IMPLEMENTATION DEFINED whether the count increments when:

- A refill results in a Translation fault.
- A refill is not allocated in the TLB.

The counter does not count:

- A TLB miss that does not cause a refill but does generate a translation table walk.
- TLB maintenance instructions.

See also:

- [Attributability](#) on page D5-1840.
- [Meaningful ratios between common microarchitectural events](#) on page D5-1869.

0x02E, **L2I_TLB_REFILL, Attributable Level 2 instruction TLB refill**

The counter counts Attributable instruction memory accesses that cause a TLB refill of at least the Level 2 instruction TLB. This includes each Attributable instruction memory access that causes an access to a level of memory system due to a translation table walk or an access to another level of TLB caching. It is IMPLEMENTATION DEFINED whether the count increments when:

- A refill results in a Translation fault.
- A refill is not allocated in the TLB.

The counter does not count:

- A TLB miss that does not cause a refill but does generate a translation table walk.
- TLB maintenance instructions.
See also:
•  **Attributability** on page D5-1840.
•  **Meaningful ratios between common microarchitectural events** on page D5-1869.

\(0x02F\), **L2D_TLB, Attributable Level 2 data or unified TLB access**

The counter counts each Attributable memory read operation or Attributable memory write operation that causes a TLB access to at least the Level 2 data or unified TLB. Each access to a TLB record is counted, including the multiple accesses of instructions such as `LDM` or `STM`.

The counter does not count TLB maintenance instructions.
See also **Attributability** on page D5-1840.

\(0x030\), **L2I_TLB, Attributable Level 2 instruction TLB access**

The counter counts each Attributable memory read operation or Attributable memory write operation that causes a TLB access to at least the Level 2 instruction or unified TLB.

The counter does not count TLB maintenance instructions.
See also **Attributability** on page D5-1840.

**D5.10.6 Cycle event counting on multithreaded implementations**

For most events, the event is only counted when it is attributable to the counting PE or thread, see **Attributability** on page D5-1840.

Multithreaded implementations can have various forms, some examples of these are:

•  **Simultaneous Multithreading** (SMT), where every PE thread is active on every cycle.

•  **Fine-grained Multithreading** (FGMT), also known as a Barrel processor, where one PE thread is active on each cycle, and this changes regularly.

•  **Switch on Event Multithreading** (SoEMT), also known as **Coarse-grained Multithreading** (CGMT), where high latency events cause the processor to switch the active PE thread.

In the above examples, active means that the PE might execute the instructions. A PE can be active but not executing instructions when no instruction is available or because of limited execution resources.

When the `PMEVRTYPER<\(n\)>_EL0.MT` bit is set to 0, the `CPU_CYCLES` event only counts cycles on which the thread was active. For the example multithreaded implementations, this means that:

•  For an SMT implementation, the `CPU_CYCLES` event counts every cycle.

•  For a particular FGMT implementation, that alternates between two threads on each cycle, the `CPU_CYCLES` event counts every other cycle.

•  For a particular SoEMT implementation, that is waiting for a long latency operation, the `CPU_CYCLES` event does not count cycles, as the PE thread is not active.

If the `PMEVRTYPER<\(n\)>_EL0.MT` bit is set to 1, the processor counts each cycle, and can only count a maximum of one cycle each cycle.

In addition, the `STALL_FRONTEND` and `STALL_BACKEND` events only count cycles that are counted by the `CPU_CYCLES` event, and so have the same limitation. For example, in an SMT implementation, if a PE thread cannot issue an instruction because of contention with other PE threads, these are counted as `STALL_BACKEND` cycles.

If the `PMEVRTYPER<\(n\)>_EL0.MT` bit is set to 1, the PE only counts cycles on which no operation is issued from any thread.

**Note**
The `PMCCNTR` register counts every processor cycle.
D5.10.7 Meaningful ratios between common microarchitectural events

The architecture highlights some meaningful ratios that can be derived from the common microarchitectural events. Table D5-8 lists the highlighted ratios.

Table D5-8 REFILL events and associated access events

<table>
<thead>
<tr>
<th>Numerator</th>
<th>Denominator</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x001 L1I_CACHE_REFILL</td>
<td>0x014 L1I_CACHE</td>
<td>Attributable Level 1 instruction cache refill rate</td>
</tr>
<tr>
<td>0x002 L1I_TLB_REFILL</td>
<td>0x026 L1I_TLB</td>
<td>Attributable Level 1 instruction TLB refill rate</td>
</tr>
<tr>
<td>0x003 L1D_CACHE_REFILL</td>
<td>0x004 L1D_CACHE</td>
<td>Attributable Level 1 data or unified cache refill rate</td>
</tr>
<tr>
<td>0x005 L1D_TLB_REFILL</td>
<td>0x025 L1D_TLB</td>
<td>Attributable Level 1 data or unified TLB refill rate</td>
</tr>
<tr>
<td>0x017 L2D_CACHE_REFILL</td>
<td>0x016 L2D_CACHE</td>
<td>Attributable Level 2 data or unified cache refill rate</td>
</tr>
<tr>
<td>0x028 L2I_CACHE_REFILL</td>
<td>0x027 L2I_CACHE</td>
<td>Attributable Level 2 instruction cache refill rate</td>
</tr>
<tr>
<td>0x02A L3D_CACHE_REFILL</td>
<td>0x028 L3D_CACHE</td>
<td>Attributable Level 3 data or unified cache refill rate</td>
</tr>
<tr>
<td>0x02C L2D_TLB_REFILL</td>
<td>0x02F L2D_TLB</td>
<td>Attributable Level 2 data or unified TLB refill rate</td>
</tr>
<tr>
<td>0x02E L2I_TLB_REFILL</td>
<td>0x030 L2I_TLB</td>
<td>Attributable Level 2 instruction TLB refill rate</td>
</tr>
<tr>
<td>0x019 BUS_ACCESS</td>
<td>0x01D BUS_CYCLES</td>
<td>Bus accesses per cycle</td>
</tr>
</tbody>
</table>

D5.10.8 Required events

PMUv3 requires that an implementation includes the following common events:

- 0x000, SW_INCR, Instruction architecturally executed, condition code check pass, software increment.
- 0x003, L1D_CACHE_REFILL, Attributable Level 1 data cache refill.

__________ Note

Event 0x003 is only required if the implementation includes a Level 1 data or unified cache.

__________

- 0x004, L1D_CACHE, Attributable Level 1 data cache access.

__________ Note

Event 0x004 is only required if the implementation includes a Level 1 data or unified cache.

__________

- 0x010, BR_MIS_PRED, Mispredicted or not predicted branch speculatively executed.

__________ Note

Event 0x010 is only required if the implementation includes program-flow prediction. However, ARM recommends that the event is implemented as described in Common microarchitectural event numbers on page D5-1859.

__________

- 0x011, CPU_CYCLES, Cycle.
- 0x012, BR_PRED, Predictable branch speculatively executed.

__________ Note

Event 0x012 is only required if the implementation includes program-flow prediction. However, ARM recommends that the event is implemented as described in Common microarchitectural event numbers on page D5-1859.

__________

- At least one of:
  - 0x008, INST_RETIRED, Instruction architecturally executed.
  - 0x018, INST_SPEC, Operation speculatively executed.
### D5.10.9 IMPLEMENTATION DEFINED event numbers

For IMPLEMENTATION DEFINED event numbers, each counter is defined, independently, to either:

- Increment only once for each event.
- Count the duration for which an event occurs.

ARM recommends that implementers establish a standardized numbering scheme for their IMPLEMENTATION DEFINED events, with common definitions, and common count numbers, applied to all of their implementations. In general, the recommended approach is for standardization across implementations with common features. However, ARM recognizes that attempting to standardize the encoding of microarchitectural features across too wide a range of implementations is not productive.

ARM strongly recommends that at least the following classes of event are identified in the IMPLEMENTATION DEFINED events:

- Cumulative duration of stalls resulting from the holes in the instruction availability, separating out counts for key buffering points that might exist.
- Cumulative duration of data-dependent stalls, separating out counts for key dependency classes that might exist.
- Cumulative duration of stalls due to unavailability of execution resources, including, for example, write buffers, separating out counts for key resources that might exist.
- Missed superscalar issue opportunities, if relevant, separating out counts for key classes of issue that might exist.
- Miss rates for different levels of caches and TLBs.
- Any external events passed to the PE through an IMPLEMENTATION DEFINED mechanism.
- Cumulative duration of a PSTATE.\{A, I, F\} interrupt mask set to 1.
- Cumulative occupancy for resource queues, such as data access queues, and entry/exit counts, so that average latencies can be determined, separating out counts for key resources that might exist.
  
  An implementation might also provide registers in the IMPLEMENTATION DEFINED space to further extend such counts, for example by specifying a minimum latency for an event to be counted.

- Any other microarchitectural features that the implementer considers are valuable to count.

The IMPLEMENTATION DEFINED event numbers are 0x040 to 0x3FF. Appendix K3 Recommendations for Performance Monitors Event Numbers for IMPLEMENTATION DEFINED Events lists the ARM recommended standardized numbering scheme for these events.

---

**Note**

ARM strongly recommends that event 0x008 is implemented.
D5.11 Performance Monitors Extension registers

The following section describes the Performance Monitors Extension registers.

The following subsections give general information about the Performance Monitors Extension registers, that apply for both Execution states:

- Relationship between AArch32 and AArch64 Performance Monitors registers.
- Access permissions.

Performance Monitors Extension registers, functional group on page G4-4205 summarizes the Performance Monitors Extension registers in AArch32 state.

Instructions for accessing non-debug System registers on page C5-281 summarizes the Performance Monitors Extension registers in AArch64 state.

D5.11.1 Relationship between AArch32 and AArch64 Performance Monitors registers

Table K12-2 on page K12-5662 lists the Performance Monitors register names for AArch32 and AArch64 states.

D5.11.2 Access permissions

Each Exception level is able to control Performance Monitors System register accesses at lower Exception levels. The access control flow is:

1. At EL0:
   - Writes to PMUSERENR are UNDEFINED.
   - Reads and writes of PMINTENSET and PMINTENCLR are UNDEFINED.
   - If PMUSERENR.EN == 0:
     - If PMUSERENR.SW == 0 then writes to PMSWINC are trapped to EL1.
     - If PMUSERENR.CR == 0 then reads of PMCCNTR are trapped to EL1.
     - If PMUSERENR.ER == 0 then reads of PMEVCNTR<n> and PMXEVCNTR, and reads and writes of PMSELR, are trapped to EL1.
     - Otherwise, for all other Performance Monitors registers, other than reads of PMUSERENR, reads and writes are trapped to EL1.

   **Note**
   If HCR.TGE==1, then all exceptions that would be taken to EL1 are instead taken to EL2.

2. Otherwise, at EL1 and EL0 in Non-secure state, if EL2 is implemented:
   - If HDCR.TPMCR == 1 then accesses to PMCR are trapped to EL2.
   - If HDCR.TPM == 1 then accesses to all Performance Monitors registers, including PMCR, are trapped to EL2.

3. Otherwise, at EL2, EL1 and EL0, if EL3 is implemented and using AArch64, and if MDCR_EL3.TPM == 1 then accesses to all Performance Monitors registers are trapped to EL3.

   **Note**
   These traps are not possible if EL3 is using AArch32.

4. Otherwise, the access is permitted.

   **Note**
   These traps and enables only apply to System register accesses using System register access instructions. For accesses through the optional memory-mapped or external debug interfaces, see Access permissions for external views of the Performance Monitors on page I2-5137.
For details of the headings used in Table D5-9, see Configurable instruction enables and disables, and trap controls on page D1-1562. In addition, the following terms are used:

**Instruction**
This shows the access instruction, read (MRS), write (MSR), or both (-). In AArch32 state, the equivalent instructions are MRC and MCR.

**Default access**
If the Default access is - then the access is trapped from EL0 to EL1 unless the PMUSERENR enables are set to 1.

**Resultant access permission**
This indicates the resulting access permission provided the enables at EL0 are enabled and the traps to EL2 or EL3 are disabled.

Table D5-9 shows the access permissions for System register accesses to the Performance Monitors registers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Instruction</th>
<th>At EL0:</th>
<th>PMUSERENR enables</th>
<th>Traps from below to:</th>
<th>Resultant access permission</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Default access</td>
<td></td>
<td>EL2</td>
<td>EL3a</td>
</tr>
<tr>
<td>PMCR</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM or TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMCNTENSET</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMCNTENCLR</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMOVSCLR</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMSWINC</td>
<td>-</td>
<td>-</td>
<td>EN or SW</td>
<td>TPM</td>
<td>TPM WO</td>
</tr>
<tr>
<td>PMSELR</td>
<td>-</td>
<td>-</td>
<td>EN or ER</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RO</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RO</td>
</tr>
<tr>
<td>PMCCNTR</td>
<td>Read</td>
<td>-</td>
<td>EN or CR</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMXEVTYPE</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMXEVCTR</td>
<td>Read</td>
<td>-</td>
<td>EN or ER</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMUSERENR</td>
<td>Read</td>
<td>RO</td>
<td>-</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td>UND</td>
<td></td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMINTENSET</td>
<td>-</td>
<td>UND</td>
<td>-</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMINTENCLR</td>
<td>-</td>
<td>UND</td>
<td>-</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
<tr>
<td>PMOVSSET</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
<td>TPM RW</td>
</tr>
</tbody>
</table>
### Table D5-9 Access permissions for the Performance Monitors System registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Instruction</th>
<th>At EL0:</th>
<th>Traps from below to:</th>
<th>Resultant access permission</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Default access</td>
<td>PMUSERENR enables</td>
<td>EL2</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;</td>
<td>Read</td>
<td>-</td>
<td>EN or ER</td>
<td>TPM</td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
</tr>
<tr>
<td>PMEVTYPE&lt;n&gt;</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
</tr>
<tr>
<td>PMCCFILTR</td>
<td>-</td>
<td>-</td>
<td>EN</td>
<td>TPM</td>
</tr>
</tbody>
</table>

<sup>a</sup> Only if EL3 is using AArch64.
Chapter D6
The Generic Timer in AArch64 state

This chapter describes the implementation of the ARM Generic Timer. It includes an overview of the AArch64 System register interface to an ARM Generic Timer.

It contains the following sections:

• About the Generic Timer on page D6-1876.
• The AArch64 view of the Generic Timer on page D6-1880.

Chapter G5 The Generic Timer in AArch32 state describes the AArch32 view of the Generic Timer, and Chapter I1 System Level Implementation of the Generic Timer describes the system level implementation of the Generic Timer.
D6.1 About the Generic Timer

Figure D6-1 shows an example system-on-chip that uses the Generic Timer as a system timer. In this figure:

- This manual defines the architecture of the individual PEs in the multiprocessor blocks.
- The ARM Generic Interrupt Controller Architecture Specification defines a possible architecture for the interrupt controllers.
- Generic Timer functionality is distributed across multiple components.

The Generic Timer:

- Provides a system counter, that measures the passing of time in real-time.  
  
  **Note**  
  The Generic Timer can also provide other components at a system level, but Figure D6-1 does not show any such components.

  - Supports virtual counters that measure the passing of virtual-time. That is, a virtual counter can measure the passing of time on a particular virtual machine.

- Timers, that can trigger events after a period of time has passed. The timers:
  - Can be used as count-up or as count-down timers.
  - Can operate in real-time or in virtual-time.

This chapter describes an instance of the Generic Timer component that Figure D6-1 shows as Timer_0 or Timer_1 within the Multiprocessor A or Multiprocessor B block. This component can be accessed from AArch64 state or AArch32 state, and this chapter describes access from AArch64 state. Chapter G5 The Generic Timer in AArch32 state describes access to this component from AArch32 state.

A Generic Timer implementation must also include a memory-mapped system component. This component:

- Must provide the System counter shown in Figure D6-1
- Optionally, can provide timer components for use at a system level.

Chapter I1 System Level Implementation of the Generic Timer describes this memory-mapped component.
D6.1 The full set of Generic Timer components

Within a system that might include multiple PEs, a full set of Generic Timer components is as follows:

The system counter

This provides a uniform view of system time, see The system counter on page D6-1878. Because this must be implemented at the system level, it is accessed through The system level memory-mapped implementation of the Generic Timer. However, during initialization, a status register in each implemented timer in the system must be programmed with the frequency of the system counter, so that software can read this frequency.

PE implementations of the Generic Timer

Each PE implementation of the Generic Timer provides the following components:

• A physical counter, that gives access to the count value of the system counter.
• A virtual counter, that gives access to virtual time. In AArch64 state, the CNTVOFF_EL2 register defines the offset between physical time, as defined by the value of the system counter, and virtual time.
• A number of timers. In an implementation where all Exception levels are implemented and can use AArch64 state, the timers that are accessible from AArch64 state are:
  — An EL1 physical timer.
  — An EL2 physical timer.
  — An EL3 physical timer.
  — A virtual timer.

The AArch64 view of the Generic Timer on page D6-1880 describes these components.

The system level memory-mapped implementation of the Generic Timer

The memory-mapped registers that control the components of the system level implementation of the Generic Timer are grouped into frames. The Generic Timer architecture defines the offset of each register within its frame, but the base address of each frame is IMPLEMENTATION DEFINED, and defined by the system.

Each system level component has one or two register frames. The possible system level components are:

The memory-mapped counter module, required

This module controls the system counter. It has two frames:

• A control frame, CNTControlBase.
• A status frame, CNTReadBase.

The memory-mapped timer control module, required

The system level implementation of the Generic Timer can provide up to eight timers, and the memory-mapped timer control module identifies:

• Which timers are implemented.
• The features of each implemented timer.

This module has a single frame, CNTCTLBase.

Memory-mapped timers, optional

An implemented memory-mapped timer:

• Must provide a privileged view of the timer, in the CNTBaseN frame.
• Optionally, provides an unprivileged view of the timer in the CNTEL0BaseN frame.

N is the timer number, and the corresponding frame number, in the range 0-7.

Chapter 11 System Level Implementation of the Generic Timer describes these components.
D6.12 The system counter

The Generic Timer provides a system counter with the following specification:

**Width**
At least 56 bits wide.
The value returned by any 64-bit read of the counter is zero-extended to 64 bits.

**Frequency**
Increments at a fixed frequency, typically in the range 1-50MHz.
Can support one or more alternative operating modes in which it increments by larger amounts at a lower frequency, typically for power-saving.

**Roll-over**
Roll-over time of not less than 40 years.

**Accuracy**
ARM does not specify a required accuracy, but recommends that the counter does not gain or lose more than ten seconds in a 24-hour period.
Use of lower-frequency modes must not affect the implemented accuracy.

**Start-up**
Starts operating from zero.

The system counter, once configured and running, must provide a uniform view of system time. More precisely, it must be impossible for the following sequence of events to show system time going backwards:

1. Device A reads the time from the system counter.
2. Device A communicates with another agent in the system, Device B.
3. After recognizing the communication from Device A, Device B reads the time from the system counter.

The system counter must be implemented in an always-on power domain.

To support lower-power operating modes, the counter can increment by larger amounts at a lower frequency. For example, a 10MHz system counter might either increment:

- By 1 at 10MHz.
- By 500 at 20kHz, when the system lowers the clock frequency, to reduce power consumption.

In this case, the counter must support transitions between high-frequency, high-precision operation, and lower-frequency, lower-precision operation, without any impact on the required accuracy of the counter.

The CNTFRQ_EL0 register is intended to hold a copy of the current clock frequency to allow fast reference to this frequency by software running on the PE. For more information see Initializing and reading the system counter frequency.

The mechanism by which the count from the system counter is distributed to system components is IMPLEMENTATION DEFINED, but each PE with a System register interface to the system counter must have a counter input that can capture each increment of the counter.

--- Note ---
So that the system counter can be clocked independently from the PE hardware, the count value might be distributed using a Gray code sequence. Gray-count scheme for timer distribution scheme on page 11-5134 gives more information about this possibility.

--- initializing and reading the system counter frequency ---
The CNTFRQ_EL0 register must be programmed to the clock frequency of the system counter. Typically, this is done only during the system boot process, by using the System register interface to write the system counter frequency to the CNTFRQ_EL0 register. Only software executing at the highest implemented Exception level can write to CNTFRQ_EL0.

--- Note ---
The CNTFRQ_EL0 register is UNKNOWN at reset, and therefore the counter frequency must be set as part of the system boot process.

Software can read the CNTFRQ_EL0 register, to determine the current system counter frequency, in the following states:

- EL2.
• Secure and Non-secure EL1.
• When CNTKCTL_EL1.EL0PCTEN is set to 1, Secure and Non-secure EL0.

**Memory-mapped controls of the system counter**

Some system counter controls are accessible only through the memory-mapped interface to the system counter. These controls are:

• Enabling and disabling the counter.
• Setting the counter value.
• Changing the operating mode, to change the update frequency and increment value.
• Enabling Halt-on-debug, that a debugger can then use to suspend counting.

For descriptions of these controls, see Chapter II *System Level Implementation of the Generic Timer*. 
D6.2 The AArch64 view of the Generic Timer

The following sections describe the components and features of a PE implementation of the Generic Timer, as seen from AArch64 state:

- The physical counter.
- The virtual counter on page D6-1881.
- Event streams on page D6-1882.
- Timers on page D6-1883.

D6.2.1 The physical counter

The PE includes a physical counter that contains the count value of the system counter. The CNTPCT_EL0 register holds the current physical counter value.

Accessing the physical counter

Software with sufficient privilege can read CNTPCT_EL0 using a 64-bit System register read.

CNTPCT_EL0:

- Is always accessible from EL3, Non-secure EL2 and Secure EL1 states.
- Is accessible from Non-secure EL1 only when CNTHCTL_EL2.EL1PCTEN is set to 1. When the value of CNTHCTL_EL2.EL1PCTEN is 0, any attempt to access CNTPCT_EL0 from Non-secure EL1 is trapped to EL2.
- Is accessible from Secure EL0 state when the value of CNTKCTL_EL1.EL0PCTEN is 1. When the value of CNTKCTL_EL1.EL0PCTEN is 0, any attempt to access CNTPCT_EL0 is UNDEFINED.
- Is accessible from Non-secure EL0 when the value of CNTHCTL_EL2.EL1PCTEN is 1 and the value of CNTKCTL_EL1.EL0PCTEN is 1. Otherwise:
  - When the value of CNTKCTL_EL1.EL0PCTEN is 0, any attempt to access CNTPCT_EL0 from Non-secure EL0 generates an UNDEFINED exception.
  - When the value of CNTKCTL_EL1.EL0PCTEN is 1 and the value of CNTHCTL_EL2.EL1PCTEN is 0, any attempt to access CNTPCT_EL0 from Non-secure EL0 is trapped to EL2.

Reads of CNTPCT_EL0 can occur speculatively and out of order relative to other instructions executed on the same PE.

For example, if a read from memory is used to obtain a signal from another agent that indicates that CNTPCT_EL0 must be read, an ISB is used to ensure that the read of CNTPCT_EL0 occurs after the signal has been read from memory, as shown in the following code sequence:

```assembly
loop
    ; polling for some communication to indicate a requirement to read the timer
    LDR R1, [R2]
    CMP R1, #1
    BNE loop
    ISB          ; without this, the CNTPCT could be read before the memory location in [R2]
                ; has had the value 1 written to it
    MRS R1, CNTPCT
```

D6-1880 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved. Non-Confidential

ARM DDI 0487A.k issu10775
ID092916
D6.2.2 The virtual counter

An implementation of the Generic Timer always includes a virtual counter, that indicates virtual time.

The virtual counter contains the value of the physical counter minus a 64-bit virtual offset. When executing at Non-secure EL1 or EL0, the virtual offset value relates to the current virtual machine.

The CNTVOFF_EL2 register contains the virtual offset. CNTVOFF_EL2 is only accessible from EL2 and EL3.

For more information see Status of the CNTVOFF register.

The CNTVCT_EL0 register holds the current virtual counter value.

Accessing the virtual counter

Software with sufficient privilege can read CNTVCT_EL0 using a 64-bit System register read.

CNTVCT_EL0 is always accessible from Secure EL3, from Secure EL1 when EL3 is using AArch64, and from Non-secure EL1 and EL2.

In addition, when CNTKCTL_EL1.EL0VCTEN is set to 1, CNTVCT_EL0 is accessible from EL0.

When CNTKCTL_EL1.EL0VCTEN is set to 0, any attempt to access CNTVCT_EL0 from EL0 is UNDEFINED.

Reads of CNTVCT_EL0 can occur speculatively and out of order relative to other instructions executed on the same PE.

For example, if a read from memory is used to obtain a signal from another agent that indicates that CNTVCT_EL0 must be read, an ISB is used to ensure that the read of CNTVCT_EL0 occurs after the signal has been read from memory, as shown in the following code sequence:

```
loop
  LDR R1, [R2] ; polling for some communication to indicate a requirement to read the timer
  CMP R1, #1
  BNE loop
  ISB ; without this, the CNTVCT could be read before the memory location in [R2]
       ; has had the value 1 written to it
  MRS R1, CNTVCT
```

Status of the CNTVOFF register

All implementations of the Generic Timer include the virtual counter. Therefore, conceptually, all implementations include the CNTVOFF_EL2 register that defines the virtual offset between the physical count and the virtual count. CNTVOFF_EL2 is only accessible at EL2 or above. If EL2 is not implemented, the virtual counter uses a fixed virtual offset of zero.
D6.2.3 Event streams

An implementation that includes the Generic Timer can use the system counter to generate one or more event streams, to generate periodic wake-up events as part of the mechanism described in Wait for Event mechanism and Send event on page D1-1599.

--- Note ---

- An event stream might be used:
  - To impose a time-out on a Wait For Event polling loop.
  - To safeguard against any programming error that means an expected event is not generated.

---

An event stream is configured by:

- Selecting which bit, from the bottom 16 bits of a counter, triggers the event. This determines the frequency of the events in the stream.
- Selecting whether the event is generated on each 0 to 1 transition, or each 1 to 0 transition, of the selected counter bit.

The CNTKCTL_EL1.{EVNTEN, EVNTDIR, EVNTI} fields define an event stream that is generated from the virtual counter.

In all implementations the CNTHCTL_EL2.{EVNTEN, EVNTDIR, EVNTI} fields define an event stream that is generated from the physical counter.

The operation of an event stream is as follows:

- The pseudocode variables PreviousCNTVCT and PreviousCNTPCT are initialized as:

  ```
  // Variables used for generation of the timer event stream.
  bits(64) PreviousCNTVCT = bits(64) UNKNOWN;
  bits(64) PreviousCNTPCT = bits(64) UNKNOWN;
  ```

- The pseudocode functions TestEventCNTV() and TestEventCNTP() are called on each cycle of the PE clock.

- The TestEventCNTx() pseudocode template defines the functions TestEventCNTV() and TestEventCNTP():

  ```
  TestEventCNTx()
  
  TestEventCNTx()
  ```

  ```
  // TestEventCNTx()
  // ===============
  // Template for the TestEventCNTV() and TestEventCNTP() functions
  // Describes operation when all Exception Levels are using AArch64:
  // CNTxCT_EL0 is CNTVCT_EL0 or CNTPCT_EL0 64-bit count value
  // CNTx_CTL_EL0 is CNTV_CTL_EL0 or CNTP_CTL_EL0 Control register
  // PreviousCNTxCT_EL0 is PreviousCNTVCT_EL0 or PreviousCNTPCT_EL0
  
  TestEventCNTx()
  ```

  ```
  if CNTx_CTL_EL0.EVNTEN == '1' then
    n = UInt(CNTx_CTL_EL0.EVNTI);
    SampleBit = CNTx_CT_EL0<n>;
    PreviousBit = PreviousCNTxCT_EL0<n>;
    if CNTx_CTL_EL0.EVNTDIR == '0' then
      if PreviousBit == '0' && SampleBit == '1' then EventRegisterSet();
      else if PreviousBit == '1' && SampleBit == '0' then EventRegisterSet();
    PreviousCNTxCT_EL0 = CNTx_CT_EL0;
  return;
  ```
D6.2.4 Timers

In an implementation of the Generic Timer that includes EL3, if EL3 can use AArch64, the following timers are implemented:

- An EL1 physical timer, that:
  - In Secure state, can be accessed from EL1.
  - In Non-secure state, can be accessed from EL1 unless those accesses are trapped to EL2.
  When this timer can be accessed from EL1, an EL1 control determines whether it can be accessed from EL0.
- A Non-secure EL2 physical timer.
- A Secure EL3 physical timer. An EL3 control determines whether this register is accessible from Secure EL1.
- A virtual timer.

The output of each implemented timer:

- Provides an output signal to the system.
- If the PE interfaces to a Generic Interrupt Controller (GIC), signals a Private Peripheral Interrupt (PPI) to that GIC. In a multiprocessor implementation, each PE must use the same interrupt number for each timer.

Each timer is implemented as three registers:

- A 64-bit CompareValue register, that provides a 64-bit unsigned upcounter.
- A 32-bit TimerValue register, that provides a 32-bit signed downcounter.
- A 32-bit Control register.

The following sections describe:

- Accessing the timer registers
- Operation of the CompareValue views of the timers on page D6-1884
- Operation of the TimerValue views of the timers on page D6-1885.

### Accessing the timer registers

For each timer, all timer registers have the same access permissions, as follows:

**EL1 physical timer**

Accessible from EL1, except that Non-secure software executing at EL2 controls access from Non-secure EL1.

When access from EL1 is permitted, CNTKCTL_EL1.EL0PTEN determines whether the registers are accessible from EL0. If an access is not permitted because CNTKCTL_EL1.EL0PTEN is set to 0, an attempted access from EL0 is UNDEFINED.

In all implementations:

- The registers are accessible from EL3.
- In Non-secure state, the registers are accessible from EL2.
- CNTHCTL_EL2.EL1PECEN determines whether the Non-secure registers are accessible from Non-secure EL1. If this bit is set to 1, to enable access from Non-secure EL1, CNTKCTL_EL1.EL0PTEN determines whether the registers are accessible from Non-secure EL0.

<table>
<thead>
<tr>
<th>Timer register</th>
<th>EL1 physical timer</th>
<th>EL2 physical timer</th>
<th>EL3 physical timer</th>
<th>Virtual timer</th>
</tr>
</thead>
<tbody>
<tr>
<td>CompareValue register</td>
<td>CNTP_CVAL_EL0</td>
<td>CNTHP_CVAL_EL2</td>
<td>CNTPS_CVAL_EL1</td>
<td>CNTV_CVAL_EL0</td>
</tr>
<tr>
<td>TimerValue register</td>
<td>CNTP_TV_EL0</td>
<td>CNTHP_TV_EL2</td>
<td>CNTPS_TV_EL1</td>
<td>CNTV_TV_EL0</td>
</tr>
<tr>
<td>Control register</td>
<td>CNTP_CTL_EL0</td>
<td>CNTHP_CTL_EL2</td>
<td>CNTPS_CTL_EL1</td>
<td>CNTV_CTL_EL0</td>
</tr>
</tbody>
</table>

The following sections describe:

- Accessing the timer registers
- Operation of the CompareValue views of the timers on page D6-1884
- Operation of the TimerValue views of the timers on page D6-1885.
If an access is not permitted because `CNTHCTL_EL2.EL1PCEN` is set to 0, an attempted access from a Non-secure EL1 or EL0 is trapped to EL2. However, if `CNTKCTL_EL1.EL0PTEN` is set to 0, this control takes priority, and an attempted access from EL0 is UNDEFINED, and generates an exception that is taken to EL1.

**EL2 physical timer**
Accessible from EL2 and EL3.

--- Note ---
In AArch32 state, the EL2 physical timer is accessible from EL3 only when the value of `SCR.NS` is 1. In AArch64 state, the EL2 physical timer is accessible from EL3 regardless of the value of `SCR_EL3.NS`.

---

**EL3 physical timer**
Accessible from EL3.

`SCR_EL3.ST` determines whether the timer is also accessible from Secure EL1. The effect of the ST bit is:

<table>
<thead>
<tr>
<th>ST</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>The EL3 physical timer is only accessible from EL3. Attempts to access this timer from Secure EL1 generate an exception that is taken to EL3.</td>
</tr>
<tr>
<td>1</td>
<td>The EL3 physical timer is accessible from EL3 and from Secure EL1.</td>
</tr>
</tbody>
</table>

--- Note ---
The EL3 physical timer registers are always UNDEFINED in Non-secure EL1, and any attempt to access them from Non-secure EL1 generates an exception that is taken to EL1.

---

**Virtual timer**
Accessible from Secure and Non-secure EL1, from EL2, and from EL3.

`CNTKCTL_EL1.EL0VTEN` determines whether the registers are accessible from EL0. If an access is not permitted because `CNTKCTL_EL1.EL0VTEN` is set to 0, an attempted access from an EL0 is UNDEFINED.

---

**Operation of the CompareValue views of the timers**
The CompareValue view of a timer operates as a 64-bit upcounter. The timer condition is met when the appropriate counter reaches the value programmed into its CompareValue register. When the timer condition is met, an interrupt is generated if the interrupt is not masked in the corresponding timer control register, `CNTP_CTL_EL0`, `CNTHP_CTL_EL2`, `CNTPS_CTL_EL1`, or `CNTV_CTL_EL0`. For `CNTP_CTL_EL0`, the asserted interrupt is the same as the interrupt asserted by the Non-secure instance of the AArch32 register `CNTP_CTL`.

The operation of this view of a timer is:

\[
\text{TimerConditionMet} = (((\text{Counter}[63:0] - \text{Offset}[63:0])[63:0] - \text{CompareValue}[63:0]) >= 0)
\]

Where:

<table>
<thead>
<tr>
<th><strong>TimerConditionMet</strong></th>
<th>Is TRUE if the timer condition for this counter is met, and FALSE otherwise.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Counter</strong></td>
<td>The physical counter value, that can be read from the <code>CNTPCT_EL0</code> register.</td>
</tr>
</tbody>
</table>

--- Note ---
The virtual counter value, that can be read from the `CNTVCT_EL0` register, is the value:

\[
\text{(Counter} - \text{Offset)}
\]

<table>
<thead>
<tr>
<th><strong>Offset</strong></th>
<th>For a physical timer it is zero, and for the virtual timer it is the virtual offset, held in the <code>CNTVOFF_EL2</code> register.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CompareValue</strong></td>
<td>The value of the appropriate CompareValue register, <code>CNTP_CVAL_EL0</code>, <code>CNTHP_CVAL_EL2</code>, <code>CNTPS_CVAL_EL1</code>, or <code>CNTV_CVAL_EL0</code>.</td>
</tr>
</tbody>
</table>

In this view of a timer, Counter, Offset, and CompareValue are all 64-bit unsigned values.
Note
This means that a timer with a CompareValue of, or close to, 0xFFFFFFFF_FFFF might never meet its timer condition. However, there is no practical requirement to use values close to the counter wrap value.

Operation of the TimerValue views of the timers

The TimerValue view of a timer operates as a signed 32-bit downcounter. A TimerValue register is programmed with a count value. This value decrements on each increment of the appropriate counter, and the timer condition is met when the value reaches zero. When the timer condition is met, an interrupt is generated if the interrupt is not masked in the corresponding timer control register, CNTP_CTL_EL0, CNTHP_CTL_EL2, CNTPS_CTL_EL1, or CNTV_CTL_EL0.

This view of a timer depends on the following behavior of accesses to TimerValue registers:

Reads  \[ \text{TimerValue} = (\text{CompareValue} - (\text{Counter} - \text{Offset}))[31:0] \]

Writes  \[ \text{CompareValue} = ((\text{Counter} - \text{Offset})[63:0] + \text{SignExtend}(\text{TimerValue})[63:0] \]

Where the arguments have the definitions used in Operation of the CompareValue views of the timers on page D6-1884, and in addition:

TimerValue  The value of a TimerValue register, CNTP_TV_AL_EL0, CNTHP_TV_AL_EL2, CNTPS_TV_AL_EL1, or CNTV_TV_AL_EL0.

In this view of a timer, all values are signed, in standard two’s complement form.

A read of a TimerValue register after the timer condition has been met indicates the time since the timer condition was met.

Note
• Operation of the CompareValue views of the timers on page D6-1884 gives a strict definition of TimerConditionMet. However, provided that the TimerValue is not expected to wrap as a 32-bit signed value when decremented from 0x80000000, the TimerValue view can be used as giving an effect equivalent to:
  \[ \text{TimerConditionMet} = (\text{TimerValue} \leq 0) \]

• Programming TimerValue to a negative number with magnitude greater than (Counter–Offset) can lead to an arithmetic overflow that causes the CompareValue to be an extremely large positive value. This potentially delays meeting the timer condition for an extremely long period of time.
D6 The Generic Timer in AArch64 state
D6.2 The AArch64 view of the Generic Timer
Chapter D7
AArch64 System Register Descriptions

This chapter defines the AArch64 System registers. It contains the following sections:

- About the AArch64 System registers on page D7-1888.
- General system control registers on page D7-1895.
- Debug registers on page D7-2147.
- Performance Monitors registers on page D7-2215.
- Generic Timer registers on page D7-2255.
D7.1 About the AArch64 System registers

The following sections describe common features of the AArch64 registers:

- **Fixed values in the System register descriptions.**
- **General behavior of accesses to the AArch64 System registers.**
- **Principles of the ID scheme for fields in ID registers on page D7-1893.**

D7.1.1 Fixed values in the System register descriptions

See *Fixed values in AArch64 instruction and System register descriptions on page C2-137*. This section defines how the glossary terms RAZ, RES0, RAO, and RES1 can be represented in the System register descriptions.

System register width

The register descriptions in this chapter describe each register as either a 32-bit register or a 64-bit register. For registers described as 32-bit registers, the upper bits, bits[63:32], are RES0.

D7.1.2 General behavior of accesses to the AArch64 System registers

The following subsections give general information about the behavior of accesses to the System registers:

- **Reset behavior of AArch64 System registers.**
- **Synchronization requirements for AArch64 System registers on page D7-1889.**

Reset behavior of AArch64 System registers

Reset values apply only to RW registers and fields, however:

- Some RO registers or fields, including feature ID registers and some status registers or register fields, always return a known value.
- Some RW and RO registers or register fields return status information about the PE. Unless the register description indicates that the value is UNKNOWN on reset, a read of the register immediately after a reset returns valid information.
- Some RW and RO registers and fields are aliases of other registers or fields. In these cases, the reset behavior of the aliased register or field determines the value returned by a read of the register immediately after a reset.
- WO registers that only have an effect on writes do not have meaningful reset values. However, an access to a WO register might affect underlying state, and that state might have a defined reset value.
- IMPLEMENTATION DEFINED registers have IMPLEMENTATION DEFINED reset behavior.

After a reset, only a limited subset of the PE state is guaranteed to be set to defined values. Also, for debug and trace System registers, reset requirements must take account of different levels of reset. For more information about the reset behavior of System registers when the PE resets into an Exception Level that is using AArch64, see:

- **PE state on reset to AArch64 state on page D1-1518.**
- The appropriate Trace architecture specification, for the Trace System registers.

For a PE reset into an Exception level that is using AArch64, the architecture defines which AArch64 System registers have a defined reset value, and when that defined reset value applies. The register descriptions include this information, and *PE state on reset to AArch64 state on page D1-1518* summarizes these architectural requirements. Otherwise, RW registers that have a meaningful reset value reset to an architecturally unknown value.

Note

When the PE resets into an Exception Level that is using AArch32, no PE state that relates to execution in AArch64 state is accessible until another reset causes the Execution state to change to AArch64. Therefore, on a reset into AArch32 state, PE state that relates only to execution in AArch64 state cannot have a meaningful reset value.
Pseudocode description of resetting System registers

The `AArch64.ResetSystemRegisters()` pseudocode function resets all System registers, and register fields, that have defined reset values, as described in this section and PE state on reset to AArch64 state on page D1-1518.

--- Note ---
For debug and trace System registers this function resets registers as defined for the appropriate level of reset.

Synchronization requirements for AArch64 System registers

Reads of the System registers can occur out of order with respect to earlier instructions executed on the same PE, provided that any data dependencies between the instructions are respected.

--- Note ---
In particular, System registers that hold self-incrementing counts such as the performance counters or the Generic Timer counter or timers, can be read early. For example, where a memory access is used to communicate a read of such counters, an ISB must be inserted between the read of the memory location and the read of the Generic Timer counter, where it is necessary that the Generic Timer counter returns a count value after the memory communication.

Direct writes using the instructions in Table C5-6 on page C5-282 require synchronization before software can rely on the effects of changes to the System registers to affect instructions appearing in program order after the direct write to the System register. Direct writes to these registers are not allowed to affect any instructions appearing in program order before the direct write. The only exceptions are:

- All direct writes to the same register, that use the same encoding for that register, are guaranteed to occur in program order relative to each other
- All direct writes to a register occur in program order with respect to all direct reads to the same register using the same encoding.
- Any System register access that an ARM Architecture Specification or equivalent specification defines as not requiring synchronization.

Explicit synchronization occurs as a result of a Context synchronization event, which is one of the following events:

- Execution of an ISB instruction.
- Exception entry.
- Exception return.
- Execution of a DCPS instruction in Debug state.
- Execution of a DRPS instruction in Debug state.
- Exit from Debug state.

--- Note ---
The ISB and exception entry events are applicable both in Debug state and in Non-debug state.

Conceptually, explicit synchronization occurs as the first step of each of these events, so that if the event uses state that has previously been changed but was not synchronized by the time of the event, the event is guaranteed to use the state as if it had been synchronized.

--- Note ---
This explicit synchronization applies as the first step of the execution of the events, and does not apply to any effect of System registers that apply to the fetch and decode of the instructions that cause these events, such as breakpoints or changes to the translation table.

In addition, any system instructions that cause a write to a System register must be synchronized before the result is guaranteed to be visible to subsequent direct reads of that System register.
Direct reads to any one of the following registers, using the same encoding, occur in program order relative to each other:

- ISR_EL1.
- The Generic Timer registers, that is, CNTPCT_EL0 and CNTVCT_EL0, and the Counter registers CNTP_TV_EL0, CNTV_TV_EL0, CNTHP_TV_EL2, and CNTPS_TV_EL1.
- DBGCLAIMCLR_EL1.
- The PMU Counters, that is, PMCCNTR_EL0, PMEVCNTR<\n> EL0, PMXEVCNTR_EL0, PMOVSCLR_EL0, and PMOVSSET_EL0.
- The Debug Communications Channel registers, that is, DBGDTRRX_EL0, DBGDTR_EL0, and MDCCSR_EL0.

All other direct reads of System registers can occur in any order if synchronization has not been performed.

Table D7-1 describes the synchronization requirements between two successive read or write accesses to the same register, where the ordering of the read or write accesses is:

1. Program order, in the event that both the reads or writes are caused by an instruction executed on this PE, other than one caused by a memory access by this PE.
2. The order of arrival of asynchronous reads and writes at the PE relative to the execution of instructions that cause reads or writes.
3. The order of arrival of asynchronous reads and writes at the PE relative to each other.

<table>
<thead>
<tr>
<th>First read-write</th>
<th>Second read-write</th>
<th>Synchronization requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct read</td>
<td>Direct read</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Direct write</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Indirect read</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Indirect write</td>
<td>None, see Notes on page D7-1891</td>
</tr>
<tr>
<td>Direct write</td>
<td>Direct read</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Direct write</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Indirect read</td>
<td>Required</td>
</tr>
<tr>
<td></td>
<td>Indirect write</td>
<td>None, see Notes on page D7-1891</td>
</tr>
<tr>
<td>Indirect read</td>
<td>Direct read</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Direct write</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Indirect read</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td>Indirect write</td>
<td>None</td>
</tr>
<tr>
<td>Indirect write</td>
<td>Direct read</td>
<td>Required, see Notes on page D7-1891</td>
</tr>
<tr>
<td></td>
<td>Direct write</td>
<td>None, see Notes on page D7-1891</td>
</tr>
<tr>
<td></td>
<td>Indirect read</td>
<td>Required, see Notes on page D7-1891</td>
</tr>
<tr>
<td></td>
<td>Indirect write</td>
<td>None, see Notes on page D7-1891</td>
</tr>
</tbody>
</table>
Notes

The terms Direct read, Direct write, Indirect read, and Indirect write, as used in Table D7-1 on page D7-1890, are defined as follows:

**Direct read** Where software uses a System register access instruction to read the register, see both:
- Instructions for accessing non-debug System registers on page C5-281.
- Instructions for accessing debug System registers on page C5-280.

Where a direct read of a register has a side-effect that changes the contents of a register, the effect of a direct read on that register is defined to be an indirect write. In this case, the indirect write is only guaranteed to have occurred, and be visible to subsequent direct or indirect reads or writes, if synchronization is performed after the direct read.

**Direct write** Where software uses a System register access instruction to write to the register, see both:
- Instructions for accessing non-debug System registers on page C5-281.
- Instructions for accessing debug System registers on page C5-280.

Where a direct write to a register has an effect on the register that means that the value in the register is not always the last value that is written (as is the case with set and clear registers), the effect of a direct write on that register is defined to be an indirect write. In this case, the indirect write is only guaranteed to be visible to subsequent direct or indirect reads or writes if synchronization is performed after the direct write and before the subsequent direct or indirect reads or writes.

**Indirect read** Where an instruction uses a System register to establish operating conditions for the instruction, for example, the TTBR address or whether memory accesses are forced to be Non-cacheable. This includes situations where the contents of one System register selects what value is read or written using a different register. Indirect reads also include reads of the System register by external agents such as debuggers. Where an indirect read of a register has a side-effect that changes the contents of that register, that is defined to be an indirect write.

**Indirect write** Where a System register is written as the consequence of some other instruction, exception, operation, or by the asynchronous operation of an external agent, including the passage of time as seen in counters, timers, or performance counters, the assertion of interrupts, or writes from an external debugger.

---

**Note** Since an exception is context synchronizing, registers such as the Exception Syndrome registers that are indirectly written as part of exception entry do not require additional synchronization.

---

Where a direct read or write to a register is followed by an indirect write caused by an external agent, autonomous asynchronous event, or as a result of memory mapped write, synchronization is required to guarantee the order of those two accesses.

Where an indirect write caused by a direct write is followed by an indirect write caused by an external agent, autonomous asynchronous event, or as a result of memory mapped write, synchronization is required to guarantee the order of those two indirect accesses.

Where a direct read to one register causes a bit or field in a different register (or the same register using a different encoding) to be updated, the change to the different register (or same register using a different encoding) is defined to be an indirect write. In this case, the indirect write is only guaranteed to be visible to subsequent direct or indirect reads or writes if synchronization is performed after the direct read and before the subsequent direct or indirect reads or writes.

Where a direct write to one register causes a bit or field in a different register (or the same register using a different encoding) to be updated as a side-effect of that direct write (as opposed to simply being a direct write to the different encoding), the change to the different register (or same register using a different encoding) is defined to be an indirect write. In this case, the indirect write is only guaranteed to be visible to subsequent direct or indirect reads or writes if synchronization is performed after the direct write and before the subsequent direct or indirect reads or writes.
Where indirect writes are caused by the actions of external agents such as debuggers, or by memory-mapped reads or writes by the PE, then an indirect write by that agent and mechanism to a register, followed by an indirect read by that agent and mechanism to the same register using the same address, does not require synchronization.

Indirect writes caused by external agents, autonomous asynchronous events, or as a result of memory-mapped writes, to the registers shown in Table D7-2, are required to be observable to:

- Direct reads in finite time without explicit synchronization.
- Subsequent indirect reads without explicit synchronization.

### Table D7-2 Registers with a guarantee of observability, VMSAv8-64

<table>
<thead>
<tr>
<th>Registers</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISR_EL1</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1, DBGCLAIMSET_EL1</td>
<td>Debug CLAIM registers</td>
</tr>
<tr>
<td>CNTPCT_EL0, CNTVCT_EL0, CNTP_TVAL_EL0, CNTV_TVAL_EL0, CNTHP_TVAL_EL2, CNTPS_TVAL_EL1</td>
<td>Generic Timer registers</td>
</tr>
<tr>
<td>PMCCNTR_EL0, PMEVCNTR&lt;n&gt;_EL0, PMXEVCTR_EL0, PMOVSCLR_EL0, PMOVSSET_EL0</td>
<td>PMU Counters</td>
</tr>
<tr>
<td>DBGDTRTX_EL0, DBGDTRRX_EL0, DBGDTR_EL0, and the DCC flags in MDCCSR_EL0 and EDCR</td>
<td>Debug Communication Channel registers</td>
</tr>
<tr>
<td>EDCR.PipeAdv</td>
<td>External Debug Status and Control Register PipeAdv field</td>
</tr>
</tbody>
</table>

In addition to the requirements shown in Table D7-2:

- Indirect writes to the following registers as a result of memory-mapped writes, including accesses by external agents, are required to be observable to the indirect read made in determining the response to a subsequent memory-mapped access without explicit synchronization:
  - OSLAR_EL1. OSLAR_EL1 is indirectly read to determine whether the subsequent access is permitted.
  - EDLAR, if implemented. EDLAR is indirectly read to determine whether a subsequent write or side-effect of an access is ignored.

  **Note**
  This requirement is stricter than the general requirement for the observability of indirect writes.

- When the PE is in Debug state, there are synchronization requirements for the Debug Communication Channel and Instruction Transfer registers. See *DCC and ITR access in Debug state on page H4-4923*.

  **Note**
  The provision of explicit synchronization requirements to System registers is provided to allow the direct access to these registers to be implemented in a small number of cycles, and that updates to multiple registers can be performed quickly with the synchronization penalty being paid only when the updates have occurred.

- Since toolkits might use registers such as the thread-local storage registers within compiled code, it is recommended that access to these registers is implemented to take a small number of cycles.

- While no synchronization is required between a direct write and a direct read, or between a direct read and an indirect write, this does not imply that a direct read causes synchronization of a previous direct write. That is, the sequence direct write → direct read → indirect read, with no intervening context synchronization, does not guarantee that the indirect read observes the result of the direct write.
D7.1.3 Principles of the ID scheme for fields in ID registers

The ARM architecture specifies a number of ID registers that are characterized as comprising a set of 4-bit ID fields. Each ID field identifies the presence, and possibly the level of support for, a particular feature in an implementation of the architecture. These fields follow an architectural model that aids their use by software and provides future compatibility. This section describes that model. ID registers to which this scheme applies on page D7-1894 identifies the set of ID registers.

Note

These fields are distinct from register fields that enumerate the number of resources, such as the number of breakpoints, watchpoints, or performance monitors, or the amount of memory.

To provide forward compatibility, software can rely on the features of these fields that are described in this section. The ID fields, which are either signed or unsigned, use increasing numerical values to indicate increases in functionality. Therefore, if a value of 0x1 indicates the presence of some instructions, then the value 0x2 will indicate the presence of those instructions plus some additional instructions or functionality. This means software can be written in the form:

```c
if (value >= number) { // do something that relies on the value of the feature}
```

For ID fields where the value 0x0 defines that a feature is not present, the field holds an unsigned value. This covers the vast majority of such fields.

In a few cases, the architecture has been changed to permit implementations to exclude a feature that has previously been required and for which no ID field has been defined. In these cases, a new ID field is defined and:

• The field holds a signed value.
• The field value 0xF indicates that the feature is not implemented.
• The field value 0x0 indicates that the feature is implemented.
• Software that depends on the feature can use the test:

```c
if value >= 0 {
    // Software features that depend on the presence of the hardware feature
}
```

In some cases, it has been decided retrospectively that the increase in functionality between two consecutive numerical values is too great, and it is desirable to permit an intermediate degree of functionality, and the means to discover this. This is done by the introduction of a fractional field that both:

• Is referred to in the definition of the original field.
• Applies only when the original field is at the lower value of the step.

In principle a fractional field can be used for two different fractional steps, with different meanings associated with each of these steps. For this reason, a fractional field must be interpreted in the context of the field to which it relates and the value of that field. Example D7-1 shows the use of such a field.

Example D7-1 Example of the use of a fractional field

For a field describing some class of functionality:

• The value 0x1 was defined as indicating that item A is present.
• The value 0x2 was defined as indicating that items B and C are present, in addition to item A.

Subsequently, it might be necessary to introduce a second ID field to indicate that A and B only are present. This new field is a fractional field, and might be defined as having the value 0x1 when A and B only are present. This fractional field is valid only when the original ID field has the value 0x1.

This approach means that:

• Software that depends on the test if (value >= 0x2) can rely on features A, B, and C being present,
• Software that depends on the test if (value >= 0x1) can rely on feature A being present.
• If new software needs to check only that features A and B are present then it can test:

```c
if (value >= 0x2 || (value == 0x1 && fractional_value >= 0x1)) {
```
A fractional field uses the same approach of increasing numerical values indicating increasing functionality, and the fractional approach can also be applied recursively to fractional fields.

Unused ID fields, and fractional fields that are not applicable, are RES0 to allow their future use when features, or fractional implementation options, are added.

### ID registers to which this scheme applies

This scheme applies to the following registers:

#### AArch64 System registers

- The AArch64 views of the AArch32 feature ID registers given by:
  - The AArch32 Auxiliary Feature register ID_AFR0_EL1.
  - The AArch32 Processor Feature registers ID_PFR0_EL1 and ID_PFR1_EL1.
  - The AArch32 Debug Feature register ID_DFR0_EL1.
  - The AArch32 Media and VFP Feature registers ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1.
  - The AArch32 Instruction Set Attribute registers ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1.
  - The AArch32 Memory Model Feature registers ID_AA64MMFR0_EL1 and ID_AA64MMFR1_EL1.
  - The AArch32 Instruction Set Attribute registers ID_AA64ISAR0_EL1 and ID_AA64ISAR1_EL1.

- The AArch64 Auxiliary Feature registers ID_AA64AFR0_EL1 and ID_AA64AFR1_EL1.
- The AArch64 Processor Feature registers ID_AA64PFR0_EL1 and ID_AA64PFR1_EL1.
- The AArch64 Debug Feature registers ID_AA64DFR0_EL1 and ID_AA64DFR1_EL1.
- The AArch64 Memory Model Feature registers ID_AA64MMFR0_EL1 and ID_AA64MMFR1_EL1.
- The AArch64 Instruction Set Attribute registers ID_AA64ISAR0_EL1 and ID_AA64ISAR1_EL1.

#### AArch32 System registers

- The AArch32 Auxiliary Feature register ID_AFR0.
- The AArch32 Processor Feature registers ID_PFR0 and ID_PFR1.
- The AArch32 Debug Feature register ID_DFR0.
- The AArch32 Memory Model Feature registers ID_MMFR0, ID_MMFR1, ID_MMFR2, ID_MMFR3, and ID_MMFR4.
- The AArch32 Instruction Set Attribute registers ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, and ID_ISAR5.
- The AArch32 Media and VFP Feature registers MVFR0, MVFR1, and MVFR2.

#### Memory-mapped registers

- The External Debug Processor Feature register EDPFR.
- The External Debug Feature register EDDFR.
D7.2 General system control registers

This section lists the System registers in AArch64 that are not part of one of the other listed groups.
D7.2.1 ACTLR_EL1, Auxiliary Control Register (EL1)

The ACTLR_EL1 characteristics are:

**Purpose**
Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TACR=1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**
AArch64 System register ACTLR_EL1[31:0] is architecturally mapped to AArch32 System register ACTLR.

AArch64 System register ACTLR_EL1[63:32] is architecturally mapped to AArch32 System register ACTLR2.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
ACTLR_EL1 is a 64-bit register.

**Field descriptions**
The ACTLR_EL1 bit assignments are:

**IMPLEMENTATION DEFINED, bits [63:0]**

- IMPLEMENTATION DEFINED.

**Accessing the ACTLR_EL1:**
To access the ACTLR_EL1:

MRS <Xt>, ACTLR_EL1; Read ACTLR_EL1 into Xt
MSR ACTLR_EL1, <Xt>; Write Xt to ACTLR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.2 ACTLR_EL2, Auxiliary Control Register (EL2)

The ACTLR_EL2 characteristics are:

**Purpose**
Provides IMPLEMENTATION DEFINED configuration and control options for EL2.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Mode</th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
<tr>
<td>EL1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
<tr>
<td>EL2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
<tr>
<td>EL3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register ACTLR_EL2[31:0] is architecturally mapped to AArch32 System register HACTLR.
AArch64 System register ACTLR_EL2[63:32] is architecturally mapped to AArch32 System register HACTLR2.
If EL2 is not implemented, this register is RES0 from EL3.
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
ACTLR_EL2 is a 64-bit register.

**Field descriptions**
The ACTLR_EL2 bit assignments are:

```
+---------------------------------+
<table>
<thead>
<tr>
<th>63</th>
<th>62</th>
<th>61</th>
<th>60</th>
<th>59</th>
<th>58</th>
<th>57</th>
<th>56</th>
<th>55</th>
<th>54</th>
<th>53</th>
<th>52</th>
<th>51</th>
<th>50</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>62</td>
<td>61</td>
<td>60</td>
<td>59</td>
<td>58</td>
<td>57</td>
<td>56</td>
<td>55</td>
<td>54</td>
<td>53</td>
<td>52</td>
<td>51</td>
<td>50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Accessing the ACTLR_EL2:**
To access the ACTLR_EL2:

MRS <Xt>, ACTLR_EL2 ; Read ACTLR_EL2 into Xt
MSR ACTLR_EL2, <Xt> ; Write Xt to ACTLR_EL2

Register access is encoded as follows:

```
op0| op1| CRn| CRm| op2 |
+----+----+----+----+-----|
| 11 | 100| 0001| 0000| 001 |
```
D7.2.3 ACTLR_EL3, Auxiliary Control Register (EL3)

The ACTLR_EL3 characteristics are:

**Purpose**
Provides IMPLEMENTATION DEFINED configuration and control options for EL3.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
ACTLR_EL3 is a 64-bit register.

**Field descriptions**
The ACTLR_EL3 bit assignments are:

![IMPLEMENTATION DEFINED, bits [63:0]]

**Accessing the ACTLR_EL3:**
To access the ACTLR_EL3:

MRS <Xt>, ACTLR_EL3 ; Read ACTLR_EL3 into Xt
MSR ACTLR_EL3, <Xt> ; Write Xt to ACTLR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0001</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.4 AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1)

The AFSR0_EL1 characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register AFSR0_EL1 is architecturally mapped to AArch32 System register ADFSR.

**Attributes**

AFSR0_EL1 is a 32-bit register.

**Field descriptions**

The AFSR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>IMPLEMENTATION DEFINED</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

**Accessing the AFSR0_EL1:**

To access the AFSR0_EL1:

MRS <Xt>, AFSR0_EL1 ; Read AFSR0_EL1 into Xt
MSR AFSR0_EL1, <Xt> ; Write Xt to AFSR0_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>010</td>
<td>001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.5 AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2)

The AFSR0_EL2 characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register AFSR0_EL2 is architecturally mapped to AArch32 System register HADFSR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

AFSR0_EL2 is a 32-bit register.

**Field descriptions**

The AFSR0_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-0</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

**Accessing the AFSR0_EL2:**

To access the AFSR0_EL2:

MRS <Xt>, AFSR0_EL2 ; Read AFSR0_EL2 into Xt
MSR AFSR0_EL2, <Xt> ; Write Xt to AFSR0_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0101</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.6 AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3)

The AFSR0_EL3 characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL3.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

AFSR0_EL3 is a 32-bit register.

**Field descriptions**

The AFSR0_EL3 bit assignments are:

```
31
30
... 2 1 0

IMPLEMENTATION DEFINED
```

**Accessing the AFSR0_EL3:**

To access the AFSR0_EL3:

MRS <Xt>, AFSR0_EL3 ; Read AFSR0_EL3 into Xt
MSR AFSR0_EL3, <Xt> ; Write Xt to AFSR0_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>010</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.7 **AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1)**

The AFSR1_EL1 characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register AFSR1_EL1 is architecturally mapped to AArch32 System register AIFSR.

**Attributes**

AFSR1_EL1 is a 32-bit register.

**Field descriptions**

The AFSR1_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

**Accessing the AFSR1_EL1:**

To access the AFSR1_EL1:

MRS <Xt>, AFSR1_EL1 ; Read AFSR1_EL1 into Xt
MSR AFSR1_EL1, <Xt> ; Write Xt to AFSR1_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0101</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.8 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2)

The AFSR1_EL2 characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register AFSR1_EL2 is architecturally mapped to AArch32 System register HAIFSR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

AFSR1_EL2 is a 32-bit register.

**Field descriptions**

The AFSR1_EL2 bit assignments are:

```
31 0

IMPLEMENTATION DEFINED
```

**IMPLEMENTATION DEFINED, bits [31:0]**

IMPLEMENTATION DEFINED.

**Accessing the AFSR1_EL2:**

To access the AFSR1_EL2:

MRS <Xt>, AFSR1_EL2 ; Read AFSR1_EL2 into Xt
MSR AFSR1_EL2, <Xt> ; Write Xt to AFSR1_EL2

Register access is encoded as follows:

```
op0  op1  CRn  CRm  op2
11   100  0101  0001  001
```
D7.2.9 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3)

The AFSR1_EL3 characteristics are:

Purpose

Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL3.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

AFSR1_EL3 is a 32-bit register.

Field descriptions

The AFSR1_EL3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>IMPLEMENTATION DEFINED, bits [31:0]</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED.

Accessing the AFSR1_EL3:

To access the AFSR1_EL3:

MRS <Xt>, AFSR1_EL3 ; Read AFSR1_EL3 into Xt
MSR AFSR1_EL3, <Xt> ; Write Xt to AFSR1_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>010</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.10 AIDR_EL1, Auxiliary ID Register

The AIDR_EL1 characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED identification information.

The value of this register must be interpreted in conjunction with the value of MIDR_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TID1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register AIDR_EL1 is architecturally mapped to AArch32 System register AIDR.

**Attributes**

AIDR_EL1 is a 32-bit register.

**Field descriptions**

The AIDR_EL1 bit assignments are:

```
 31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15  14  13  12  11  10  09  08  07  06  05  04  03  02  01  00
```

**IMPLEMENTATION DEFINED, bits [31:0]**

IMPLEMENTATION DEFINED.

**Accessing the AIDR_EL1:**

To access the AIDR_EL1:

```
MRS <Xt>, AIDR_EL1 ; Read AIDR_EL1 into Xt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>001</td>
<td>0000</td>
<td>0000</td>
<td>111</td>
</tr>
</tbody>
</table>
D7.2.11 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)

The AMAIR_EL1 characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

AMAIR_EL1 is permitted to be cached in a TLB.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register AMAIR_EL1[31:0] is architecturally mapped to AArch32 System register AMAIR0.

AArch64 System register AMAIR_EL1[63:32] is architecturally mapped to AArch32 System register AMAIR1.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

AMAIR_EL1 is a 64-bit register.

**Field descriptions**

The AMAIR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63-0</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>63-0</td>
<td>IMPLEMENTATION DEFINED, bits [63:0]</td>
</tr>
<tr>
<td></td>
<td>IMPLEMENTATION DEFINED, bits [63:0]</td>
</tr>
</tbody>
</table>

**Accessing the AMAIR_EL1:**

To access the AMAIR_EL1:

MRS <Xt>, AMAIR_EL1 ; Read AMAIR_EL1 into Xt
MSR AMAIR_EL1, <Xt> ; Write Xt to AMAIR_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1010</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.12 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)

The AMAIR_EL2 characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

AMAIR_EL2 is permitted to be cached in a TLB.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register AMAIR_EL2[31:0] is architecturally mapped to AArch32 System register HAMAIR0.

AArch64 System register AMAIR_EL2[63:32] is architecturally mapped to AArch32 System register HAMAIR1.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

AMAIR_EL2 is a 64-bit register.

**Field descriptions**

The AMAIR_EL2 bit assignments are:

```
<table>
<thead>
<tr>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

IMPLEMENTATION DEFINED, bits [63:0]

IMPLEMENTATION DEFINED.

**Accessing the AMAIR_EL2:**

To access the AMAIR_EL2:

MRS <Xt>, AMAIR_EL2 ; Read AMAIR_EL2 into Xt
MSR AMAIR_EL2, <Xt> ; Write Xt to AMAIR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1010</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.13 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3)

The AMAIR_EL3 characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL3.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

AMAIR_EL3 is permitted to be cached in a TLB.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

AMAIR_EL3 is a 64-bit register.

**Field descriptions**

The AMAIR_EL3 bit assignments are:

```
63 0

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED, bits [63:0]
```

**Accessing the AMAIR_EL3:**

To access the AMAIR_EL3:

MRS <Xt>, AMAIR_EL3 ; Read AMAIR_EL3 into Xt
MSR AMAIR_EL3, <Xt> ; Write Xt to AMAIR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>1010</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.14 CCSIDR_EL1, Current Cache Size ID Register

The CCSIDR_EL1 characteristics are:

Purpose

Provides information about the architecture of the currently selected cache.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If CSSELRL.EL1.Level indicates a cache that is not implemented, then on a read of the CCSIDR_EL1 the behavior is CONSTRAINED UNPREDICTABLE, and can be one of the following:

- The CCSIDR_EL1 read is treated as NOP.
- The CCSIDR_EL1 read is UNDEFINED.
- The CCSIDR_EL1 read returns an UNKNOWN value.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register CCSIDR_EL1 is architecturally mapped to AArch32 System register CCSIDR.

The implementation includes one CCSIDR_EL1 for each cache that it can access. CSSELRL_EL1 selects which Cache Size ID Register is accessible.

Attributes

CCSIDR_EL1 is a 32-bit register.

Field descriptions

The CCSIDR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31 28 27</th>
<th>13 12</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNKNOWN</td>
<td>NumSets</td>
<td>Associativity</td>
</tr>
</tbody>
</table>

UNKNOWN, bits [31:28]

Reserved, UNKNOWN.

NumSets, bits [27:13]

(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.

Associativity, bits [12:3]

(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.
LineSize, bits [2:0]

(Log2(Number of bytes in cache line)) - 4. For example:

For a line length of 16 bytes: Log2(16) = 4, LineSize entry = 0. This is the minimum line length.
For a line length of 32 bytes: Log2(32) = 5, LineSize entry = 1.

--- Note ---

The parameters NumSets, Associativity, and LineSize in these registers define the architecturally visible parameters that are required for the cache maintenance by Set/Way instructions. They are not guaranteed to represent the actual microarchitectural features of a design. You cannot make any inference about the actual sizes of caches based on these parameters.

Accessing the CCSIDR_EL1:

To access the CCSIDR_EL1:

MRS <Xt>, CCSIDR_EL1 ; Read CCSIDR_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>001</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.15 CLIDR_EL1, Cache Level ID Register

The CLIDR_EL1 characteristics are:

**Purpose**

Identifies the type of cache, or caches, that are implemented at each level and can be managed using the architected cache maintenance instructions that operate by set/way, up to a maximum of seven levels. Also identifies the Level of Coherence (LoC) and Level of Unification (LoU) for the cache hierarchy.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register CLIDR_EL1 is architecturally mapped to AArch32 System register CLIDR.

**Attributes**

CLIDR_EL1 is a 64-bit register.

**Field descriptions**

The CLIDR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:33]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICB, bits [32:30]</td>
<td>Inner cache boundary. This field indicates the boundary for caching Inner Cacheable memory regions. The possible values are:</td>
</tr>
<tr>
<td>000</td>
<td>Not disclosed by this mechanism.</td>
</tr>
<tr>
<td>001</td>
<td>L1 cache is the highest Inner Cacheable level.</td>
</tr>
<tr>
<td>010</td>
<td>L2 cache is the highest Inner Cacheable level.</td>
</tr>
<tr>
<td>011</td>
<td>L3 cache is the highest Inner Cacheable level.</td>
</tr>
<tr>
<td>100</td>
<td>L4 cache is the highest Inner Cacheable level.</td>
</tr>
<tr>
<td>101</td>
<td>L5 cache is the highest Inner Cacheable level.</td>
</tr>
<tr>
<td>110</td>
<td>L6 cache is the highest Inner Cacheable level.</td>
</tr>
</tbody>
</table>
L7 cache is the highest Inner Cacheable level.

LoUU, bits [29:27]
Level of Unification Uniprocessor for the cache hierarchy.

LoC, bits [26:24]
Level of Coherence for the cache hierarchy.

LoUIS, bits [23:21]
Level of Unification Inner Shareable for the cache hierarchy.

Ctype\textless{}n\textgreater{}, bits [3(n-1)+2:3(n-1)], for n = 1 to 7
Cache Type fields. Indicate the type of cache that is implemented and can be managed using the
architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to
a maximum of seven levels of cache hierarchy. Possible values of each field are:
000 No cache.
001 Instruction cache only.
010 Data cache only.
011 Separate instruction and data caches.
100 Unified cache.
All other values are reserved.
If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no
caches that can be managed using the architected cache maintenance instructions that operate by
set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type
field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.

Accessing the CLIDR_EL1:

To access the CLIDR_EL1:

\textbf{MRS} <Xt>, CLIDR_EL1 ; Read CLIDR_EL1 into Xt

Register access is encoded as follows:

\begin{center}
\begin{tabular}{cccccc}
\hline
op0 & op1 & CRn & CRm & op2 \\
\hline
11 & 001 & 0000 & 0000 & 001 \\
\hline
\end{tabular}
\end{center}
D7.2.16 CONTEXTIDR_EL1, Context ID Register (EL1)

The CONTEXTIDR_EL1 characteristics are:

**Purpose**

Identifies the current Process Identifier.

The value of the whole of this register is called the Context ID and is used by:

- The debug logic, for Linked and Unlinked Context ID matching.
- The trace logic, to identify the current process.

The significance of this register is for debug and trace use only.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register CONTEXTIDR_EL1 is architecturally mapped to AArch32 System register CONTEXTIDR.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CONTEXTIDR_EL1 is a 32-bit register.

**Field descriptions**

The CONTEXTIDR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PROCID</td>
</tr>
</tbody>
</table>

**PROCID, bits [31:0]**

Process Identifier. This field must be programmed with a unique value that identifies the current process.

--- **Note** ---

In AArch32 state, when TTBCR.EAE is set to 0, CONTEXTIDR.ASID holds the ASID.

In AArch64 state, CONTEXTIDR_EL1 is independent of the ASID, and for the EL1&0 translation regime either TTBR0_EL1 or TTBR1_EL1 holds the ASID.
Accessing the CONTEXTIDR_EL1:

To access the CONTEXTIDR_EL1:

MRS <Xt>, CONTEXTIDR_EL1; Read CONTEXTIDR_EL1 into Xt
MSR CONTEXTIDR_EL1, <Xt>; Write Xt to CONTEXTIDR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.17 CPACR_EL1, Architectural Feature Access Control Register

The CPACR_EL1 characteristics are:

**Purpose**

Controls access to trace, and to Advanced SIMD and floating-point functionality.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If `CPTR_EL2.TCPAC==1`, Non-secure accesses to this register from EL1 are trapped to EL2.
- If `CPTR_EL3.TCPAC==1`, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register CPACR_EL1 is architecturally mapped to AArch32 System register CPACR.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CPACR_EL1 is a 32-bit register.

**Field descriptions**

The CPACR_EL1 bit assignments are:

```
   RES0 | RES0 | FPEN | RES0
```

**Bits [31:29]**

Reserved, RES0.

**TTA, bit [28]**

Traps EL0 and EL1 System register accesses to all implemented trace registers to EL1, from both Execution states.

- 0: EL0 and EL1 System register accesses to all implemented trace registers are not trapped to EL1.
- 1: EL0 and EL1 System register accesses to all implemented trace registers are trapped to EL1.
### Note

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are **UNDEFINED**, and any resulting exception is higher priority than an exception that would be generated because the value of CPACR_EL1.TTA is 1.
- The ARMv8-A architecture does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not implemented, this bit is **RES0**.

#### Bits [27:22]

Reserved, **RES0**.

#### FPEN, bits [21:20]

Traps EL0 and EL1 accesses to the SIMD and floating-point registers to EL1, from both Execution states.

- **00** Causes any instructions in EL0 or EL1 that use the registers associated with floating-point and Advanced SIMD execution to be trapped.
- **01** Causes any instructions in EL0 that use the registers associated with floating-point and Advanced SIMD execution to be trapped, but does not cause any instruction in EL1 to be trapped.
- **10** Causes any instructions in EL0 or EL1 that use the registers associated with floating-point and Advanced SIMD execution to be trapped.
- **11** Does not cause any instruction to be trapped.

Writes to MVFR0, MVFR1 and MVFR2 from EL1 or higher are **CONSTRAINED UNPREDICTABLE** and whether these accesses can be trapped by this control depends on implemented CONSTRAINED UNPREDICTABLE behavior.

### Note

- Attempts to write to the FPSID do count as use of the registers for accesses from EL1 or higher.
- Accesses from EL0 to FPSID, MVFR0, MVFR1, MVFR2 and FPEXC are **UNDEFINED**, and any resulting exception is higher priority than an exception that would be generated because the value of CPACR_EL1.FPEN is not **11**.

#### Bits [19:0]

Reserved, **RES0**.

### Accessing the CPACR_EL1:

To access the CPACR_EL1:

```
MRS <Xt>, CPACR_EL1 ; Read CPACR_EL1 into Xt
MSR CPACR_EL1, <Xt> ; Write Xt to CPACR_EL1
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.18 CPTR_EL2, Architectural Feature Trap Register (EL2)

The CPTR_EL2 characteristics are:

Purpose

Controls trapping to EL2 of access to CPACR, CPACR_EL1, trace functionality and registers associated with Advanced SIMD and floating-point execution. Also controls EL2 access to this functionality.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If CPTR_EL3.TCPAC==1, accesses to this register from EL2 are trapped to EL3.

Configurations

AArch64 System register CPTR_EL2 is architecturally mapped to AArch32 System register HCPTR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CPTR_EL2 is a 32-bit register.

Field descriptions

The CPTR_EL2 bit assignments are:

TCPAC, bit [31]

Traps Non-secure EL1 accesses to the CPACR_EL1 or CPACR to EL2, from both Execution states.

- **0**: This control has no effect on Non-secure EL1 accesses to the CPACR_EL1 or CPACR.
- **1**: Non-secure EL1 accesses to the CPACR_EL1 or CPACR are trapped to EL2.

Note

The CPACR_EL1 or CPACR is not accessible at EL0.

Bits [30:21]

Reserved, RES0.
### TTA, bit [20]

Traps Non-secure System register accesses to the trace registers to EL2, from both Execution states.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Non-secure System register accesses to the trace registers are not trapped to EL2.</td>
</tr>
<tr>
<td>1</td>
<td>Any attempt at EL2, or Non-secure EL0 or EL1, to execute a System register access to a trace register is trapped to EL2, subject to the exception prioritization rules.</td>
</tr>
</tbody>
</table>

--- **Note** ---

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR_EL2.TTA is 1.
- EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is RES0.

#### Bits [19:14]

Reserved, RES0.

#### Bits [13:12]

Reserved, RES1.

#### Bit [11]

Reserved, RES0.

### TFP, bit [10]

Traps Non-secure accesses to SIMD and floating-point functionality to EL2, from both Execution states.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Does not cause any instruction to be trapped.</td>
</tr>
<tr>
<td>1</td>
<td>Any attempt at EL2, or Non-secure EL0 or EL1, to execute an instruction that uses the registers associated with floating-point and Advanced SIMD execution is trapped to EL2, subject to the exception prioritization rules.</td>
</tr>
</tbody>
</table>

#### Bits [9:0]

Reserved, RES1.

### Accessing the CPTR_EL2:

To access the CPTR_EL2:

- **MRS <Xt>, CPTR_EL2**: Read CPTR_EL2 into Xt
- **MSR CPTR_EL2, <Xt>**: Write Xt to CPTR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.19 CPTR_EL3, Architectural Feature Trap Register (EL3)

The CPTR_EL3 characteristics are:

**Purpose**

Controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and registers associated with Advanced SIMD and floating-point execution. Also controls EL3 access to trace functionality and registers associated with Advanced SIMD and floating-point execution.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

RW fields in this register reset to architecturally unknown values.

**Attributes**

CPTR_EL3 is a 32-bit register.

**Field descriptions**

The CPTR_EL3 bit assignments are:

31 30  21 20 19  11 10  9  0
|     |     |     |     |     |     |
| RES0| RES0| RES0|

**TCPAC, bit [31]**

Traps all of the following to EL3, from both Security states and both Execution states.
- EL2 accesses to the CPTR_EL2 or HCPTR.
- EL2 and EL1 accesses to the CPACR_EL1 or CPACR.

When CPTR_EL3.TCPAC is:
- 0  This control does not cause any accesses to CPACR_EL1, CPTR_EL2, CPACR, or HCPTR to trap to EL3.
- 1  EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR, are trapped to EL3 if they are not trapped to EL2 by the CPTR_EL2.TCPAC control.

**Bits [30:21]**

Reserved, RES0.
TTA, bit [20]

Traps System register accesses to the trace registers, from all Exception levels, both Security states, and both Execution states, to EL3.

0  Does not cause any instruction to be trapped.
1  Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules.

If System register access to trace functionality is not supported, this bit is RES0.

Bits [19:11]

Reserved, RES0.

TFP, bit [10]

Traps all accesses to Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3.

0  Does not cause any instruction to be trapped.
1  Any attempt at any Exception level to execute an instruction that uses the registers associated with Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules.

Bits [9:0]

Reserved, RES0.

Accessing the CPTR_EL3:

To access the CPTR_EL3:

MRS <Xt>, CPTR_EL3 ; Read CPTR_EL3 into Xt
MSR CPTR_EL3, <Xt> ; Write Xt to CPTR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0001</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.20 CSSELR_EL1, Cache Size Selection Register

The CSSELR_EL1 characteristics are:

Purpose

Selects the current Cache Size ID Register, CCSIDR_EL1, by specifying the required cache level and the cache type (either instruction or data cache).

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then a read of CSSELR_EL1 is CONstrained UNPREDICTABLE, and returns UNKNOWN values for CSSELR_EL1.{Level, InD}.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register CSSELR_EL1 is architecturally mapped to AArch32 System register CSSELR.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CSSELR_EL1 is a 32-bit register.

Field descriptions

The CSSELR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>4</th>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>Level</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:4]

Reserved, RES0.

Level, bits [3:1]

Cache level of required cache. Permitted values are:

- 000 Level 1 cache
- 001 Level 2 cache
- 010 Level 3 cache
- 011 Level 4 cache
- 100 Level 5 cache
101 Level 6 cache
110 Level 7 cache

All other values are reserved.
If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR is UNKNOWN.

InD, bit [0]
Instruction not Data bit. Permitted values are:
0 Data or unified cache.
1 Instruction cache.
If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR is UNKNOWN.

Accessing the CSSELR_EL1:
To access the CSSELR_EL1:

MRS <Xt>, CSSELR_EL1 ; Read CSSELR_EL1 into Xt
MSR CSSELR_EL1, <Xt> ; Write Xt to CSSELR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>010</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.21 CTR_EL0, Cache Type Register

The CTR_EL0 characteristics are:

**Purpose**
Provides information about the architecture of the caches.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID2==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If SCTLR_EL1.UCT==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**
AArch64 System register CTR_EL0 is architecturally mapped to AArch32 System register CTR.

**Attributes**
CTR_EL0 is a 32-bit register.

**Field descriptions**
The CTR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30 28 27 24 23 20 19 16 15 14 13 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES1</td>
</tr>
</tbody>
</table>

**Bit [31]**
Reserved, RES1.

**Bits [30:28]**
Reserved, RES0.

**CWG, bits [27:24]**
Cache Writeback Granule. Log2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.

A value of 0b0000 indicates that this register does not provide Cache Writeback Granule information and either:

- The architectural maximum of 512 words (2KB) must be assumed.
- The Cache Writeback Granule can be determined from maximum cache line size encoded in the Cache Size ID Registers.

Values greater than 0b1001 are reserved.
ERG, bits [23:20]

Exclusives Reservation Granule. Log2 of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions.

A value of \texttt{0b0000} indicates that this register does not provide Exclusives Reservation Granule information and the architectural maximum of 512 words (2KB) must be assumed.

Values greater than \texttt{0b1001} are reserved.

DminLine, bits [19:16]

Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.

L1Ip, bits [15:14]

Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are:

01 ASID-tagged Virtual Index, Virtual Tag (AIVIVT)
10 Virtual Index, Physical Tag (VIPT)
11 Physical Index, Physical Tag (PIPT)

Other values are reserved.

Bits [13:4]

Reserved, RES0.

IminLine, bits [3:0]

Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.

Accessing the CTR_EL0:

To access the CTR_EL0:

\texttt{MRS <Xt>, CTR_EL0 ; Read CTR_EL0 into Xt}

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0000</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.22   DACR32_EL2, Domain Access Control Register

The DACR32_EL2 characteristics are:

Purpose

Allows access to the AArch32 DACR register from AArch64 state only. Its value has no effect on execution in AArch64 state.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register DACR32_EL2 is architecturally mapped to AArch32 System register DACR.

If EL1 does not support AArch32, this register is UNDEFINED.

If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not RES0.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

DACR32_EL2 is a 32-bit register.

Field descriptions

The DACR32_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
</tbody>
</table>

D<n>, bits [2n+1:2n], for n = 0 to 15

Domain n access permission, where n = 0 to 15. Permitted values are:

00 No access. Any access to the domain generates a Domain fault.
01 Client. Accesses are checked against the permission bits in the translation tables.
11 Manager. Accesses are not checked against the permission bits in the translation tables.

The value 10 is reserved.

Accessing the DACR32_EL2:

To access the DACR32_EL2:

MRS <Xt>, DACR32_EL2 ; Read DACR32_EL2 into Xt
MSR DACR32_EL2, <Xt> ; Write Xt to DACR32_EL2
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0011</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.23 DCZID_EL0, Data Cache Zero ID register

The DCZID_EL0 characteristics are:

**Purpose**
Indicates the block size that is written with byte values of 0 by the DC ZVA (Data Cache Zero by Address) system instruction.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
There are no configuration notes.

**Attributes**
DCZID_EL0 is a 32-bit register.

**Field descriptions**
The DCZID_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>BS</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:5]**
Reserved, RES0.

**DZP, bit [4]**
Data Zero prohibited. Permitted values are:
- 0 DC ZVA instruction is permitted.
- 1 DC ZVA instruction is prohibited.

The value read from this field is governed by the access state and the values of the HCR_EL2.TDZ and SCTLR_EL1.DZE bits.

**BS, bits [3:0]**
Log₂ of the block size in words. The maximum size supported is 2KB (value == 9).

**Accessing the DCZID_EL0:**
To access the DCZID_EL0:

MRS <Xt>, DCZID_EL0 ; Read DCZID_EL0 into Xt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0000</td>
<td>0000</td>
<td>111</td>
</tr>
</tbody>
</table>
D7.2.24 ESR_EL1, Exception Syndrome Register (EL1)

The ESR_EL1 characteristics are:

**Purpose**

Holds syndrome information for an exception taken to EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ESR_EL1 is architecturally mapped to AArch32 System register DFSR. RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

ESR_EL1 is a 32-bit register.

**Field descriptions**

See ESR_ELx.

**Accessing the ESR_EL1:**

To access the ESR_EL1:

MRS <Xt>, ESR_EL1 ; Read ESR_EL1 into Xt
MSR ESR_EL1, <Xt> ; Write Xt to ESR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.25  ESR_EL2, Exception Syndrome Register (EL2)

The ESR_EL2 characteristics are:

**Purpose**

Holds syndrome information for an exception taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register ESR_EL2 is architecturally mapped to AArch32 System register HSR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

ESR_EL2 is a 32-bit register.

**Field descriptions**

See ESR_ELx.

**Accessing the ESR_EL2:**

To access the ESR_EL2:

MRS <Xt>, ESR_EL2 ; Read ESR_EL2 into Xt
MSR ESR_EL2, <Xt> ; Write Xt to ESR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0101</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
### D7.2.26 ESR_EL3, Exception Syndrome Register (EL3)

The ESR_EL3 characteristics are:

**Purpose**

Holds syndrome information for an exception taken to EL3.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

ESR_EL3 is a 32-bit register.

**Field descriptions**

See ESR_ELx.

**Accessing the ESR_EL3:**

To access the ESR_EL3:

MRS <Xt>, ESR_EL3 ; Read ESR_EL3 into Xt
MSR ESR_EL3, <Xt> ; Write Xt to ESR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.27 ESR_ELx, Exception Syndrome Register (ELx)

This page describes ESR_EL1, ESR_EL2, and ESR_EL3.

The ESR_ELx characteristics are:

Purpose

Holds syndrome information for an exception taken to ELx.

Usage constraints

ESR_ELx is made UNKNOWN as a result of an exception return from ELx.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to ELx, the value of ESR_ELx is UNKNOWN. The value written to ESR_ELx must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

If EL2 is not implemented, ESR_EL2 is res0 from EL3.

Attributes

The ESR_ELx registers are 32-bit registers.

Field descriptions

The ESR_ELx bit assignments are:

<table>
<thead>
<tr>
<th>31 26 25 24 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EC IL</td>
</tr>
</tbody>
</table>

**EC, bits [31:26]**

Exception Class. Indicates the reason for the exception that this register holds information about. For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

**EC == 000000**

Unknown reason.

This value is valid for all described registers.

See ISS encoding for exceptions with an unknown reason.

**EC == 000001**

Trapped WFI or WFE instruction execution.

Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.

This value is valid for all described registers.

See ISS encoding for an exception from a WFI or WFE instruction.

**EC == 000011**

Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000.
This value is valid for all described registers.
See ISS encoding for an exception from an MCR or MRC access.

EC == 000100
Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000.
This value is valid for all described registers.
See ISS encoding for an exception from an MCRR or MRRC access.

EC == 000101
Trapped MCR or MRC access with (coproc==1110).
This value is valid for all described registers.
See ISS encoding for an exception from an MCR or MRC access.

EC == 000110
Trapped LDC or STC access.
The only architected uses of these instructions are:
• An STC to write data to memory from DBGDTRRXint.
• An LDC to read data from memory to DBGDTRTXint.
This value is valid for all described registers.
See ISS encoding for an exception from an LDC or STC instruction.

EC == 000111
Access to an Advanced SIMD or floating-point functionality trapped by CPACR_EL1.FPEN, CPTTR_EL2.TFP, or CPTR_EL3.TFP control.
Excludes exceptions resulting from CPACR_EL1 when the value of HCR_EL2.TGE is 1, or because Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in Reporting the EC encoding when an exception is routed to EL2 on page D1-1535.
This value is valid for all described registers.
See ISS encoding for an exception from an access to an Advanced SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP.

EC == 001000
Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.
This value is valid for ESR_EL2.
See ISS encoding for an exception from an MCR or MRC access.

EC == 001100
Trapped MRRC access with (coproc==1110).
This value is valid for all described registers.
See ISS encoding for an exception from an MCRR or MRC access.

EC == 001110
Illegal Execution state.
This value is valid for all described registers.
See ISS encoding for an exception from an Illegal Execution state, or a PC or SP alignment fault.

EC == 010001
SVC instruction execution in AArch32 state.
This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TGE is 1.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from HVC or SVC instruction execution.

EC == 010010
HVC instruction execution in AArch32 state, when HVC is not disabled.
This value is valid for ESR_EL2.
See ISS encoding for an exception from HVC or SVC instruction execution.

**EC == 010011**
SMC instruction execution in AArch32 state, when SMC is not disabled.  
This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.  
This value is valid for ESR_EL2 and ESR_EL3.  
See ISS encoding for an exception from SMC instruction execution in AArch32 state.

**EC == 010101**
SVC instruction execution in AArch64 state.  
This value is valid for all described registers.  
See ISS encoding for an exception from HVC or SVC instruction execution.

**EC == 010110**
HVC instruction execution in AArch64 state, when HVC is not disabled.  
This value is valid for ESR_EL2 and ESR_EL3.  
See ISS encoding for an exception from HVC or SVC instruction execution.

**EC == 010111**
SMC instruction execution in AArch64 state, when SMC is not disabled.  
This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.  
This value is valid for ESR_EL2 and ESR_EL3.  
See ISS encoding for an exception from SMC instruction execution in AArch64 state.

**EC == 011000**
Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001 or 0b000111.  
This include all instructions that cause exceptions that are part of the encoding space defined in System instruction class encoding overview on page C5-271, except for those exceptions reported using EC values 0b000000, 0b000001, or 0b000111.  
This value is valid for all described registers.  
See ISS encoding for an exception from MSR, MRS, or System instruction execution in AArch64 state.

**EC == 011111**
IMPLEMENTATION DEFINED exception to EL3.  
This value is valid for ESR_EL3.  
See ISS encoding for a IMPLEMENTATION DEFINED exception to EL3.

**EC == 100000**
Instruction Abort from a lower Exception level.  
Used for MMU faults generated by instruction accesses and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.  
This value is valid for all described registers.  
See ISS encoding for an exception from an Instruction Abort.

**EC == 100001**
Instruction Abort taken without a change in Exception level.  
Used for MMU faults generated by instruction accesses and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.  
This value is valid for all described registers.  
See ISS encoding for an exception from an Instruction Abort.

**EC == 100010**
PC alignment fault exception.  
This value is valid for all described registers.
See ISS encoding for an exception from an Illegal Execution state, or a PC or SP alignment fault.

**EC == 100100**
Data Abort from a lower Exception level.
Used for MMU faults generated by data accesses, alignment faults other than those caused by the Stack Pointer misalignment, and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.
This value is valid for all described registers.
See ISS encoding for an exception from a Data Abort.

**EC == 100101**
Data Abort taken without a change in Exception level.
Used for MMU faults generated by data accesses, alignment faults other than those caused by the Stack Pointer misalignment, and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.
This value is valid for all described registers.
See ISS encoding for an exception from a Data Abort.

**EC == 100110**
SP alignment fault exception.
This value is valid for all described registers.
See ISS encoding for an exception from an Illegal Execution state, or a PC or SP alignment fault.

**EC == 101000**
Trapped floating-point exception taken from AArch32 state.
Whether this Exception class is supported is IMPLEMENTATION DEFINED.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a trapped floating-point exception.

**EC == 101100**
Trapped floating-point exception taken from AArch64 state.
Whether this Exception class is supported is IMPLEMENTATION DEFINED.
This value is valid for all described registers.
See ISS encoding for an exception from a trapped floating-point exception.

**EC == 101111**
SError interrupt.
This value is valid for all described registers.
See ISS encoding for an SError interrupt.

**EC == 110000**
Breakpoint exception from a lower Exception level.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a Breakpoint or Vector Catch debug exception.

**EC == 110001**
Breakpoint exception taken without a change in Exception level.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a Breakpoint or Vector Catch debug exception.

**EC == 110010**
Software Step exception from a lower Exception level.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a Software Step exception.

**EC == 110011**
Software Step exception taken without a change in Exception level.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a Software Step exception.

EC == 110100
Watchpoint exception from a lower Exception level.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a Watchpoint exception.

EC == 110101
Watchpoint exception taken without a change in Exception level.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from a Watchpoint exception.

EC == 111000
BKPT instruction execution in AArch32 state.
This value is valid for ESR_EL1 and ESR_EL2.
See ISS encoding for an exception from execution of a Breakpoint instruction.

EC == 111010
Vector Catch exception from AArch32 state.
The only case where a Vector Catch exception is taken to an Exception level that is using
AArch64 is when the exception is routed to EL2 and EL2 is using AArch64.
This value is valid for ESR_EL2.
See ISS encoding for an exception from a Breakpoint or Vector Catch debug exception.

EC == 111100
BRK instruction execution in AArch64 state.
This is reported in ESR_EL3 only if a BRK instruction is executed at EL3.
This value is valid for all described registers.
See ISS encoding for an exception from execution of a Breakpoint instruction.

All other EC values are reserved by ARM, and:
• Unused values in the range 0b000000 - 0b101100 (0x00 - 0x2C) are reserved for future use for
  synchronous exceptions.
• Unused values in the range 0b101101 - 0b111111 (0x2D - 0x3F) are reserved for future use, and
  might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is CONSTRAINED
UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and
translation table entries on page K1-5477.

IL, bit [25]
Instruction Length for synchronous exceptions. Possible values of this bit are:

0  16-bit instruction trapped.

1  32-bit instruction trapped. This value is also used when the exception is one of the
following:

  • An SError interrupt.
  • An Instruction Abort exception.
  • A PC alignment fault exception.
  • An SP alignment fault exception.
  • A Data Abort exception for which the value of the ISV bit is 0.
  • An Illegal Execution state exception.
  • Any debug exception except for Breakpoint instruction exceptions. For
    Breakpoint instruction exceptions, this bit has its standard meaning:

0  16-bit T32 BKPT instruction.

1  32-bit A32 BKPT instruction or A64 BRK instruction.

  • An exception reported using EC value 0b000000.
ISS, bits [24:0]

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number. For an exception taken from AArch32 state, Mapping of the general-purpose registers between the Execution states on page D1-1608 defines this view of the specified AArch32 register. If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not UNPREDICTABLE, the field takes the value 0b11111.
- If the instruction that generated the exception was UNPREDICTABLE, the field takes an UNKNOWN value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b11111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RES0.

The following subsections describe each ISS format.

**ISS encoding for exceptions with an unknown reason**

This encoding is used by:

- Unknown reason.

The ISS encoding for these exceptions is:

```
24 0
RES0
```

**Bits [24:0]**

Reserved, RES0.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction at the current Exception level and Security state, including:
  - A read access using a System register pattern that is not allocated for reads at the current Exception level and Security state.
  - A write access using a System register pattern that is not allocated for writes at the current Exception level and Security state.
  - Instruction encodings for instructions not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is unallocated in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is unallocated in Non-debug state.
- In AArch32 state, attempted execution of a short vector floating-point instruction.
• In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.

• An exception generated because of the value of one of the SCTL_EL1.{ITD, SED, CP15BEN} control bits.

• Attempted execution of:
  — An HVC instruction when disabled by HCR_EL2.HCD or SCR_EL3.HCE.
  — An SMC instruction when disabled by SCR_EL3.SMD.
  — An HLT instruction when disabled by EDSCR.HDE.

• Attempted execution of an MSR or MRS instruction to access SP_EL0 when the value of SPSEL.SP is 0.

• Attempted execution, in Debug state, of:
  — A DCPS1 instruction in Non-secure state from EL0 when the value of HCR_EL2.TGE is 1.
  — A DCPS2 instruction from EL1 or EL0 when the value of SCR_EL3.NS is 0, or when EL2 is not implemented.
  — A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.

• When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13_mon. See Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.

• In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.

• In AArch32 state, the attempted execution of an MRS (Banked register) or an MSR (Banked register) instruction to SPSR_mon, SP_mon, or LR_mon.

• An exception that is taken to EL2 because the value of HCR_EL2.TGE is 1 that, if the value of HCR_EL2.TGE was 0 would have been reported with an ESR_ELx.EC value of 0b000111.

ISS encoding for an exception from a WFI or WFE instruction

This encoding is used by:

• Trapped WFI or WFE instruction execution.

Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.

The ISS encoding for these exceptions is:

```
   24 23 20 19 1 0
  +------------------+
  | COND | RES0 | TI |
  +------------------+
```

CV, bit [24]

Condition code valid. Possible values of this bit are:

0  The COND field is not valid.
1  The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.
For exceptions taken from AArch32:

• When an A32 instruction is trapped, CV is set to 1.
When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.

- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.

- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

**Bits [19:1]**

Reserved, RES0.

**TI, bit [0]**

Trapped instruction. Possible values of this bit are:

- 0   WFI trapped.
- 1   WFE trapped.

The following sections describe configuration settings for generating this exception:

- **Traps to EL1 of EL0 execution of WFE and WFI instructions** on page D1-1565.
- **Traps to EL2 of Non-secure EL0 and EL1 execution of WFE and WFI instructions** on page D1-1581.
- **Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions** on page D1-1591.

**ISS encoding for an exception from an MCR or MRC access**

This encoding is used by:

- Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000.
- Trapped MCR or MRC access with (coproc==1110).
- Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.

The ISS encoding for these exceptions is:
CV, bit [24]

Condition code valid. Possible values of this bit are:

0  The COND field is not valid.
1  The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or
  set to 0. See the description of the COND field for more information.

COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from
AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the
    instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented
  either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the
    SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to
    the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a
  trapped conditional instruction only if the instruction passes its condition code check, these
  definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND
  field is set to 0b1110, or to the value of any condition that applied to the instruction.

Opc2, bits [19:17]

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

Opc1, bits [16:14]

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

CRn, bits [13:10]

The CRn value from the issued instruction.
For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

Rt, bits [9:5]

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See Mapping of the general-purpose registers between the Execution states on page D1-1608.

CRm, bits [4:1]

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

0  Write to System register space. MCR instruction.
1  Read from System register space. MRC or VMRS instruction.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000011:

- Traps to EL1 of EL0 accesses to the Generic Timer registers on page D1-1569.
- Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.
- Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573.
- Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions on page D1-1574.
- Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions on page D1-1575.
- Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register on page D1-1576.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page D1-1577.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578.
- Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR on page D1-1582.
- General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only on page D1-1584.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.
- Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.
- Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR on page D1-1593.
- Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- Traps to EL1 of EL0 and EL1 System register accesses to the trace registers on page D1-1567.
- Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
- Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578, for trapped accesses to the JIDR.
- Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583.
- Trapping System register accesses to Debug ROM registers to EL2 on page D1-1585.
- Trapping System register accesses to powerdown debug registers to EL2 on page D1-1586.
- Trapping general System register accesses to debug registers to EL2 on page D1-1586.
- Traps to EL3 of all System register accesses to the trace registers on page D1-1594.
- Trapping System register accesses to powerdown debug registers to EL3 on page D1-1595.
- Trapping general System register accesses to debug registers to EL3 on page D1-1596.

Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578 describes configuration settings for generating exceptions that are reported using EC value \(0b001000\).

**ISS encoding for an exception from an MCRR or MRRC access**

This encoding is used by:
- Trapped MCRR or MRRC access with \((\text{coproc}==1111)\) that is not reported using EC \(0b000000\).
- Trapped MRRC access with \((\text{coproc}==1110)\).

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>24 23 20 19 16 15 14 10 9 5 4 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>COND</td>
</tr>
</tbody>
</table>

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

- 0: The COND field is not valid.
- 1: The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:
- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to \(0b1110\).

For exceptions taken from AArch32:
- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to \(0b1110\).
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to \(0b1110\), the value for unconditional.
  - With the COND value held in the instruction.
When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:

- CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

**Opc1, bits [19:16]**

The Opc1 value from the issued instruction.

**Bit [15]**

Reserved, RES0.

**Rt2, bits [14:10]**

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See *Mapping of the general-purpose registers between the Execution states on page D1-1608*.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See *Mapping of the general-purpose registers between the Execution states on page D1-1608*.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

0  Write to System register space. MCRR instruction.
1  Read from System register space. MRRC instruction.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b000100:

- **Traps to EL1 of EL0 accesses to the Generic Timer registers on page D1-1569.**
- **Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.**
- **Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573.**
- **General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only on page D1-1584.**
- **Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587.**
- **Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.**
- **Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597.**

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- **Traps to EL1 of EL0 accesses to the trace registers on page D1-1567.**
- **Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.**
- **Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583.**
- Trapping System register accesses to Debug ROM registers to EL2 on page D1-1585.
- Traps to EL3 of all System register accesses to the trace registers on page D1-1594.
- Trapping System register accesses to powerdown debug registers to EL2 on page D1-1586.

**ISS encoding for an exception from an LDC or STC instruction**

This encoding is used by:

- Trapped LDC or STC access.

The only architected uses of these instructions are:
- An STC to write data to memory from DBGDTRRXint.
- An LDC to read data from memory to DBGDTRTXint.

The ISS encoding for these exceptions is:

```
CV , bit [24]
Condition code valid. Possible values of this bit are:
0 The COND field is not valid.
1 The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.
For exceptions taken from AArch32:
- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

COND, bits [23:20]
The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.
For exceptions taken from AArch32:
- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
```
CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

**imm8, bits [19:12]**

The immediate value from the issued instruction.

**Bits [11:10]**

Reserved, RES0.

**Rn, bits [9:5]**

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See *Mapping of the general-purpose registers between the Execution states* on page D1-1608.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

**Offset, bit [4]**

Indicates whether the offset is added or subtracted:

- 0 Subtract offset.
- 1 Add offset.

This bit corresponds to the U bit in the instruction encoding.

**AM, bits [3:1]**

Addressing mode. The permitted values of this field are:

- 000 Immediate unindexed.
- 001 Immediate post-indexed.
- 010 Immediate offset.
- 011 Immediate pre-indexed.
- 100 Literal unindexed.
  
  LDC instruction in A32 instruction set only.
  
  For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
- 110 Literal offset.
  
  LDC instruction only.
  
  For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in *Reserved values in System and memory-mapped registers and translation table entries* on page K1-5492.

**Bit [2]** in this subfield indicates the instruction form, immediate or literal.

**Bits [1:0]** in this subfield correspond to the bits {P, W} in the instruction encoding.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

- 0 Write to memory. STC instruction.
- 1 Read from memory. LDC instruction.
The following sections describe the configuration settings for the traps that are reported using EC value 0b000110:

- Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
- Trapping general System register accesses to debug registers to EL2 on page D1-1586.
- Trapping general System register accesses to debug registers to EL3 on page D1-1596.

**ISS encoding for an exception from an access to an Advanced SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP**

This encoding is used by:

- Access to an Advanced SIMD or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control.

Excludes exceptions resulting from CPACR_EL1 when the value of HCR_EL2.TGE is 1, or because Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in *Reporting the EC encoding when an exception is routed to EL2* on page D1-1535.

The ISS encoding for these exceptions is:

```
24 23 20 19 0  
| COND | RES0 |
```

CV, bit [24]

Condition code valid. Possible values of this bit are:

- 0: The COND field is not valid.
- 1: The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
A conditional A32 instruction that is known to pass its condition code check can be presented either:

- With COND set to 0b1110, the value for unconditional.
- With the COND value held in the instruction.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:

- CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

**Bits [19:0]**

Reserved, RES0.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- Traps to EL1 of EL0 and EL1 accesses to SIMD and floating-point functionality on page D1-1568.
- General trapping to EL2 of Non-secure accesses to the SIMD and floating-point registers on page D1-1583.
- Traps to EL3 of all System register accesses to the trace registers on page D1-1594.

**ISS encoding for an exception from an Illegal Execution state, or a PC or SP alignment fault**

This encoding is used by:

- Illegal Execution state.
- PC alignment fault exception.
- SP alignment fault exception.

The ISS encoding for these exceptions is:

```
24 0
  RES0
```

**Bits [24:0]**

Reserved, RES0.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. *SP alignment checking on page D1-1515* describes the configuration settings for generating SP alignment fault exceptions.

**ISS encoding for an exception from HVC or SVC instruction execution**

This encoding is used by:

- SVC instruction execution in AArch32 state.
  This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TGE is 1.
- HVC instruction execution in AArch32 state, when HVC is not disabled.
- SVC instruction execution in AArch64 state.
• HVC instruction execution in AArch64 state, when HVC is not disabled.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>24</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>imm16</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [24:16]**

Reserved, RES0.

**imm16, bits [15:0]**

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

• If the instruction is unconditional, then:
  — For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  — For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.

• If the instruction is conditional, this field is UNKNOWN.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see SVC, and HVC.

For A64 instructions, see SVC and HVC.

**ISS encoding for an exception from SMC instruction execution in AArch32 state**

This encoding is used by:

• SMC instruction execution in AArch32 state, when SMC is not disabled.

This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>COND</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RES0.
For an SMC instruction that is trapped to EL2 from Non-secure EL1 because HCR_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

- **0**: The COND field is not valid.
- **1**: The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:
- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWPASS is 1, otherwise it is RES0.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:
- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWPASS is 1, otherwise it is RES0.

**CCKNOWPASS, bit [19]**

Indicates whether the instruction might have failed its condition code check.

- **0**: The instruction was unconditional, or was conditional and passed its condition code check.
- **1**: The instruction was conditional, and might have failed its condition code check.

**Note**

In an implementation in which an SMC instruction that fails its code check is not trapped, this field can always return the value 0.

**Bits [18:0]**

Reserved, RES0.
Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578 describes the configuration settings for trapping SMC instructions from Non-secure EL1 modes, and System calls on page D1-1598 describes the case where these exceptions are trapped to EL3.

**ISS encoding for an exception from SMC instruction execution in AArch64 state**

This encoding is used by:

- SMC instruction execution in AArch64 state, when SMC is not disabled.
  
  This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>Bits [24:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
</tr>
<tr>
<td>imm16</td>
</tr>
</tbody>
</table>

**imm16, bits [15:0]**

The value of the immediate field from the issued SMC instruction.

The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from Non-secure EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

Traps to EL2 of Non-secure EL1 execution of SMC instructions on page D1-1578 describes the configuration settings for trapping SMC instructions from Non-secure EL1 modes, and System calls on page D1-1598 describes the case where these exceptions are trapped to EL3.

**ISS encoding for an exception from MSR, MRS, or System instruction execution in AArch64 state**

This encoding is used by:

- Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001 or 0b000111. This include all instructions that cause exceptions that are part of the encoding space defined in System instruction class encoding overview on page C5-271, except for those exceptions reported using EC values 0b000000, 0b000001, or 0b000111.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>Bits [24:22]</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
</tr>
<tr>
<td>Op0</td>
</tr>
<tr>
<td>Op2</td>
</tr>
<tr>
<td>Op1</td>
</tr>
<tr>
<td>CRn</td>
</tr>
<tr>
<td>Rt</td>
</tr>
<tr>
<td>CRm</td>
</tr>
</tbody>
</table>

**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.
Op2, bits [19:17]
The Op2 value from the issued instruction.

Op1, bits [16:14]
The Op1 value from the issued instruction.

CRn, bits [13:10]
The CRn value from the issued instruction.

Rt, bits [9:5]
The Rt value from the issued instruction, the general-purpose register used for the transfer.

CRm, bits [4:1]
The CRm value from the issued instruction.

Direction, bit [0]
Indicates the direction of the trapped instruction. The possible values of this bit are:
0 Write access, including MSR instructions.
1 Read access, including MRS instructions.

For exceptions caused by System instructions, see System on page C4-199 for the encoding values returned by an instruction.

The following sections describe configuration settings for generating the exception that is reported using EC value 0b011000:

• In EL1 configurable controls on page D1-1563.
  — Traps to EL1 of EL0 execution of cache maintenance instructions on page D1-1564.
  — Traps to EL1 of EL0 accesses to the CTR_EL0 on page D1-1565.
  — Traps to EL1 of EL0 execution of DC ZVA instructions on page D1-1566.
  — Traps to EL1 of EL0 accesses to the PSTATE.{D, A, I, F} interrupt masks on page D1-1566.
  — Traps to EL1 of EL0 and EL1 System register accesses to the trace registers on page D1-1567.
  — Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers on page D1-1568.
  — Traps to EL1 of EL0 accesses to the Generic Timer registers on page D1-1569.
  — Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.

• In EL2 configurable controls on page D1-1571.
  — Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers on page D1-1573.
  — Traps to EL2 of Non-secure EL0 and EL1 execution of DC ZVA instructions on page D1-1574.
  — Traps to EL2 of Non-secure EL0 execution of TLB maintenance instructions on page D1-1574.
  — Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions on page D1-1575.
  — Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register on page D1-1576.
  — Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page D1-1577.
  — Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers on page D1-1578.
  — Trapping to EL2 of Non-secure EL0 accesses to the CPACR_EL1 or CPACR on page D1-1582.
  — Traps to EL2 of Non-secure System register accesses to the trace registers on page D1-1583.
  — Trapping System register accesses to Debug ROM registers to EL2 on page D1-1585.
  — Trapping System register accesses to powerdown debug registers to EL2 on page D1-1586.
  — Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page D1-1587.
— Trapping general System register accesses to debug registers to EL2 on page D1-1586.
— Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page D1-1588.

• In EL3 configurable controls on page D1-1589.
  — Traps to EL3 of Secure EL1 accesses to the Counter-timer Physical Secure timer registers on page D1-1592.
  — Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR on page D1-1593.
  — Traps to EL3 of all System register accesses to the trace registers on page D1-1594.
  — Trapping System register accesses to powerdown debug registers to EL3 on page D1-1595.
  — Trapping general System register accesses to debug registers to EL3 on page D1-1596.
  — Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers on page D1-1597.

**ISS encoding for a IMPLEMENTATION DEFINED exception to EL3**

This encoding is used by:

• IMPLEMENTATION DEFINED exception to EL3.

The ISS encoding for these exceptions is:

```
  24  0
   /   \\
  IMPLEMENTATION DEFINED
```

IMPLEMENTATION DEFINED, bits [24:0]

IMPLEMENTATION DEFINED.

**ISS encoding for an exception from an Instruction Abort**

This encoding is used by:

• Instruction Abort from a lower Exception level.
  Used for MMU faults generated by instruction accesses and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.

• Instruction Abort taken without a change in Exception level.
  Used for MMU faults generated by instruction accesses and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.

The ISS encoding for these exceptions is:
## D7.2 General system control registers

### Bits [24:11]

Reserved, RES0.

### FnV, bit [10]

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FAR is valid.</td>
</tr>
<tr>
<td>1</td>
<td>FAR is not valid, and holds an unknown value.</td>
</tr>
</tbody>
</table>

This field is only valid if the IFSC code is 010000. It is RES0 for all other aborts.

### EA, bit [9]

External abort type. This bit can provide an implementation defined classification of external aborts.

For any abort other than an External abort this bit returns a value of 0.

### Bit [8]

Reserved, RES0.

### S1PTW, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Fault not on a stage 2 translation for a stage 1 translation table walk.</td>
</tr>
<tr>
<td>1</td>
<td>Fault on the stage 2 translation of an access for a stage 1 translation table walk.</td>
</tr>
</tbody>
</table>

For any abort other than a stage 2 fault this bit is RES0.

### Bit [6]

Reserved, RES0.

### IFSC, bits [5:0]

Instruction Fault Status Code. Possible values of this field are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>Address size fault, level 0 of translation or translation table base register</td>
</tr>
<tr>
<td>000001</td>
<td>Address size fault, level 1</td>
</tr>
<tr>
<td>000010</td>
<td>Address size fault, level 2</td>
</tr>
<tr>
<td>000011</td>
<td>Address size fault, level 3</td>
</tr>
<tr>
<td>000100</td>
<td>Translation fault, level 0</td>
</tr>
<tr>
<td>000101</td>
<td>Translation fault, level 1</td>
</tr>
<tr>
<td>000110</td>
<td>Translation fault, level 2</td>
</tr>
<tr>
<td>000111</td>
<td>Translation fault, level 3</td>
</tr>
<tr>
<td>001001</td>
<td>Access flag fault, level 1</td>
</tr>
<tr>
<td>001010</td>
<td>Access flag fault, level 2</td>
</tr>
<tr>
<td>Code</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>001011</td>
<td>Access flag fault, level 3</td>
</tr>
<tr>
<td>001101</td>
<td>Permission fault, level 1</td>
</tr>
<tr>
<td>001110</td>
<td>Permission fault, level 2</td>
</tr>
<tr>
<td>001111</td>
<td>Permission fault, level 3</td>
</tr>
<tr>
<td>010000</td>
<td>Synchronous external abort, not on translation table walk</td>
</tr>
<tr>
<td>011000</td>
<td>Synchronous parity or ECC error on memory access, not on translation table walk</td>
</tr>
<tr>
<td>011001</td>
<td>Synchronous external abort, on translation table walk, level 0</td>
</tr>
<tr>
<td>011010</td>
<td>Synchronous external abort, on translation table walk, level 1</td>
</tr>
<tr>
<td>011011</td>
<td>Synchronous external abort, on translation table walk, level 2</td>
</tr>
<tr>
<td>011100</td>
<td>Synchronous external abort, on translation table walk, level 3</td>
</tr>
<tr>
<td>011101</td>
<td>Synchronous parity or ECC error on memory access on translation table walk, level 0</td>
</tr>
<tr>
<td>011110</td>
<td>Synchronous parity or ECC error on memory access on translation table walk, level 1</td>
</tr>
<tr>
<td>011111</td>
<td>Synchronous parity or ECC error on memory access on translation table walk, level 2</td>
</tr>
<tr>
<td>011111</td>
<td>Synchronous parity or ECC error on memory access on translation table walk, level 3</td>
</tr>
<tr>
<td>110000</td>
<td>TLB conflict abort</td>
</tr>
</tbody>
</table>

All other values are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

For more information about the lookup level associated with a fault, see The level associated with MMU faults on page D4-1806.

---

**Note**
Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

---

**ISS encoding for an exception from a Data Abort**

This encoding is used by:

- Data Abort from a lower Exception level.
  Used for MMU faults generated by data accesses, alignment faults other than those caused by the Stack Pointer misalignment, and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.
- Data Abort taken without a change in Exception level.
  Used for MMU faults generated by data accesses, alignment faults other than those caused by the Stack Pointer misalignment, and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.

The ISS encoding for these exceptions is:
ISV, bit [24]

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

0  No valid instruction syndrome. ISS[23:14] are RES0.
1  ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR_EL2 except the following stage 2 aborts:
- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111), including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive and excluding those with writeback.
- AArch32 instructions where the instruction:
  — Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLBT, or STRBT instruction.
  — Is not performing register writeback.
  — Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR_EL1 or ESR_EL3.

For ISS reporting, a stage 2 abort on a stage 1 translation table does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

The value of ISV on a Synchronous external abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

SAS, bits [23:22]

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

00  Byte
01  Halfword
10  Word
11  Doubleword

This field is UNKNOWN when the value of ISV is UNKNOWN.
This field is RES0 when the value of ISV is 0.

SSE, bit [21]

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

0  Sign-extension not required.
1  Data item must be sign-extended.

For all other operations this bit is 0.
This field is **UNKNOWN** when the value of ISV is **UNKNOWN**.
This field is **RES0** when the value of ISV is 0.

**SRT, bits [20:16]**

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See *Mapping of the general-purpose registers between the Execution states* on page D1-1608.

This field is **UNKNOWN** when the value of ISV is **UNKNOWN**.
This field is **RES0** when the value of ISV is 0.

**SF, bit [15]**

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

0     Instruction loads/stores a 32-bit wide register.
1     Instruction loads/stores a 64-bit wide register.

**Note**

This field specifies the register width identified by the instruction, not the Execution state.

This field is **UNKNOWN** when the value of ISV is **UNKNOWN**.
This field is **RES0** when the value of ISV is 0.

**AR, bit [14]**

Acquire/Release. When ISV is 1, the possible values of this bit are:

0     Instruction did not have acquire/release semantics.
1     Instruction did have acquire/release semantics.

This field is **UNKNOWN** when the value of ISV is **UNKNOWN**.
This field is **RES0** when the value of ISV is 0.

**Bits [13:11]**

Reserved, **RES0**.

**FnV, bit [10]**

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0     FAR is valid.
1     FAR is not valid, and holds an **UNKNOWN** value.

This field is valid only if the DFSC code is `0b010000`. It is **RES0** for all other aborts.

**EA, bit [9]**

External abort type. This bit can provide an **IMPLEMENTATION DEFINED** classification of external aborts.

For any abort other than an External abort this bit returns a value of 0.

**CM, bit [8]**

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

0     The Data Abort was not generated by the execution of one of the system instructions identified in the description of value 1.
The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

SIPTW, bit [7]
For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:
0 Fault not on a stage 2 translation for a stage 1 translation table walk.
1 Fault on the stage 2 translation of an access for a stage 1 translation table walk.
For any abort other than a stage 2 fault this bit is RES0.

WnR, bit [6]
Write not Read. Indicates whether a synchronous abort was caused by a write instruction or a read instruction. The possible values of this bit are:
0 Abort caused by a read instruction.
1 Abort caused by a write instruction.
For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

DFSC, bits [5:0]
Data Fault Status Code. Possible values of this field are:
000000 Address size fault, level 0 of translation or translation table base register
000001 Address size fault, level 1
000010 Address size fault, level 2
000011 Address size fault, level 3
000100 Translation fault, level 0
000101 Translation fault, level 1
000110 Translation fault, level 2
000111 Translation fault, level 3
001001 Access flag fault, level 1
001010 Access flag fault, level 2
001011 Access flag fault, level 3
001101 Permission fault, level 1
001110 Permission fault, level 2
001111 Permission fault, level 3
010000 Synchronous external abort, not on translation table walk
010001 Synchronous parity or ECC error on memory access, not on translation table walk
010100 Synchronous external abort, on translation table walk, level 0
010101 Synchronous external abort, on translation table walk, level 1
010110 Synchronous external abort, on translation table walk, level 2
010111 Synchronous external abort, on translation table walk, level 3
011000 Synchronous parity or ECC error on memory access on translation table walk, level 0
011001 Synchronous parity or ECC error on memory access on translation table walk, level 1
011110 Synchronous parity or ECC error on memory access on translation table walk, level 2
011111 Synchronous parity or ECC error on memory access on translation table walk, level 3
100001 Alignment fault
110000 TLB conflict abort
### IMPLEMENTATION DEFINED faults

- **110100**: IMPLEMENTATION DEFINED fault (Lockdown fault)
- **110101**: IMPLEMENTATION DEFINED fault (Unsupported Exclusive access fault)
- **111101**: Section Domain Fault, used only for faults reported in the PAR_EL1
- **111110**: Page Domain Fault, used only for faults reported in the PAR_EL1

All other values are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

For more information about the lookup level associated with a fault, see The level associated with MMU faults on page D4-1806.

**Note**

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

---

### ISS encoding for an exception from a trapped floating-point exception

This encoding is used by:

- Trapped floating-point exception taken from AArch32 state.
  - Whether this Exception class is supported is IMPLEMENTATION DEFINED.
- Trapped floating-point exception taken from AArch64 state.
  - Whether this Exception class is supported is IMPLEMENTATION DEFINED.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>Bit [24]</th>
<th>Bit [23]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved, RES0</td>
<td>TFV, bit [23]</td>
</tr>
</tbody>
</table>

**TFV, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

- **0**: The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.
- **1**: One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see Floating-point exception traps on page D1-1552.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.
Note

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

Bits [22:11]

Reserved, RES0.

VECTR, bits [10:8]

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

IDF, bit [7]

Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

0  Input denormal floating-point exception has not occurred.
1  Input denormal floating-point exception occurred during execution of the reported instruction.

Bits [6:5]

Reserved, RES0.

IXF, bit [4]

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

0  Underflow floating-point exception has not occurred.
1  Inexact floating-point exception occurred during execution of the reported instruction.

UFF, bit [3]

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

0  Underflow floating-point exception has not occurred.
1  Underflow floating-point exception occurred during execution of the reported instruction.

OFF, bit [2]

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

0  Overflow floating-point exception has not occurred.
1  Overflow floating-point exception occurred during execution of the reported instruction.

DZF, bit [1]

Divide-by-zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

0  Divide-by-zero floating-point exception has not occurred.
1  Divide-by-zero floating-point exception occurred during execution of the reported instruction.
IOF, bit [0]

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is **UNKNOWN**. Otherwise, the possible values of this bit are:

0  Invalid Operation floating-point exception has not occurred.
1  Invalid Operation floating-point exception occurred during execution of the reported instruction.

In an implementation where the SIMD and floating-point implementation supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

**ISS encoding for an SError interrupt**

This encoding is used by:

- SError interrupt.

The ISS encoding for these exceptions is:

```
  24 23  0
    ISV IS
```

ISV, bit [24]

Instruction syndrome valid. Indicates whether the rest of the syndrome information in this register is valid.

0  No valid instruction syndrome. ISS[23:0] are RES0.
1  ISS[23:0] hold a valid instruction syndrome.

IS, bits [23:0]

**IMPLEMENTATION DEFINED** syndrome information that can be used to provide additional information about the SError interrupt. Only valid if bit[24] of this register is 1. If bit[24] is 0, this field is RES0.

**ISS encoding for an exception from a Breakpoint or Vector Catch debug exception**

This encoding is used by:

- Breakpoint exception from a lower Exception level.
- Breakpoint exception taken without a change in Exception level.
- Vector Catch exception from AArch32 state.

The only case where a Vector Catch exception is taken to an Exception level that is using AArch64 is when the exception is routed to EL2 and EL2 is using AArch64.

The ISS encoding for these exceptions is:
Bits [24:6]

Reserved, RES0.

IFSC, bits [5:0]

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

For more information about generating these exceptions:
- For exceptions from AArch64, see *Breakpoint exceptions* on page D2-1641.
- For exceptions from AArch32, see *Breakpoint exceptions* on page G2-3938 and *Vector Catch exceptions* on page G2-3975.

**ISS encoding for an exception from a Software Step exception**

This encoding is used by:
- Software Step exception from a lower Exception level.
- Software Step exception taken without a change in Exception level.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>ISV</td>
</tr>
<tr>
<td>23</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>RES0</td>
</tr>
<tr>
<td>21</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>EX</td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>IFSC</td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:
- 0: EX bit is RES0.
- 1: EX bit is valid.

See the EX bit description for more information.

**Bits [23:7]**

Reserved, RES0.

**EX, bit [6]**

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.
- 0: An instruction other than a Load-Exclusive instruction was stepped.
- 1: A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RES0, indicating no syndrome data is available.

**IFSC, bits [5:0]**

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

For more information about generating these exceptions, see *Software Step exceptions* on page D2-1673.
**ISS encoding for an exception from a Watchpoint exception**

This encoding is used by:

- Watchpoint exception from a lower Exception level.
- Watchpoint exception taken without a change in Exception level.

The ISS encoding for these exceptions is:

```
  24 9 8 7 6 5 0
   RES0  DEFSC
```

**Bits [24:9]**

Reserved, RES0.

**CM, bit [8]**

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

- 0: The Data Abort was not generated by the execution of one of the system instructions identified in the description of value 1.
- 1: The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

**Bit [7]**

Reserved, RES0.

**WnR, bit [6]**

Write not Read. Indicates whether the abort was caused by a write instruction or a read instruction. The possible values of this bit are:

- 0: Abort caused by a read instruction.
- 1: Abort caused by a write instruction.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

**DFSC, bits [5:0]**

Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

For more information about generating these exceptions, see *Watchpoint exceptions* on page D2-1657.

**ISS encoding for an exception from execution of a Breakpoint instruction**

This encoding is used by:

- BKPT instruction execution in AArch32 state.
- BRK instruction execution in AArch64 state.

This is reported in ESR_EL3 only if a BRK instruction is executed at EL3.

The ISS encoding for these exceptions is:
Bits [24:16]  
Reserved, RES0.

Comment, bits [15:0]  
Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

For more information about generating these exceptions, see *Breakpoint Instruction exceptions on page D2-1639*. 
D7.2.28 FAR_EL1, Fault Address Register (EL1)

The FAR_EL1 characteristics are:

Purpose

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL1.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Execution at EL0 makes FAR_EL1 become UNKNOWN.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register FAR_EL1[31:0] is architecturally mapped to AArch32 System register DFAR (NS).

AArch64 System register FAR_EL1[63:32] is architecturally mapped to AArch32 System register IFAR (NS).

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

FAR_EL1 is a 64-bit register.

Field descriptions

The FAR_EL1 bit assignments are:

63 0

Faulting Virtual Address for synchronous exceptions taken to EL1

Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL1. Exceptions that set the FAR_EL1 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), PC alignment fault exceptions (EC 0x22), and Watchpoint exceptions (EC 0x34 or 0x35). ESR_EL1.EC holds the EC value for the exception.

For a synchronous external abort, if the virtual address that generated the abort was from an address range for which TCR_ELx.TBI\{0,1\}==1 for the translation regime in use when the abort was generated, then the top eight bits of the FAR_EL1 are UNKNOWN.
For a synchronous external abort other than a synchronous external abort on a translation table walk, this field is valid only if ESR_EL1.FnV is 0, and the FAR_EL1 is UNKNOWN if ESR_EL1.FnV is 1. For all other exceptions taken to EL1, the FAR_EL1 is UNKNOWN.

If a memory fault that sets FAR_EL1 is generated from a data cache maintenance or DC ZVA instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR_EL1 is taken from an Exception level that is using AArch32, the top 32 bits are all zero, unless the faulting address is generated by a load or store instruction that sequentially increments from address 0xFFFFFFFF. This is an UNPREDICTABLE condition, and in this case the upper 32-bits are set to 0x00000001.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see Address tagging in AArch64 state on page D4-1724.

—— Note ———

The address held in this field is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lower address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR_EL1 is made UNKNOWN on an exception return from EL1.

**Accessing the FAR_EL1:**

To access the FAR_EL1:

MRS <Xt>, FAR_EL1 ; Read FAR_EL1 into Xt
MSR FAR_EL1, <Xt> ; Write Xt to FAR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>

Note: Accessing the FAR_EL1 by writing specify the register encoding above.
D7.2.29 FAR_EL2, Fault Address Register (EL2)

The FAR_EL2 characteristics are:

**Purpose**

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Execution at EL1 or EL0 makes FAR_EL2 become UNKNOWN.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register FAR_EL2[31:0] is architecturally mapped to AArch32 System register HDFAR.
AArch64 System register FAR_EL2[63:32] is architecturally mapped to AArch32 System register HIFAR.
AArch64 System register FAR_EL2[31:0] is architecturally mapped to AArch32 System register DFAR (S) when EL2 is implemented.
AArch64 System register FAR_EL2[63:32] is architecturally mapped to AArch32 System register IFAR (S) when EL2 is implemented.
If EL2 is not implemented, this register is RES0 from EL3.
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

FAR_EL2 is a 64-bit register.

**Field descriptions**

The FAR_EL2 bit assignments are:

**Bits [63:0]**

Faulting Virtual Address for synchronous exceptions taken to EL2. Exceptions that set the FAR_EL2 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), PC alignment fault exceptions (EC 0x22), and Watchpoint exceptions (EC 0x34 or 0x35). ESR_EL2.EC holds the EC value for the exception.

For a synchronous external abort, if the virtual address that generated the abort was from an address range for which TCR_ELx.TBI[0,1]==1 for the translation regime in use when the abort was generated, then the top eight bits of the FAR_EL2 are UNKNOWN.

For a synchronous external abort other than a synchronous external abort on a translation table walk, this field is valid only if ESR_EL2.FnV is 0, and the FAR_EL2 is UNKNOWN if ESR_EL2.FnV is 1.
For all other exceptions taken to EL2, the FAR_EL2 is **UNKNOWN**.

If a memory fault that sets FAR_EL2 is generated from a data cache maintenance or DC ZVA instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR_EL2 is taken from an Exception level that is using AArch32, the top 32-bits are all zero, unless the faulting address is generated by a load or store instruction that sequentially increments from address 0xFFFFFFFF. This is an **UNPREDICTABLE condition**, and in this case the upper 32-bits are set to 0x00000001.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see *Address tagging in AArch64 state on page D4-1724*.

--- **Note** ---

The address held in this field is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lower address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

---

FAR_EL2 is made **UNKNOWN** on an exception return from EL2.

**Accessing the FAR_EL2:**

To access the FAR_EL2:

- **MRS <Xt>, FAR_EL2** ; Read FAR_EL2 into Xt
- **MSR FAR_EL2, <Xt>** ; Write Xt to FAR_EL2

Register access is encoded as follows:

```
<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
```
D7.2.30 FAR_EL3, Fault Address Register (EL3)

The FAR_EL3 characteristics are:

**Purpose**
Holds the faulting Virtual Address for all synchronous Instruction or Data Abort and PC alignment fault exceptions that are taken to EL3.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Execution at EL2, EL1 or EL0 makes FAR_EL3 become UNKNOWN.

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**

| RW fields in this register reset to architecturally UNKNOWN values. |

**Attributes**
FAR_EL3 is a 64-bit register.

**Field descriptions**
The FAR_EL3 bit assignments are:

Faulting Virtual Address for synchronous exceptions taken to EL3

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Faulting Virtual Address for synchronous exceptions taken to EL3</td>
</tr>
</tbody>
</table>

Faulting Virtual Address for synchronous exceptions taken to EL3. Exceptions that set the FAR_EL3 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), and PC alignment fault exceptions (EC 0x22). ESR_EL3.EC holds the EC value for the exception.

For a synchronous external abort, if the virtual address that generated the abort was from an address range for which TCR_ELx.TBI[0,1]==1 for the translation regime in use when the abort was generated, then the top eight bits of the FAR_EL3 are UNKNOWN.

For a synchronous external abort other than a synchronous external abort on a translation table walk, this field is valid only if ESR_EL3.FnV is 0, and the FAR_EL3 is UNKNOWN if ESR_EL3.FnV is 1.

For all other exceptions taken to EL3, the FAR_EL3 is UNKNOWN.

If a memory fault that sets FAR_EL3 is generated from a data cache maintenance or DC ZVA instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR_EL3 is taken from an EL using AArch32, the top 32-bits are all zero, unless the faulting address is generated by a load or store instruction that sequentially increments from address 0xffffffff. This is an UNPREDICTABLE condition, and in this case the upper 32-bits are set to 0x00000001.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see *Address tagging in AArch64 state* on page D4-1724.
Note

The address held in this register is an address accessed by the instruction fetch or data access that caused the exception that actually gave rise to the instruction or data abort. It is the lowest address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR_EL3 is made UNKNOWN on an exception return from EL3.

Accessing the FAR_EL3:

To access the FAR_EL3:

MRS <Xt>, FAR_EL3 ; Read FAR_EL3 into Xt
MSR FAR_EL3, <Xt> ; Write Xt to FAR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.31 FPEXC32_EL2, Floating-Point Exception Control register

The FPEXC32_EL2 characteristics are:

**Purpose**

Allows access to the AArch32 register FPEXC from AArch64 state only. Its value has no effect on execution in AArch64 state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If CPTR_EL2.TFP==1, Non-secure accesses to this register from EL2 are trapped to EL2.
- If CPTR_EL3.TFP==1, accesses to this register from EL2 and EL3 are trapped to EL3.

**Configurations**

AArch64 System register FPEXC32_EL2 is architecturally mapped to AArch32 System register FPEXC.

If EL1 cannot use AArch32, this register is UNDEFINED.

If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not RES0.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

FPEXC32_EL2 is a 32-bit register.

**Field descriptions**

The FPEXC32_EL2 bit assignments are:

EX, bit [31]

Exception bit. In ARMv8, this bit is RAZ/WI.
EN, bit [30]

Enables access to the Advanced SIMD and floating-point functionality from all Exception levels, except that setting this field to 0 does not disable the following:

- VMSR accesses to the FPEXC or FPSID.
- VMSR accesses from the FPEXC, FPSID, MVFR0, MVFR1, or MVFR2.
- VMRS accesses to the FPEXC or FPSID, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers, are UNDEFINED at all Exception levels.

0

This control permits access to the Advanced SIMD and floating-point functionality at all Exception levels.

Execution of floating-point and Advanced SIMD instructions in AArch32 state can be disabled or trapped by the following controls:

- CPACR.cp10, or, if executing at EL0, CPACR_EL1.FPEN.
- FPEXC.EN.
- If executing in Non-secure state:
  - HCPTR.TCP10, or if EL2 is using AArch64, CPTR_EL2.TFP.
  - NSACR.cp10, or if EL3 is using AArch64, CPTR_EL3.TFP.

- For Advanced SIMD instructions only:
  - CPACR.ASEDIS.
  - CPACR.ASEDIS.
  - If executing in Non-secure state, HCPTR.TASE and NSACR.NSTRCDIS.

See the descriptions of the controls for more information.

Note

When executing at EL0 using AArch32 with EL1 using AArch64, the PE behaves as if the value of FPEXC.EN bit is 1.

DEX, bit [29]

Defined synchronous exception on floating-point execution.

This field identifies whether a synchronous exception generated by the attempted execution of an instruction was generated by an unallocated encoding. The instruction must be in the encoding space that is identified by the pseudocode function ExecutingCP10or11Instr() returning TRUE. This field also indicates whether the FPEXC32_EL2.TFV is valid.

The meaning of this bit is:

0

The exception was generated by the attempted execution of an unallocated instruction in the encoding space that is identified by the pseudocode function ExecutingCP10or11Instr(). If FPEXC32_EL2.TFV is RW then it is invalid and UNKNOWN. If FPEXC32_EL2.{IDF, IXF, UFF, OFF, DZF, IOF} are RW then they are invalid and UNKNOWN.

1

The exception was generated during the execution of an allocated encoding. FPEXC32_EL2.TFV is valid and indicates the cause of the exception.

On an exception that sets this bit to 1 the exception-handling routine must clear this bit to 0.

On an implementation that both does not support trapping of floating-point exceptions and implements the AArch32 FPSCR.{Stride, Len} fields as RAZ, this bit is RES0.

FP2V, bit [28]

FPINST2 instruction valid bit. In ARMv8, this bit is RES0.

VV, bit [27]

VECITR valid bit. In ARMv8, this bit is RES0.
TFV, bit [26]
Trapped Fault Valid bit. Valid only when the value of FPEXC.DEX is 1. When valid, it indicates the cause of the exception and therefore whether the FPEXC. {IDF, IXF, UFF, OFF, DZF, IOF} bits are valid.

0 The exception was caused by the execution of a floating-point VABS, VADD, VDIV, VFMA, VFMS, VFNMA, VFNMS, VMLA, VMLS, VMOV, VMUL, VNEM, VNMA, VNMLS, VNMUL, VSQRT, or VSUB instruction when one or both of FPSCR. {Stride, Len} was non-zero. If the FPEXC. {IDF, IXF, UFF, OFF, DZF, IOF} bits are RW then they are invalid and UNKNOWN.

1 FPEXC. {IDF, IXF, UFF, OFF, DZF, IOF} indicate the presence of trapped floating-point exceptions that had occurred at the time of the exception. Bits are set for all trapped exceptions that had occurred at the time of the exception.

This bit returns a status value and ignores writes.
When the value of FPEXC.DEX is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.
On an implementation that supports the trapping of floating-point exceptions and implements FPSCR. {Stride, Len} as RAZ, this bit is RAO/WI.

Bits [25:11]
Reserved, RES0.

VECITR, bits [10:8]
Vector iteration count. In ARMv8, this field is RES1.

IDF, bit [7]
Input Denormal trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Input Denormal exception occurred while FPSCR.IDE was 1:

0 Input denormal exception has not occurred.
1 Input denormal exception has occurred.

Input Denormal exceptions can occur only when FPSCR.FZ is 1.
This bit must be cleared to 0 by the exception-handling routine.
When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

Bits [6:5]
Reserved, RES0.

IXF, bit [4]
Inexact trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Inexact exception occurred while FPSCR.IXE was 1:

0 Inexact exception has not occurred.
1 Inexact exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.
When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.
UFF, bit [3]
Underflow trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Underflow exception occurred while FPSCR.UFE was 1:

0 Underflow exception has not occurred.
1 Underflow exception has occurred.

Underflow trapped exceptions can occur only when FPSCR.FZ is 0.
This bit must be cleared to 0 by the exception-handling routine.
When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

OFF, bit [2]
Overflow trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Overflow exception occurred while FPSCR.OFE was 1:

0 Overflow exception has not occurred.
1 Overflow exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.
When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

DZF, bit [1]
Divide-by-zero trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether a Divide-by-zero exception occurred while FPSCR.DZE was 1:

0 Divide-by-zero exception has not occurred.
1 Divide-by-zero exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.
When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

IOF, bit [0]
Invalid Operation trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Invalid Operation exception occurred while FPSCR.IOE was 1:

0 Invalid Operation exception has not occurred.
1 Invalid Operation exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.
When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

Accessing the FPEXC32_EL2:

To access the FPEXC32_EL2:

MRS <Xt>, FPEXC32_EL2 ; Read FPEXC32_EL2 into Xt
MSR FPEXC32_EL2, <Xt> ; Write Xt to FPEXC32_EL2
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0101</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.32  HACR_EL2, Hypervisor Auxiliary Control Register

The HACR_EL2 characteristics are:

**Purpose**

Controls trapping to EL2 of IMPLEMENTATION DEFINED aspects of Non-secure EL1 or EL0 operation.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register HACR_EL2 is architecturally mapped to AArch32 System register HACR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HACR_EL2 is a 32-bit register.

**Field descriptions**

The HACR_EL2 bit assignments are:

![Diagram of HACR_EL2 bit assignments]

**Accessing the HACR_EL2:**

To access the HACR_EL2:

MRS <Xt>, HACR_EL2 ; Read HACR_EL2 into Xt
MSR HACR_EL2, <Xt> ; Write Xt to HACR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>111</td>
</tr>
</tbody>
</table>
D7.2.33  HCR_EL2, Hypervisor Configuration Register

The HCR_EL2 characteristics are:

**Purpose**

Provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register HCR_EL2[31:0] is architecturally mapped to AArch32 System register HCR.

AArch64 System register HCR_EL2[63:32] is architecturally mapped to AArch32 System register HCR2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HCR_EL2 is a 64-bit register.

**Field descriptions**

The HCR_EL2 bit assignments are:

```
   63  39  38  37  34  33  32  31  30  28  27  26  25  24  23  21  20  19  18  17  16  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0
   RES0 MIOCNCE RES0 CD TRVM HCD TDZ TGE TVM TTLB TPU TPC TSW TACR TIDCP VM SWIO PTW FMO IMO AMO VF VSE DC TWI TWE TID0 TID1 TID2 TID3 TSC
   ID BSU FB VI
```
Bits [63:39]
Reserved, RES0.

MIOCNCE, bit [38]
Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1&0 translation regime.

0 For the Non-secure EL1&0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there must be no loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.

1 For the Non-secure EL1&0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there might be a loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.

For more information see *Mismatched memory attributes* on page B2-105.

This field can be implemented as RAZ/WI.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

Bits [37:34]
Reserved, RES0.

ID, bit [33]
Stage 2 Instruction access cacheability disable. For the Non-secure EL1&0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.

0 This control has no effect on stage 2 of the Non-secure EL1&0 translation regime.

1 For the Non-secure EL1&0 translation regime, forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

This bit has no effect on the EL2 or EL3 translation regimes.

CD, bit [32]
Stage 2 Data access cacheability disable. For the Non-secure EL1&0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.

0 This control has no effect on stage 2 of the Non-secure EL1&0 translation regime for data accesses and translation table walks.

1 For the Non-secure EL1&0 translation regime, forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

This bit has no effect on the EL2 or EL3 translation regimes.

RW, bit [31]
Execution state control for lower Exception levels:

0 Lower levels are all AArch32.

1 The Execution state for EL1 is AArch64. The Execution state for EL0 is determined by the current value of PSTATE.nRW when executing at EL0.

If all lower Exception levels cannot use AArch32 then this bit is RAO/WI.
In an implementation that includes EL3, when $\text{SCR\_EL3.NS}==0$, the PE behaves as if this bit has the same value as the $\text{SCR\_EL3.RW}$ bit for all purposes other than a direct read or write access of $\text{HCR\_EL2}$.

The RW bit is permitted to be cached in a TLB.

**TRVM, bit [30]**

Trap Reads of Virtual Memory controls. Traps Non-secure EL1 reads of the virtual memory control registers to EL2, from both Execution states. The registers for which read accesses are trapped are as follows:

- Non-secure EL1 using AArch64: $\text{SCTLR\_EL1, TTBR0\_EL1, TTBR1\_EL1, TCR\_EL1, ESR\_EL1, FAR\_EL1, AFSR0\_EL1, AFSR1\_EL1, MAIR\_EL1, AMAIR\_EL1, CONTEXTIDR\_EL1}$.
- Non-secure EL1 using AArch32: $\text{SCTLR, TTBR0, TTBR1, TTBCR, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AFISR, PRRR, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTDR}$.

0 This control has no effect on Non-secure EL1 read accesses to Virtual Memory controls.
1 Non-secure EL1 read accesses to the specified Virtual Memory controls are trapped to EL2.

In an implementation that includes EL3, when the value of $\text{SCR\_EL3.NS}$ is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of $\text{HCR\_EL2}$.

**HCD, bit [29]**

HVC instruction disable. Disables Non-secure state execution of HVC instructions, from both Execution states.

0 HVC instruction execution is enabled at EL2 and Non-secure EL1.
1 HVC instructions are UNDEFINED at EL2 and Non-secure EL1. Any resulting exception is taken to the Exception level at which the HVC instruction is executed.

---

**Note**

HVC instructions are always UNDEFINED at EL0.

This bit is only implemented if EL3 is not implemented. Otherwise, it is RES0.

**TDZ, bit [28]**

Trap $\text{DC ZVA}$ instructions. Traps Non-secure EL0 and EL1 execution of $\text{DC ZVA}$ instructions to EL2, from AArch64 state only.

0 This control has no effect on the Non-secure EL0 and EL1 execution of $\text{DC ZVA}$ instructions.
1 In AArch64 state, any attempt to execute a $\text{DC ZVA}$ instruction at Non-secure EL1, or at Non-secure EL0 when the instruction is not UNDEFINED at EL0, is trapped to EL2. Reading the $\text{DCZID\_EL0}$ returns a value that indicates that $\text{DC ZVA}$ instructions are not supported.

In an implementation that includes EL3, when the value of $\text{SCR\_EL3.NS}$ is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of $\text{HCR\_EL2}$.

**TGE, bit [27]**

Trap General Exceptions, from Non-secure EL0.

0 This control has no effect on execution at EL0.
1 When the value of $\text{SCR\_EL3.NS}$ is 0, this control has no effect on execution at EL0. When the value of $\text{SCR\_EL3.NS}$ is 1, then:

- All exceptions that would be routed to EL1 are routed to EL2.
- The $\text{SCTLR\_EL1.M}$ field, or the $\text{SCTLR.M}$ field if EL1 is using AArch32, is treated as being 0 for all purposes other than returning the result of a direct read of $\text{SCTLR\_EL1}$ or $\text{SCTLR}$. 
• The HCR_EL2.{FMO, IMO, AMO} fields are treated as being 1 for all purposes other than a direct read or write access of HCR_EL2.
• All virtual interrupts are disabled.
• Any IMPLEMENTATION DEFINED mechanisms for signaling virtual interrupts are disabled.
• An exception return to EL1 is treated as an illegal exception return.
• The MDCR_EL2.{TDRA,TDOSA,TDA, TDE} fields are treated as being 1 for all purposes other than returning the result of a direct read of MDCR_EL2.

HCR_EL2.TGE must not be cached in a TLB.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TVM, bit [26]

Trap Virtual Memory controls. Traps Non-secure EL1 writes to the virtual memory control registers to EL2, from both Execution states. The registers for which write accesses are trapped are as follows:

Non-secure EL1 using AArch64: SCTLR_EL1, TTBR0_EL1, TTBR1_EL1, TCR_EL1, ESR_EL1, FAR_EL1, AFSR0_EL1, AFSR1_EL1, MAIR_EL1, AMAIR_EL1, CONTEXTIDR_EL1.

Non-secure EL1 using AArch32: SCTLR, TTBR0, TTBR1, TTBCR, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AIFSR, PRRR, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR.

0 This control has no effect on Non-secure EL1 write accesses to EL1 virtual memory control registers.
1 Non-secure EL1 write accesses to the specified EL1 virtual memory control registers are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TTLB, bit [25]

Trap TLB maintenance instructions. Traps Non-secure EL1 execution of TLB maintenance instructions to EL2, from both Execution states. This applies to the following instructions:

Non-secure EL1 using AArch64: TLBI VMALLE1IS, TLBI VAE1IS, TLBI ASIDE1IS, TLBI VAAE1IS, TLBI VALETE1IS, TLBI VAALE1IS, TLBI VMALLE1, TLBI VAEL, TLBI ASIDE1, TLBI VAEE1, TLBI VAEL1, TLBI VAAE1.

Non-secure EL1 using AArch32: TLBIALLIS, TLBIMVAIS, TLBISDIS, TLBIMVAIS, TLBIMVALIS, TLBIMVAALIS, ITLBIAIS, ITLBIMVA, ITLBISID, DTLBIALL, DTLBIMVA, DTLBISID, TLBALL, TLBIMVA, TLBISID, TLBIMVA, TLBIMVA.

0 This control has no effect on Non-secure EL1 execution of TLB maintenance instructions.
1 Non-secure EL1 execution of the specified TLB maintenance instructions are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TPU, bit [24]

Trap cache maintenance instructions that operate to the Point of Unification. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:

Non-secure EL0 using AArch64: IC IVAU, DC CVAU. However, if the value of SCTLR_EL1.UCI is 0 these instructions are UNDEFINED at EL0 and any resulting exception is higher priority than this trap to EL2.

Non-secure EL1 using AArch64: IC IVAU, IC IALLU, IC IALLUIS, DC CVAU.
Non-secure EL1 using AArch32: ICIMVAU, ICIALLU, ICIALLUIS, DCCMVAU.

**Note**

An exception generated because an instruction is **UNDEFINED** at EL0 is higher priority than this trap to EL2. In addition:

- **IC IALLUIS** and **IC IALLU** are always **UNDEFINED** at EL0 using AArch64.
- **ICIMVAU, ICIALLU, ICIALLUIS, and DCCMVAU** are always **UNDEFINED** at EL0 using AArch32.

0 This control has no effect on the execution of cache maintenance instructions.
1 Non-secure execution of the specified instructions is trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

**TPC, bit [23]**

Trap data or unified cache maintenance instructions that operate to the Point of Coherency. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:

Non-secure EL0 using AArch64: DC CIVAC, DC CVAC. However, if the value of SCTLR_EL1.UCI is 0 these instructions are **UNDEFINED** at EL0 and any resulting exception is higher priority than this trap to EL2.

Non-secure EL1 using AArch64: DC IVAC, DC CIVAC, DC CVAC.
Non-secure EL1 using AArch32: DCIMV AC, DCCIMV AC, DCCMV AC.

**Note**

An exception generated because an instruction is **UNDEFINED** at EL0 is higher priority than this trap to EL2. In addition:

- **DC IVAC** is always **UNDEFINED** at EL0 using AArch64.
- **DCIMVAC, DCCIMVAC, and DCCMVAC** are always **UNDEFINED** at EL0 using AArch32.

0 This control has no effect on the execution of cache maintenance instructions.
1 Non-secure execution of the specified instructions is trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

**TSW, bit [22]**

Trap data or unified cache maintenance instructions that operate by Set/Way. Traps execution of those cache maintenance instructions that Non-secure EL1 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:

Non-secure EL1 using AArch64: DC ISW, DC CSW, DC CISW.
Non-secure EL1 using AArch32: DCISW, DCCSW, DCCISW.

**Note**

An exception generated because an instruction is **UNDEFINED** at EL0 is higher priority than this trap to EL2, and these instructions are always **UNDEFINED** at EL0.

0 This control has no effect on the execution of cache maintenance instructions.
1 Non-secure execution of the specified instructions is trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.
TACR, bit [21]

Trap Auxiliary Control Registers. Traps Non-secure EL1 accesses to the Auxiliary Control Registers to EL2, from both Execution states. This applies to the following register accesses:

- Non-secure EL1 using AArch64: ACTLR_EL1.
- Non-secure EL1 using AArch32: ACTLR and, if implemented, ACTLR2.

0  This control has no effect on Non-secure EL1 accesses to the Auxiliary Control Registers.
1  Non-secure EL1 accesses to the specified registers are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TIDCP, bit [20]

Trap IMPLEMENTATION DEFINED functionality. Traps Non-secure EL1 accesses to the encodings reserved for IMPLEMENTATION DEFINED functionality to EL2. This applies to the following register accesses:

AArch64: The following reserved encoding spaces:

- IMPLEMENTATION DEFINED system instructions, which are accessed using SYS and SYSL, with CRn == {11, 15}.
- IMPLEMENTATION DEFINED System registers, which are accessed using MRS and MSR with the S3_<op1>_<_Cn>_<_Cm>_<_op2> register name.

AArch32: MCR and MRC instructions accessing the following encodings:

- All coproc==p15, CRn==c9, opc1 == {0-7}, CRm == {c0-c2, c5-c8}, opc2 == {0-7}.
- All coproc==p15, CRn==c10, opc1 =={0-7}, CRm == {c0, c1, c4, c8}, opc2 == {0-7}.
- All coproc==p15, CRn==c11, opc1=={0-7}, CRm == {c0-c8, c15}, opc2 == {0-7}.

When the value of HCR_EL2.TIDCP is 1, it is IMPLEMENTATION DEFINED whether any of this functionality accessed from Non-secure EL0 is trapped to EL2. If it is not, then it is UNDEFINED, and any attempt to access it from Non-secure EL0 generates an exception that is taken to EL1.

0  This control has no effect on the encodings reserved for IMPLEMENTATION DEFINED functionality.
1  Non-secure EL1 accesses to or execution of the specified encodings reserved for IMPLEMENTATION DEFINED functionality are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TSC, bit [19]

Trap SMC instructions. Traps Non-secure EL1 execution of SMC instructions to EL2, from both Execution states.

0  This control has no effect on the execution of SMC instructions.
1  Any attempt to execute an SMC instruction at Non-secure EL1 using AArch64 or Non-secure EL1 using AArch32 is trapped to EL2, regardless of the value of SCR_EL3.SMD.

In AArch32 state, the ARMv8-A architecture permits, but does not require, this trap to apply to conditional SMC instructions that fail their condition code check, in the same way as with traps on other conditional instructions.

If EL3 is not implemented, this bit is RES0.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TID3, bit [18]

Trap ID group 3. Traps Non-secure EL1 reads of the following registers to EL2:
AArch64: ID_PFR0_EL1, ID_PFR1_EL1, ID_DFR0_EL1, ID_AFR0_EL1, ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, ID_ISAR5_EL1, ID_AA64PFR0_EL1, ID_AA64PFR1_EL1, ID_AA64DFR_EL1, ID_AA64PFR_EL1, ID_AA64DFR0_EL1, ID_AA64DFR1_EL1, ID_AA64ISAR0_EL1, ID_AA64ISAR1_EL1, ID_AA64MMFR0_EL1, ID_AA64MMFR1_EL1, ID_AA64AFR0_EL1, ID_AA64AFR1_EL1, and ID_MMFR4_EL1, except that if ID_MMFR4_EL1 is implemented as RAZ/WI then it is IMPLEMENTATION DEFINED whether accesses to ID_MMFR4_EL1 are trapped.

It is IMPLEMENTATION DEFINED whether this field traps MRS accesses to encodings in the following range that are not already mentioned in this field description:

- Op0 == 3, op1 == 0, CRn == c0, CRm == {c2-c7}, op2 == {0-7}.

AArch32: ID_PFR0, ID_PFR1, ID_DFR0, ID_AFR0, ID_MMFR0, ID_MMFR1, ID_MMFR2, ID_MMFR3, ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, ID_ISAR5, MVFR0, MVFR1, MVFR2, and ID_MMFR4, except that if ID_MMFR4 is implemented as RAZ/WI then it is IMPLEMENTATION DEFINED whether accesses to ID_MMFR4 are trapped.

MRC access to any of the following encodings are also trapped:

- coproc==p15, opc1 == 0, CRn == c0, CRm == {c3-c7}, opc2 == {0,1}.
- coproc==p15, opc1 == 0, CRn == c0, CRm == c3, opc2 == 2.
- coproc==p15, opc1 == 0, CRn == c0, CRm == c5, opc2 == {4,5}.

It is IMPLEMENTATION DEFINED whether this bit traps MRC accesses to the following encodings:

- coproc==p15, opc1 == 0, CRn == c0, CRm == c2, opc2 == 7.
- coproc==p15, opc1 == 0, CRn == c0, CRm == c3, opc2 == {3-7}.
- coproc==p15, opc1 == 0, CRn == c0, CRm == {c4, c6, c7}, opc2 == {2-7}.
- coproc==p15, opc1 == 0, CRn == c0, CRm == c5, opc2 == {2, 3, 6, 7}.

0 This control has no effect on Non-secure EL1 reads of the ID group 3 registers.
1 The specified Non-secure EL1 read accesses to ID group 3 registers are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

**TID2, bit [17]**

Trap ID group 2. Traps the following register accesses to EL2:

AArch64:

- Non-secure EL1 reads of CTR_EL0, CCSIDR_EL1, CLIDR_EL1, and CSSELR_EL1.
- Non-secure EL0 reads of CTR_EL0, except that if the value of SCTLR_EL1.UCT is 0 then EL0 reads of CTR_EL0 are UNDEFINED and any resulting exception takes precedence over this trap.
- Non-secure EL1 writes to CSSELR_EL1.

AArch32:

- Non-secure EL1 reads of the CTR, CCSIDR, CLIDR, and CSSELR.

0 This control has no effect on Non-secure EL1 and EL0 accesses to the ID group 2 registers.
1 The specified Non-secure EL1 and EL0 accesses to ID group 2 registers are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

**TID1, bit [16]**

Trap ID group 1. Traps Non-secure EL1 reads of the following registers are trapped to EL2:

AArch64: REVIDR_EL1, AIDR_EL1.
AArch32: TCMTR, TLBTR, REVIDR, AIDR.

0  This control has no effect on Non-secure EL1 reads of the ID group 1 registers.
1  The specified Non-secure EL1 read accesses to ID group 1 registers are trapped to EL2.

In an implementation that includes EL3, when the value of SCR_EL3: NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TID0, bit [15]
Trap ID group 0. Traps the following register accesses to EL2:
AArch64: None.
AArch32:
• Non-secure EL1 reads of the JIDR.
• If the JIDR is RAZ from Non-secure EL0, Non-secure EL0 of the JIDR.
• Non-secure EL1 reads of the FPSID.

Note
• It is IMPLEMENTATION DEFINED whether the JIDR is RAZ or UNDEFINED at EL0. If it is UNDEFINED at EL0 then any resulting exception takes precedence over this trap.
• The FPSID is not accessible at EL0 using AArch32.
• Writes to the FPSID are ignored, and not trapped by this control.

0  This control has no effect on Non-secure EL1 reads of the ID group 0 registers.
1  The specified Non-secure EL1 read accesses to ID group 0 registers are trapped to EL2.
In an implementation that includes EL3, when the value of SCR_EL3: NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TWE, bit [14]
Traps Non-secure EL0 and EL1 execution of WFE instructions to EL2, from both Execution states.
0  This control has no effect on the execution of WFE instructions at Non-secure EL0 or Non-secure EL1.
1  Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state, except that when the value of SCTLR_EL1: nTWE is 0, the trap of EL0 execution to EL1 takes precedence over this trap.

In AArch32 state, the attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.

In an implementation that includes EL3, when the value of SCR_EL3: NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

Note
Since a WFE can complete at any time, even without a Wakeup event, the traps on WFE are not guaranteed to be taken, even if the WFE is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

TWI, bit [13]
Traps Non-secure EL0 and EL1 execution of WFI instructions to EL2, from both Execution states.
0  This control has no effect on the execution of WFI instructions at Non-secure EL1 or Non-secure EL0.
Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state, except that when the value of SCTLR_EL1.nTWI is 0, the trap of EL0 execution to EL1 takes precedence over this trap.

In AArch32 state, the attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

--- Note ---

Since a WFI can complete at any time, even without a Wakeup event, the traps on WFI are not guaranteed to be taken, even if the WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

--- DC, bit [12] ---

Default Cacheability.

0 This control has no effect on the Non-secure EL1&0 translation regime.

1 In Non-secure state:

- When EL1 is using AArch64, the PE behaves as if the value of the SCTLR_EL1.M field is 0 for all purposes other than returning the value of a direct read of SCTLR_EL1.
- When EL1 is using AArch32, the PE behaves as if the value of the SCTLR.M field is 0 for all purposes other than returning the value of a direct read of SCTLR.
- The PE behaves as if the value of the HCR_EL2.VM field is 1 for all purposes other than returning the value of a direct read of HCR_EL2.
- The memory type produced by stage 1 of the EL1&0 translation regime is Normal Non-Shareable, Inner Write-Back Read-Allocate Write-Allocate, Outer Write-Back Read-Allocate Write-Allocate.

This field has no effect on the EL2 and EL3 translation regimes.

This field is permitted to be cached in a TLB.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

--- BSU, bits [11:10] ---

Barrier Shareability upgrade. This field determines the minimum shareability domain that is applied to any barrier instruction executed from Non-secure EL1 or Non-secure EL0:

00 No effect
01 Inner Shareable
10 Outer Shareable
11 Full system

This value is combined with the specified level of the barrier held in its instruction, using the same principles as combining the shareability attributes from two stages of address translation.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

--- FB, bit [9] ---

Force broadcast. Causes the following instructions to be broadcast within the Inner Shareable domain when executed from Non-secure EL1:

AArch32: BPIALL, TLBIALLL, TLBIMVA, TLBIASSID, DTLBIALLL, DTLBIMVA, DTLBIASSID, ITLBIALLL, ITLBIMVA, ITLBIASSID, TLBIMVAA, ICIALLU, TLBMIALL, TLBIMVAAL.
AArch64: TLBI VMALLE1, TLBI VAE1, TLBI ASIDE1, TLBI VAAE1, TLBI VALE1, TLBI VAALE1, IC IALLU.

0  This field has no effect on the operation of the specified instructions.
1  When one of the specified instruction is executed at Non-secure EL1, the instruction is broadcast within the Inner Shareable shareability domain.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

VSE, bit [8]

Virtual SError interrupt.
0  This mechanism is not making a virtual SError interrupt pending.
1  A virtual SError interrupt is pending because of this mechanism.

The virtual SError interrupt is only enabled when the value of HCR_EL2.{TGE, AMO} is \{0, 1\}.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

VI, bit [7]

Virtual IRQ Interrupt.
0  This mechanism is not making a virtual IRQ pending.
1  A virtual IRQ is pending because of this mechanism.

The virtual IRQ is only enabled when the value of HCR_EL2.{TGE, IMO} is \{0, 1\}.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

VF, bit [6]

Virtual FIQ Interrupt.
0  This mechanism is not making a virtual FIQ pending.
1  A virtual FIQ is pending because of this mechanism.

The virtual FIQ is only enabled when the value of HCR_EL2.{TGE, FMO} is \{0, 1\}.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

AMO, bit [5]

Physical SError Interrupt routing.
0  When executing at Non-secure Exception levels below EL2, physical SError Interrupts are not taken to EL2.
   When executing at EL2 using AArch64, physical SError Interrupts are not taken unless they are routed to EL3 by the SCR_EL2.EA bit.
   Virtual SError interrupts are disabled.
1  When executing at any Exception level in Non-secure state:
   • Physical SError interrupts are taken to EL2 unless they are routed to EL3.
   • If HCR_EL2.TGE==0 then Virtual SError interrupts are enabled in the Non-secure state.

If the value of HCR_EL2.TGE is 1, then in Non-secure state the HCR_EL2.AMO bit behaves as 1 for all purposes other than a direct read of the value of the bit.

For more information, see Asynchronous exception routing on page D1-1556.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.
IMO, bit [4]

Physical IRQ Routing.

0 When executing at Non-secure Exception levels below EL2, physical IRQ interrupts are not taken to EL2.
When executing at EL2 using AArch64, physical IRQ interrupts are not taken unless they are routed to EL3 by the SCR_EL3.IRQ bit.
Virtual IRQ interrupts are disabled.

1 When executing at any Exception level in Non-secure state:
  • Physical IRQ interrupts are taken to EL2 unless they are routed to EL3.
  • If HCR_EL2.TGE==0 then Virtual IRQ interrupts are enabled in Non-secure state.

If the value of HCR_EL2.TGE is 1, then in Non-secure state the HCR_EL2.IMO bit behaves as 1 for all purposes other than a direct read of the value of the bit.

For more information, see Asynchronous exception routing on page D1-1556.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

FMO, bit [3]

Physical FIQ Routing.

0 When executing at Non-secure Exception levels below EL2, physical FIQ interrupts are not taken to EL2.
When executing at EL2 using AArch64, physical FIQ interrupts are not taken unless they are routed to EL3 by the SCR_EL3.FIQ bit.
Virtual FIQ interrupts are disabled.

1 When executing at any Exception level in Non-secure state:
  • Physical FIQ interrupts are taken to EL2 unless they are routed to EL3.
  • If HCR_EL2.TGE==0 then Virtual FIQ interrupts are enabled in Non-secure state.

If the value of HCR_EL2.TGE is 1, then in Non-secure state the HCR_EL2.FMO bit behaves as 1 for all purposes other than a direct read of the value of the bit.

For more information, see Asynchronous exception routing on page D1-1556.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

PTW, bit [2]

Protected Table Walk. In the Non-secure EL1&0 translation regime, a translation table access made as part of a stage 1 translation table walk is subject to a stage 2 translation. The combining of the memory type attributes from the two stages of translation means the access might be made to a type of Device memory. If this occurs then the value of this bit determines the behavior:

0 The translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be made speculatively.

1 The memory access generates a stage 2 Permission fault.

This field is permitted to be cached in a TLB.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

SWIO, bit [1]

Set/Way Invalidation Override. Causes Non-secure EL1 execution of the data cache invalidate by set/way instructions to be treated as data cache clean and invalidate by set/way:

0 This control has no effect on the operation of data cache invalidate by set/way instructions.
Data cache invalidate by set/way instructions operate as data cache clean and invalidate by set/way.

When the value of this bit is 1:
AArch32: DCISW is executed as DCCISW.
AArch64: DCISW is executed as DC CISW.
This bit can be implemented as RES1.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

VM, bit [0]
Virtualization enable. Enables stage 2 address translation for the Non-secure EL1&0 translation regime. Possible values of this bit are:
0 Non-secure EL1&0 stage 2 address translation disabled.
1 Non-secure EL1&0 stage 2 address translation enabled.
When the value of this bit is 1, data cache invalidate instructions executed at Non-secure EL1 operate as data cache clean and invalidate instructions. For the invalidate by set/way instruction this behavior applies regardless of the value of the HCR_EL2.SWIO bit.
This bit is permitted to be cached in a TLB.

In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

**Accessing the HCR_EL2:**

To access the HCR_EL2:

```
MRS <Xt>, HCR_EL2 ; Read HCR_EL2 into Xt
MSR HCR_EL2, <Xt> ; Write Xt to HCR_EL2
```

Register access is encoded as follows:

```
<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
```
D7.2.34 HPFAR_EL2, Hypervisor IPA Fault Address Register

The HPFAR_EL2 characteristics are:

**Purpose**

Holds the faulting IPA for some aborts on a stage 2 translation taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register HPFAR_EL2[31:0] is architecturally mapped to AArch32 System register HPFAR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HPFAR_EL2 is a 64-bit register.

**Field descriptions**

The HPFAR_EL2 bit assignments are:

Bits [63:40]

Reserved, RES0.

FIPA[47:12], bits [39:4]

Bits [47:12] of the faulting intermediate physical address. For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are RES0.

The HPFAR_EL2 is written for:

- Translation or Access faults in the second stage of translation.
- An abort in the second stage of translation performed during the translation table walk of a first stage translation, caused by a Translation fault, an Access flag fault, or a Permission fault.
- A stage 2 Address size fault.
Note

The address held in this register is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lowest address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

For all other exceptions taken to EL2, this register is UNKNOWN.

Bits [3:0]

Reserved, RES0.

Accessing the HPFAR_EL2:

To access the HPFAR_EL2:

MRS <Xt>, HPFAR_EL2 ; Read HPFAR_EL2 into Xt
MSR HPFAR_EL2, <Xt> ; Write Xt to HPFAR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0110</td>
<td>0000</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.2.35  **HSTR_EL2, Hypervisor System Trap Register**

The HSTR_EL2 characteristics are:

**Purpose**

Controls trapping to Hyp mode of Non-secure accesses, at EL1 or lower in AArch32, to the System register in the coproc == 1111 encoding space, by the CRn value used to access the register using MCR or MRC instruction. When the register is accessible using an MCRR or MRRC instruction, this is the CRm value used to access the register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register HSTR_EL2 is architecturally mapped to AArch32 System register HSTR. If EL2 is not implemented, this register is RES0 from EL3. If no Exception level can use AArch32, then this register is RES0. RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HSTR_EL2 is a 32-bit register.

**Field descriptions**

The HSTR_EL2 bit assignments are:

```
31  16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
   RES0
   T9 T8 T7 T6 T5 T4 T3 T2 T1 T0
```

**Bits [31:16]**

Reserved, RES0.

**T<n>, bit [n], for n = 0 to 15**

Fields T14 and T4 are RES0.

The remaining fields control whether Non-secure EL0 and EL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the System registers in the coproc == 1111 encoding space are trapped to Hyp mode:

0 This control has no effect on Non-secure EL0 or EL1 accesses to System registers.
Any Non-secure EL1 MCR, MRC access with coproc == 1111 and CRn == <n> is trapped to Hyp mode if the access is not UNDEFINED when the value of this field is 0. Any Non-secure EL1 MCRR, MRRC access with coproc == 1111 and CRm == <n> is trapped to Hyp mode if the access is not UNDEFINED when the value of this field is 0.

For example, when HSTR_EL2.T7 is 1:

- Any 32-bit access from a Non-secure EL1 mode, using an MCR or MRC instruction with coproc set to 1111 and CRn set to c7, and that is not UNDEFINED when HSTR_EL2.T7 is 0, is trapped to Hyp mode.
- Any 64-bit access from a Non-secure EL1 mode, using an MCRR or MRRC instruction with coproc set to 1111 and CRm set to c7, and that is not UNDEFINED when HSTR_EL2.T7 is 0, is trapped to Hyp mode.

Accessing the HSTR_EL2:

To access the HSTR_EL2:

MRS <Xt>, HSTR_EL2 ; Read HSTR_EL2 into Xt
MSR HSTR_EL2, <Xt> ; Write Xt to HSTR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>011</td>
</tr>
</tbody>
</table>
D7.2.36   ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0

The ID_AA64AFR0_EL1 characteristics are:

**Purpose**

Provides information about the IMPLEMENTATION DEFINED features of the PE in AArch64.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ID_AA64AFR0_EL1 is a 64-bit register.

**Field descriptions**

The ID_AA64AFR0_EL1 bit assignments are:

```
<table>
<thead>
<tr>
<th>63</th>
<th>32</th>
<th>28</th>
<th>24</th>
<th>20</th>
<th>16</th>
<th>12</th>
<th>8</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
</tr>
</tbody>
</table>
```

**Bits [63:32]**

Reserved, RES0.

**IMPLEMENTATION DEFINED, bits [31:28]**

IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED, bits [27:24]**

IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED, bits [23:20]**

IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED, bits [19:16]**

IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED, bits [15:12]**

IMPLEMENTATION DEFINED.
IMPLEMENTATION DEFINED, bits [11:8]
IMPLEMENTATION DEFINED.

IMPLEMENTATION DEFINED, bits [7:4]
IMPLEMENTATION DEFINED.

IMPLEMENTATION DEFINED, bits [3:0]
IMPLEMENTATION DEFINED.

Accessing the ID_AA64AFR0_EL1:

To access the ID_AA64AFR0_EL1:

MRS <Xt>, ID_AA64AFR0_EL1 ; Read ID_AA64AFR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0101</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.2.37  ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1

The ID_AA64AFR1_EL1 characteristics are:

**Purpose**
Reserved for future expansion of information about the IMPLEMENTATION DEFINED features of the PE in AArch64.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3=1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**
There are no configuration notes.

**Attributes**
ID_AA64AFR1_EL1 is a 64-bit register.

**Field descriptions**
The ID_AA64AFR1_EL1 bit assignments are:

```
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0
```

**Bits [63:0]**
Reserved, RES0.

**Accessing the ID_AA64AFR1_EL1:**

To access the ID_AA64AFR1_EL1:

MRS <Xt>, ID_AA64AFR1_EL1 ; Read ID_AA64AFR1_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0101</td>
<td>101</td>
</tr>
</tbody>
</table>
D7.2.38   ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0

The ID_AA64DFR0_EL1 characteristics are:

Purpose

Provides top level information about the debug system in AArch64.
For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

The external register EDDFR gives information from this register.

Attributes

ID_AA64DFR0_EL1 is a 64-bit register.

Field descriptions

The ID_AA64DFR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:32]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTX_CMPs, bits [31:28]</td>
<td>Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints.</td>
</tr>
<tr>
<td>Bits [27:24]</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>WRP, bits [23:20]</td>
<td>Number of watchpoints, minus 1. The value of 0b0000 is reserved.</td>
</tr>
<tr>
<td>Bits [19:16]</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>BRPs, bits [15:12]</td>
<td>Number of breakpoints, minus 1. The value of 0b0000 is reserved.</td>
</tr>
</tbody>
</table>
PMUVer, bits [11:8]
Performance Monitors Extension version. Indicates whether System register interface to
Performance Monitors extension is implemented. Defined values are:
0000 Performance Monitors Extension System registers not implemented.
0001 Performance Monitors Extension System registers implemented, PMUv3.
1111 IMPLEMENTATION DEFINED form of performance monitors supported, PMUv3 not supported.
All other values are reserved.

TraceVer, bits [7:4]
Trace support. Indicates whether System register interface to a trace macrocell is implemented.
Defined values are:
0000 Trace macrocell System registers not implemented.
0001 Trace macrocell System registers implemented.
All other values are reserved.
A value of 0b0000 only indicates that no System register interface to a trace macrocell is
implemented. A trace macrocell might nevertheless be implemented without a System register interface.

DebugVer, bits [3:0]
Debug architecture version. Indicates presence of ARMv8 debug architecture.
0110 ARMv8 debug architecture.
All other values are reserved.

Accessing the ID_AA64DFR0_EL1:
To access the ID_AA64DFR0_EL1:
MRS <Xt>, ID_AA64DFR0_EL1 ; Read ID_AA64DFR0_EL1 into Xt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0101</td>
<td>00</td>
</tr>
</tbody>
</table>
D7.2.39   ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1

The ID_AA64DFR1_EL1 characteristics are:

Purpose

Reserved for future expansion of top level information about the debug system in AArch64.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D7-1548. Subject to the prioritization rules:

• If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There are no configuration notes.

Attributes

ID_AA64DFR1_EL1 is a 64-bit register.

Field descriptions

The ID_AA64DFR1_EL1 bit assignments are:

63   0
     RES0

Bits [63:0]

Reserved, RES0.

Accessing the ID_AA64DFR1_EL1:

To access the ID_AA64DFR1_EL1:

MRS <Xt>, ID_AA64DFR1_EL1 ; Read ID_AA64DFR1_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0101</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.40 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0

The ID_AA64ISAR0_EL1 characteristics are:

Purpose

Provides information about the instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There are no configuration notes.

Attributes

ID_AA64ISAR0_EL1 is a 64-bit register.

Field descriptions

The ID_AA64ISAR0_EL1 bit assignments are:

```
  63  |  20  |  16  |  15  |  12  |  11  |  8  |  4  |  3  |  0  |
   R  | CRC32 | SHA2 | SHA1 | AES | RES0
```

Bits [63:20]

Reserved, RES0.

CRC32, bits [19:16]

CRC32 instructions in AArch64. Defined values are:

- 0000 No CRC32 instructions implemented.

All other values are reserved.

SHA2, bits [15:12]

SHA2 instructions in AArch64. Defined values are:

- 0000 No SHA2 instructions implemented.
- 0001 SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 instructions implemented.

All other values are reserved.
SHA1, bits [11:8]

SHA1 instructions in AArch64. Defined values are:

0000  No SHA1 instructions implemented.
0001  SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions implemented.

All other values are reserved.

AES, bits [7:4]

AES instructions in AArch64. Defined values are:

0000  No AES instructions implemented.
0001  AESE, AESD, AESMC, and AESIMC instructions implemented.
0010  As for 0001, plus PMULL/PMULL2 instructions operating on 64-bit data quantities.

All other values are reserved.

Bits [3:0]

Reserved, RES0.

Accessing the ID_AA64ISAR0_EL1:

To access the ID_AA64ISAR0_EL1:

MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_AA64ISAR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0110</td>
<td>00</td>
</tr>
</tbody>
</table>
D7.2.41 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1

The ID_AA64ISAR1_EL1 characteristics are:

**Purpose**

Reserved for future expansion of the information about the instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ID_AA64ISAR1_EL1 is a 64-bit register.

**Field descriptions**

The ID_AA64ISAR1_EL1 bit assignments are:

```
63 62 ... 2 1 0

RES0
```

**Bits [63:0]**

Reserved, RES0.

**Accessing the ID_AA64ISAR1_EL1:**

To access the ID_AA64ISAR1_EL1:

MRS <Xt>, ID_AA64ISAR1_EL1 ; Read ID_AA64ISAR1_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0110</td>
<td>001</td>
</tr>
</tbody>
</table>
### D7.2.42 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

The ID_AA64MMFR0_EL1 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch64.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ID_AA64MMFR0_EL1 is a 64-bit register.

**Field descriptions**

The ID_AA64MMFR0_EL1 bit assignments are:

- **RES0**: Reserved, RES0.
- **TGran4**: Support for 4KB memory translation granule size. Defined values are:
  - 0000: 4KB granule supported.
  - 1111: 4KB granule not supported.
  - All other values are reserved.
- **TGran64**: Support for 64KB memory translation granule size. Defined values are:
  - 0000: 64KB granule supported.
  - 1111: 64KB granule not supported.
  - All other values are reserved.
TGran16, bits [23:20]

Support for 16KB memory translation granule size. Defined values are:

0000 16KB granule not supported.
0001 16KB granule supported.

All other values are reserved.

BigEndEL0, bits [19:16]

Mixed-endian support at EL0 only. Defined values are:

0000 No mixed-endian support at EL0. The SCTLR_EL1.E0E bit has a fixed value.
0001 Mixed-endian support at EL0. The SCTLR_EL1.E0E bit can be configured.

All other values are reserved.

This field is invalid and is RES0 if the BigEnd field, bits [11:8], is not 0000.

SNSMem, bits [15:12]

Secure versus Non-secure Memory distinction. Defined values are:

0000 Does not support a distinction between Secure and Non-secure Memory.
0001 Does support a distinction between Secure and Non-secure Memory.

All other values are reserved.

BigEnd, bits [11:8]

Mixed-endian configuration support. Defined values are:

0000 No mixed-endian support. The SCTLR_ELx.EE bits have a fixed value. See the BigEndEL0 field, bits [19:16], for whether EL0 supports mixed-endian.
0001 Mixed-endian support. The SCTLR_ELx.EE and SCTLR_EL1.E0E bits can be configured.

All other values are reserved.

ASIDBits, bits [7:4]

Number of ASID bits. Defined values are:

0000 8 bits.
0010 16 bits.

All other values are reserved.

PARange, bits [3:0]

Physical Address range supported. Defined values are:

0000 32 bits, 4GB.
0001 36 bits, 64GB.
0010 40 bits, 1TB.
0011 42 bits, 4TB.
0100 44 bits, 16TB.
0101 48 bits, 256TB.

All other values are reserved.

Accessing the ID_AA64MMFR0_EL1:

To access the ID_AA64MMFR0_EL1:

MRS <Xt>, ID_AA64MMFR0_EL1 ; Read ID_AA64MMFR0_EL1 into Xt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.43 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1

The ID_AA64MMFR1_EL1 characteristics are:

**Purpose**

Reserved for future expansion of the information about the implemented memory model and memory management support in AArch64.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ID_AA64MMFR1_EL1 is a 64-bit register.

**Field descriptions**

The ID_AA64MMFR1_EL1 bit assignments are:

Bits [63:0] Reserved, RES0.

**Accessing the ID_AA64MMFR1_EL1:**

To access the ID_AA64MMFR1_EL1:

MRS <Xt>, ID_AA64MMFR1_EL1 ; Read ID_AA64MMFR1_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.44  ID-AA64PFR0_EL1, AArch64 Processor Feature Register 0

The ID-AA64PFR0_EL1 characteristics are:

**Purpose**

Provides additional information about implemented PE features in AArch64.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

The external register EDPFR gives information from this register.

**Attributes**

ID-AA64PFR0_EL1 is a 64-bit register.

**Field descriptions**

The ID-AA64PFR0_EL1 bit assignments are:

---

**RES0**

Reserved, RES0.

**GIC, bits [27:24]**

System register GIC interface support. Defined values are:

- 0000  No System register interface to the GIC is supported.
- 0001  System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported.
All other values are reserved.

**AdvSIMD, bits [23:20]**

Advanced SIMD. Defined values are:

- 0000  Advanced SIMD is implemented.
- 1111  Advanced SIMD is not implemented.
All other values are reserved.

This field must have the same value as the FP field.
FP, bits [19:16]
Floating-point. Defined values are:

0000  Floating-point is implemented.
1111  Floating-point is not implemented.

All other values are reserved.

This field must have the same value as the AdvSIMD field.

EL3, bits [15:12]
EL3 Exception level handling. Defined values are:

0000  EL3 is not implemented.
0001  EL3 can be executed in AArch64 state only.
0010  EL3 can be executed in either AArch64 or AArch32 state.

All other values are reserved.

EL2, bits [11:8]
EL2 Exception level handling. Defined values are:

0000  EL2 is not implemented.
0001  EL2 can be executed in AArch64 state only.
0010  EL2 can be executed in either AArch64 or AArch32 state.

All other values are reserved.

EL1, bits [7:4]
EL1 Exception level handling. Defined values are:

0001  EL1 can be executed in AArch64 state only.
0010  EL1 can be executed in either AArch64 or AArch32 state.

All other values are reserved.

EL0, bits [3:0]
EL0 Exception level handling. Defined values are:

0001  EL0 can be executed in AArch64 state only.
0010  EL0 can be executed in either AArch64 or AArch32 state.

All other values are reserved.

Accessing the ID_AA64PFR0_EL1:

To access the ID_AA64PFR0_EL1:

MRS <Xt>, ID_AA64PFR0_EL1 ; Read ID_AA64PFR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0100</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.45 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1

The ID_AA64PFR1_EL1 characteristics are:

Purpose

Reserved for future expansion of information about implemented PE features in AArch64.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

* If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There are no configuration notes.

Attributes

ID_AA64PFR1_EL1 is a 64-bit register.

Field descriptions

The ID_AA64PFR1_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
</tr>
</tbody>
</table>

Bits [63:0]

Reserved, RES0.

Accessing the ID_AA64PFR1_EL1:

To access the ID_AA64PFR1_EL1:

MRS <Xt>, ID_AA64PFR1_EL1 ; Read ID_AA64PFR1_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>000</td>
<td>010</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.46 ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0

The ID_AFR0_EL1 characteristics are:

**Purpose**

Provides information about the IMPLEMENTATION DEFINED features of the PE in AArch32.
Must be interpreted with the Main ID Register, MIDR_EL1.
For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_AFR0_EL1 is architecturally mapped to AArch32 System register ID_AFR0.
In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_AFR0_EL1 is a 32-bit register.

**Field descriptions**

The ID_AFR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>16-15</td>
<td>IMPLEMENTATION DEFINED, bits [15:12]</td>
</tr>
<tr>
<td>8-7</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>4-3</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>0</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>
IMPLEMENTATION DEFINED, bits [7:4]
IMPLEMENTATION DEFINED.

IMPLEMENTATION DEFINED, bits [3:0]
IMPLEMENTATION DEFINED.

Accessing the ID_AFR0_EL1:

To access the ID_AFR0_EL1:

MRS <Xt>, ID_AFR0_EL1 ; Read ID_AFR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>011</td>
</tr>
</tbody>
</table>
### D7.2.47 ID_DFR0_EL1, AArch32 Debug Feature Register 0

The ID_DFR0_EL1 characteristics are:

**Purpose**

Provides top level information about the debug system in AArch32.

Must be interpreted with the Main ID Register, MIDR_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3=1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_DFR0_EL1 is architecturally mapped to AArch32 System register ID_DFR0.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_DFR0_EL1 is a 32-bit register.

**Field descriptions**

The ID_DFR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PerfMon</td>
<td>MProfDbg</td>
<td>MMapTrc</td>
<td>CopTrc</td>
<td>MMapDbg</td>
<td>CopSdbg</td>
<td>CopDbg</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:28]**

Reserved, RES0.

**PerfMon, bits [27:24]**

Performance Monitors. Support for System registers-based ARM Performance Monitors Extension, using registers in the coproc == 1111 encoding space, for A and R profile processors. Defined values are:

- 0000: Performance Monitors Extension System registers not implemented.
- 0001: Support for Performance Monitors Extension version 1 (PMUv1) System registers.
- 0010: Support for Performance Monitors Extension version 2 (PMUv2) System registers.
- 0011: Support for Performance Monitors Extension version 3 (PMUv3) System registers.
- 1111: IMPLEMENTATION DEFINED form of Performance Monitors System registers supported. PMUv3 not supported.
All other values are reserved.
In ARMv8-A the permitted values are 0000, 0011, and 1111.
In ARMv7, the value 0000 can mean that PMUv1 is implemented. PMUv1 is not permitted in an ARMv8 implementation.

MProfDbg, bits [23:20]
M Profile Debug. Support for memory-mapped debug model for M profile processors. Defined values are:
0000 Not supported.
0001 Support for M profile Debug architecture, with memory-mapped access.
All other values are reserved.
In ARMv8-A the only permitted value is 0000.

MMapTrc, bits [19:16]
Memory Mapped Trace. Support for memory-mapped trace model. Defined values are:
0000 Not supported.
0001 Support for ARM trace architecture, with memory-mapped access.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
In the Trace registers, the ETMIDR gives more information about the implementation.

CopTrc, bits [15:12]
Support for System registers-based trace model, using registers in the coproc == 1110 encoding space. Defined values are:
0000 Not supported.
0001 Support for ARM trace architecture, with System registers access.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
In the Trace registers, the ETMIDR gives more information about the implementation.

MMapDbg, bits [11:8]
Memory Mapped Debug. Support for v7 memory-mapped debug model, for A and R profile processors.
In ARMv8-A this field is RES0.
The optional memory map defined by ARMv8 is not compatible with ARMv7.

CopSDbg, bits [7:4]
Support for a System registers-based Secure debug model, using registers in the coproc == 1110 encoding space, for an A profile processor that includes EL3.
If EL3 is not implemented and the implemented Security state is Non-Secure state, this field is RES0.
Otherwise, this field reads the same as bits [3:0].

CopDbg, bits [3:0]
Support for System registers-based debug model, using registers in the coproc == 1110 encoding space, for A and R profile processors. Defined values are:
0000 Not supported.
0010 Support for ARMv6, v6 Debug architecture, with System registers access.
0011 Support for ARMv6, v6.1 Debug architecture, with System registers access.
0100 Support for ARMv7, v7 Debug architecture, with System registers access.
0101 Support for ARMv7, v7.1 Debug architecture, with System registers access.
0110  
Support for ARMv8 debug architecture, with System registers access.
All other values are reserved.
In ARMv8-A the permitted values are 0000, and 0110.

Accessing the ID_DFR0_EL1:

To access the ID_DFR0_EL1:

MRS <Xt>, ID_DFR0_EL1 ; Read ID_DFR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.48 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0

The ID_ISAR0_EL1 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32. Must be interpreted with ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1. For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_ISAR0_EL1 is architecturally mapped to AArch32 System register ID_ISAR0.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_ISAR0_EL1 is a 32-bit register.

**Field descriptions**

The ID_ISAR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>28-27</td>
<td>Divide</td>
</tr>
<tr>
<td>24-23</td>
<td>Debug</td>
</tr>
<tr>
<td>20-19</td>
<td>Coproc</td>
</tr>
<tr>
<td>16-15</td>
<td>CmpBranch</td>
</tr>
<tr>
<td>12-11</td>
<td>BitField</td>
</tr>
<tr>
<td>8-7</td>
<td>BitCount</td>
</tr>
<tr>
<td>4-3</td>
<td>Swap</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:28]**

Reserved, RES0.

**Divide, bits [27:24]**

Indicates the implemented Divide instructions. Defined values are:

- **0000** None implemented.
- **0001** Adds SDIV and UDIV in the T32 instruction set.
- **0010** As for 0001, and adds SDIV and UDIV in the A32 instruction set.

All other values are reserved.

In ARMv8-A the only permitted value is 0010.
Debug, bits [23:20]
Indicates the implemented Debug instructions. Defined values are:

0000  None implemented.
0001  Adds BKPT.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Coproc, bits [19:16]
Indicates the implemented System register access instructions. Defined values are:

0000  None implemented, except for instructions separately attributed by the architecture to provide access to AArch32 System registers and System instructions.
0001  Adds generic CDP, LDC, MCR, MRC, and STC.
0010  As for 0001, and adds generic CDP2, LDC2, MCR2, MRC2, and STC2.
0011  As for 0010, and adds generic MCRR and MRRC.
0100  As for 0011, and adds generic MCRR2 and MRRC2.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

CmpBranch, bits [15:12]
Indicates the implemented combined Compare and Branch instructions in the T32 instruction set. Defined values are:

0000  None implemented.
0001  Adds CBNZ and CBZ.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

BitField, bits [11:8]
Indicates the implemented BitField instructions. Defined values are:

0000  None implemented.
0001  Adds BFC, BFI, SBFX, and UBFX.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

BitCount, bits [7:4]
Indicates the implemented Bit Counting instructions. Defined values are:

0000  None implemented.
0001  Adds CLZ.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Swap, bits [3:0]
Indicates the implemented Swap instructions in the A32 instruction set. Defined values are:

0000  None implemented.
0001  Adds SWP and SWPB.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.
**Accessing the ID_ISAR0_EL1:**

To access the ID_ISAR0_EL1:

MRS <Xt>, ID_ISAR0_EL1 ; Read ID_ISAR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.49 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1

The ID_ISAR1_EL1 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_ISAR1_EL1 is architecturally mapped to AArch32 System register ID_ISAR1.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_ISAR1_EL1 is a 32-bit register.

**Field descriptions**

The ID_ISAR1_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jazelle</td>
<td>Interwork</td>
<td>Immediate</td>
<td>IfThen</td>
<td>Extend</td>
<td>Except_AR</td>
<td>Except</td>
<td>Endian</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Jazelle, bits [31:28]**

Indicates the implemented Jazelle extension instructions. Defined values are:

- **0000** No support for Jazelle.
- **0001** Adds the BXJ instruction, and the J bit in the PSR. This setting might indicate a trivial implementation of the Jazelle extension.

All other values are reserved.

In ARMv8-A the only permitted value is **0001**.

**Interwork, bits [27:24]**

Indicates the implemented Interworking instructions. Defined values are:

- **0000** None implemented.
- **0001** Adds the BX instruction, and the T bit in the PSR.
0010  As for 0001, and adds the BLX instruction. PC loads have BX-like behavior.
0011  As for 0010, and guarantees that data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior.

All other values are reserved.
In ARMv8-A the only permitted value is 0011.

**Immediate, bits [23:20]**
Indicates the implemented data-processing instructions with long immediates. Defined values are:
0000  None implemented.
0001  Adds:
   • The MOVT instruction.
   • The MOV instruction encodings with zero-extended 16-bit immediates.
   • The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and the other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**IfThen, bits [19:16]**
Indicates the implemented If-Then instructions in the T32 instruction set. Defined values are:
0000  None implemented.
0001  Adds the IT instructions, and the IT bits in the PSRs.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Extend, bits [15:12]**
Indicates the implemented Extend instructions. Defined values are:
0000  No scalar sign-extend or zero-extend instructions are implemented, where scalar instructions means non-Advanced SIMD instructions.
0001  Adds the SXTB, SXTH, UXTB, and UXTH instructions.
0010  As for 0001, and adds the SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0010.

**Except_AR, bits [11:8]**
Indicates the implemented A and R profile exception-handling instructions. Defined values are:
0000  None implemented.
0001  Adds the SRS and RFE instructions, and the A and R profile forms of the CPS instruction.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Except, bits [7:4]**
Indicates the implemented exception-handling instructions in the ARM instruction set. Defined values are:
0000  Not implemented. This indicates that the User bank and Exception return forms of the LDM and STM instructions are not implemented.
0001  Adds the LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Endian, bits [3:0]**

Indicates the implemented Endian instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds the SETEND instruction, and the E bit in the PSRs.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

---

**Accessing the ID_ISAR1_EL1:**

To access the ID_ISAR1_EL1:

MRS <Xt>, ID_ISAR1_EL1 ; Read ID_ISAR1_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.50  ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2

The ID_ISAR2_EL1 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_ISAR2_EL1 is architecturally mapped to AArch32 System register ID_ISAR2.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_ISAR2_EL1 is a 32-bit register.

**Field descriptions**

The ID_ISAR2_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reversal</td>
<td>PSR_AR</td>
<td>MultU</td>
<td>MultS</td>
<td>Mult</td>
<td>MemHint</td>
<td>LoadStore</td>
<td>MultiAccessInt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Reversal, bits [31:28]**

Indicates the implemented Reversal instructions. Defined values are:

- 0000  None implemented.
- 0001  Adds the REV, REV16, and REVSH instructions.
- 0010  As for 0001, and adds the RBIT instruction.

All other values are reserved.

In ARMv8-A the only permitted value is 0010.
PSR_AR, bits [27:24]
Indicates the implemented A and R profile instructions to manipulate the PSR. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>Adds the MRS and MSR instructions, and the exception return forms of data-processing instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved. In ARMv8-A the only permitted value is 0001.

The exception return forms of the data-processing instructions are:
- In the A32 instruction set, data-processing instructions with the PC as the destination and the S bit set. These instructions might be affected by the WithShifts attribute.
- In the T32 instruction set, the SUBS PC,LR,#N instruction.

MultU, bits [23:20]
Indicates the implemented advanced unsigned Multiply instructions. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>Adds the UMULL and UMLAL instructions.</td>
</tr>
<tr>
<td>0010</td>
<td>As for 0001, and adds the UMAAL instruction.</td>
</tr>
</tbody>
</table>

All other values are reserved. In ARMv8-A the only permitted value is 0010.

MultS, bits [19:16]
Indicates the implemented advanced signed Multiply instructions. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>Adds the SMULL and SMLAL instructions.</td>
</tr>
<tr>
<td>0010</td>
<td>As for 0001, and adds the SMLABB, SMLALBB, SMLALBT, SMLATLB, SMLALTBB, SMLATLT, SMLATLBB, SMLATLTBB, SMLAWB, SMUWBT, SMULBB, SMULBT, SMULTB, SMULT, SMUWLB, and SMULWT instructions. Also adds the Q bit in the PSRs.</td>
</tr>
<tr>
<td>0011</td>
<td>As for 0010, and adds the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMLA, SMLAR, SMML, SMMLSR, SMMLUL, SMMLLR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved. In ARMv8-A the only permitted value is 0011.

Mult, bits [15:12]
Indicates the implemented additional Multiply instructions. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>No additional instructions implemented. This means only MUL is implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>Adds the MLA instruction.</td>
</tr>
<tr>
<td>0010</td>
<td>As for 0001, and adds the MLS instruction.</td>
</tr>
</tbody>
</table>

All other values are reserved. In ARMv8-A the only permitted value is 0010.

MultiAccessInt, bits [11:8]
Indicates the support for interruptible multi-access instructions. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>No support. This means the LDM and STM instructions are not interruptible.</td>
</tr>
<tr>
<td>0001</td>
<td>LDM and STM instructions are restartable.</td>
</tr>
<tr>
<td>0010</td>
<td>LDM and STM instructions are continuable.</td>
</tr>
</tbody>
</table>

All other values are reserved. In ARMv8-A the only permitted value is 0000.
MemHint, bits [7:4]
Indicates the implemented Memory Hint instructions. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>Adds the PLD instruction.</td>
</tr>
<tr>
<td>0010</td>
<td>Adds the PLD instruction. (0001 and 0010 have identical effects.)</td>
</tr>
<tr>
<td>0011</td>
<td>As for 0001 (or 0010), and adds the PLI instruction.</td>
</tr>
<tr>
<td>0100</td>
<td>As for 0011, and adds the PLD instruction.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the only permitted value is 0100.

LoadStore, bits [3:0]
Indicates the implemented additional load/store instructions. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>No additional load/store instructions implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>Adds the LDRD and STRD instructions.</td>
</tr>
<tr>
<td>0010</td>
<td>As for 0001, and adds the Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, STLEXH, STLEX, STLEXD) instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the only permitted value is 0010.

Accessing the ID_ISAR2_EL1:
To access the ID_ISAR2_EL1:

MRS <Xt>, ID_ISAR2_EL1 ; Read ID_ISAR2_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.51   ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3

The ID_ISAR3_EL1 characteristics are:

Purpose

Provides information about the instruction sets implemented by the PE in AArch32. Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register ID_ISAR3_EL1 is architecturally mapped to AArch32 System register ID_ISAR3.

In an AArch64-only implementation, this register is UNKNOWN.

Attributes

ID_ISAR3_EL1 is a 32-bit register.

Field descriptions

The ID_ISAR3_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>T32EE</td>
<td>TrueNOP</td>
<td>T32Copy</td>
<td>TabBranch</td>
<td>SynchPrim</td>
<td>SVC</td>
<td>SIMD</td>
<td>Saturate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T32EE, bits [31:28]

Indicates the implemented T32EE instructions. Defined values are:

- 0000: None implemented.
- 0001: Adds the ENTERX and LEAVEX instructions, and modifies the load behavior to include null checking.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

TrueNOP, bits [27:24]

Indicates the implemented true NOP instructions. Defined values are:

- 0000: None implemented. This means there are no NOP instructions that do not have any register dependencies.
0001 Adds true NOP instructions in both the T32 and A32 instruction sets. This also permits additional NOP-compatible hints.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**T32Copy, bits [23:20]**

Indicates the support for T32 non flag-setting MOV instructions. Defined values are:

- 0000 Not supported. This means that in the T32 instruction set, encoding T1 of the MOV (register) instruction does not support a copy from a low register to a low register.
- 0001 Adds support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**TabBranch, bits [19:16]**

Indicates the implemented Table Branch instructions in the T32 instruction set. Defined values are:

- 0000 None implemented.
- 0001 Adds the TBB and TBH instructions.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**SynchPrim, bits [15:12]**

Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions. Defined values are:

- 0000 If SynchPrim_frac == 0000, no Synchronization Primitives implemented.
- 0001 If SynchPrim_frac == 0000, adds the LDREX and STREX instructions.
  - If SynchPrim_frac == 0011, also adds the CLREX, LDREXB, STREXB, and STREXH instructions.
- 0010 If SynchPrim_frac == 0000, as for [0001, 0011] and also adds the LDREXD and STREXD instructions.

All other combinations of SynchPrim and SynchPrim_frac are reserved.

In ARMv8-A the only permitted value is 0010.

**SVC, bits [11:8]**

Indicates the implemented SVC instructions. Defined values are:

- 0000 Not implemented.
- 0001 Adds the SVC instruction.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**SIMD, bits [7:4]**

Indicates the implemented SIMD instructions. Defined values are:

- 0000 None implemented.
- 0001 As for 0001, and adds the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs.
All other values are reserved. In ARMv8-A the only permitted value is 0011.

The SIMD field relates only to implemented instructions that perform SIMD operations on the general-purpose registers. In an implementation that supports floating-point and Advanced SIMD instructions, MVFR0, MVFR1, and MVFR2 give information about the implemented Advanced SIMD instructions.

**Saturate, bits [3:0]**

Indicates the implemented Saturate instructions. Defined values are:

0000 None implemented. This means no non-Advanced SIMD saturate instructions are implemented.

0001 Adds the QADD, QDADD, QDSUB, and QSUB instructions, and the Q bit in the PSRs.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**Accessing the ID_ISR3_EL1:**

To access the ID_ISR3_EL1:

MRS <Xt>, ID_ISR3_EL1 ; Read ID_ISR3_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>011</td>
</tr>
</tbody>
</table>
D7.2.52  ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4

The ID_ISAR4_EL1 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, and ID_ISAR5_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_ISAR4_EL1 is architecturally mapped to AArch32 System register ID_ISAR4.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_ISAR4_EL1 is a 32-bit register.

**Field descriptions**

The ID_ISAR4_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SWP_frac</td>
<td>PSR_M</td>
<td>Barrier</td>
<td>SMC</td>
<td>Writeback</td>
<td>WithShifts</td>
<td>Unpriv</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SWP_frac, bits [31:28]**

Indicates support for the memory system locking the bus for SWP or SWPB instructions. Defined values are:

- 0000: SWP or SWPB instructions not implemented.
- 0001: SWP or SWPB implemented but only in a uniprocessor context. SWP and SWPB do not guarantee whether memory accesses from other masters can come between the load memory access and the store memory access of the SWP or SWPB.

All other values are reserved. This field is valid only if the ID_ISAR0.Swap_instrs field is 0000.

In ARMv8-A the only permitted value is 0000.
PSR_M, bits [27:24]
Indicates the implemented M profile instructions to modify the PSRs. Defined values are:

0000  None implemented.
0001  Adds the M profile forms of the CPS, MRS, and MSR instructions.
All other values are reserved.
In ARMv8-A the only permitted value is 0000.

SynchPrim_frac, bits [23:20]
Used in conjunction with ID_ISAR3.SynchPrim to indicate the implemented Synchronization Primitive instructions. Possible values are:

0000  If SynchPrim == 0000, no Synchronization Primitives implemented. If SynchPrim == 0001, adds the LDREX and STREX instructions. If SynchPrim == 0010, also adds the CLREX, LDREXB, LDREXH, STREX, STREXH, LDREXD, and STREXD instructions.
0011  If SynchPrim == 0001, adds the LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, STREXH, and STREXD instructions.
All other combinations of SynchPrim and SynchPrim_frac are reserved.
In ARMv8-A the only permitted value is 0000.

Barrier, bits [19:16]
Indicates the implemented Barrier instructions in the A32 and T32 instruction sets. Defined values are:

0000  None implemented. Barrier operations are provided only as System instructions in the (coproc==1111) encoding space.
0001  Adds the DMB, DSB, and ISB barrier instructions.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

SMC, bits [15:12]
Indicates the implemented SMC instructions. Defined values are:

0000  None implemented.
0001  Adds the SMC instruction.
All other values are reserved.
In ARMv8-A the permitted values are 0001 and 0000.
If EL1 cannot use AArch32 then this field has the value 0000.

Writeback, bits [11:8]
Indicates the support for Writeback addressing modes. Defined values are:

0000  Basic support. Only the LDM, STM, PUSH, POP, SRS, and RFE instructions support writeback addressing modes. These instructions support all of their writeback addressing modes.
0001  Adds support for all of the writeback addressing modes.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

WithShifts, bits [7:4]
Indicates the support for instructions with shifts. Defined values are:

0000  Nonzero shifts supported only in MOV and shift instructions.
0001  Adds support for shifts of loads and stores over the range LSL 0-3.
0011  As for 0001, and adds support for other constant shift options, both on load/store and other instructions.

0100  As for 0011, and adds support for register-controlled shift options.

All other values are reserved.
In ARMv8-A the only permitted value is 0100.

**Unpriv, bits [3:0]**
Indicates the implemented unprivileged instructions. Defined values are:

0000  None implemented. No T variant instructions are implemented.

0001  Adds the LDRBT, LDRT, STRBT, and STRT instructions.

0010  As for 0001, and adds the LDRHT, LDRSBT, LDRSHT, and STRHT instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0010.

**Accessing the ID_ISAR4_EL1:**
To access the ID_ISAR4_EL1:

MRS <Xt>, ID_ISAR4_EL1  ; Read ID_ISAR4_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.2.53 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5

The ID_ISAR5_EL1 characteristics are:

Purpose

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, and ID_ISAR4_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register ID_ISAR5_EL1 is architecturally mapped to AArch32 System register ID_ISAR5.

In an AArch64-only implementation, this register is unknown.

Attributes

ID_ISAR5_EL1 is a 32-bit register.

Field descriptions

The ID_ISAR5_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CRC32</td>
<td>SHA2</td>
<td>SHA1</td>
<td>AES</td>
<td>SEVL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:20]

Reserved, RES0.

CRC32, bits [19:16]

Indicates whether CRC32 instructions are implemented in AArch32.

- 0000  No CRC32 instructions implemented.
- 0001  CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, and CRC32CW instructions implemented. All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.
SHA2, bits [15:12]
Indicates whether SHA2 instructions are implemented in AArch32.

0000  No SHA2 instructions implemented.
0001  SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

SHA1, bits [11:8]
Indicates whether SHA1 instructions are implemented in AArch32.

0000  No SHA1 instructions implemented.
0001  SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

AES, bits [7:4]
Indicates whether AES instructions are implemented in AArch32.

0000  No AES instructions implemented.
0001  AESE, AESD, AESMC, and AESIMC implemented.
0010  As for 0001, plus PMULL/PMULL2 instructions operating on 64-bit data quantities.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0010.

SEVL, bits [3:0]
Indicates whether the SEVL instruction is implemented in AArch32.

0000  SEVL is implemented as a NOP.
0001  SEVL is implemented as Send Event Local.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Accessing the ID_ISAR5_EL1:
To access the ID_ISAR5_EL1:

MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>101</td>
</tr>
</tbody>
</table>
D7.2.54   ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0

The ID_MMFR0_EL1 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR1_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_MMFR0_EL1 is architecturally mapped to AArch32 System register ID_MMFR0.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_MMFR0_EL1 is a 32-bit register.

**Field descriptions**

The ID_MMFR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31 28 27</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>InnerShr</td>
<td>FCSE</td>
<td>AuxReg</td>
<td>TCM</td>
<td>ShareLvl</td>
<td>OuterShr</td>
<td>PMSA</td>
<td>VMSA</td>
</tr>
</tbody>
</table>

**InnerShr, bits [31:28]**

Innermost Shareability. Indicates the innermost shareability domain implemented. Defined values are:

- 0000  Implemented as Non-cacheable.
- 0001  Implemented with hardware coherency support.
- 1111  Shareability ignored.

All other values are reserved.

In ARMv8 the permitted values are 0000, 0001, and 1111.

This field is valid only if the implementation supports two levels of shareability, as indicated by ID_MMFR0_EL1.ShareLvl having the value 0001.
When ID_MMFR0_EL1.ShareLvl is zero, this field is UNK.

**FCSE, bits [27:24]**
Indicates whether the implementation includes the FCSE. Defined values are:

- **0000** Not supported.
- **0001** Support for FCSE.

All other values are reserved.

In ARMv8 the only permitted value is **0000**.

**AuxReg, bits [23:20]**
Auxiliary Registers. Indicates support for Auxiliary registers. Defined values are:

- **0000** None supported.
- **0001** Support for Auxiliary Control Register only.
- **0010** Support for Auxiliary Fault Status Registers (AIFSR and ADFSR) and Auxiliary Control Register.

All other values are reserved.

In ARMv8 the only permitted value is **0010**.

**Note**
Accesses to unimplemented Auxiliary registers are **UNDEFINED**.

**TCM, bits [19:16]**
Indicates support for TCMs and associated DMAs. Defined values are:

- **0000** Not supported.
- **0001** Support is IMPLEMENTATION DEFINED. ARMv7 requires this setting.
- **0010** Support for TCM only, ARMv6 implementation.
- **0011** Support for TCM and DMA, ARMv6 implementation.

All other values are reserved.

In ARMv8-A the only permitted value is **0000**.

**ShareLvl, bits [15:12]**
Shareability Levels. Indicates the number of shareability levels implemented. Defined values are:

- **0000** One level of shareability implemented.
- **0001** Two levels of shareability implemented.

All other values are reserved.

In ARMv8 the only permitted value is **0001**.

**OuterShr, bits [11:8]**
Outermost Shareability. Indicates the outermost shareability domain implemented. Defined values are:

- **0000** Implemented as Non-cacheable.
- **0001** Implemented with hardware coherency support.
- **1111** Shareability ignored.

All other values are reserved.

In ARMv8 the permitted values are **0000**, **0001**, and **1111**.

**PMSA, bits [7:4]**
Indicates support for a PMSA. Defined values are:

- **0000** Not supported.
0001  Support for IMPLEMENTATION DEFINED PMSA.
0010  Support for PMSAv6, with a Cache Type Register implemented.
0011  Support for PMSAv7, with support for memory subsections. ARMv7-R profile.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

**VMSA, bits [3:0]**
Indicates support for a VMSA. Defined values are:
0000  Not supported.
0001  Support for IMPLEMENTATION DEFINED VMSA.
0010  Support for VMSAv6, with Cache and TLB Type Registers implemented.
0011  Support for VMSAv7, with support for remapping and the Access flag. ARMv7-A profile.
0100  As for 0011, and adds support for the PXN bit in the Short-descriptor translation table format descriptors.
0101  As for 0100, and adds support for the Long-descriptor translation table format.

All other values are reserved.
In ARMv8-A the only permitted value is 0101.

**Accessing the ID_MMFR0_EL1:**
To access the ID_MMFR0_EL1:

```
MRS <Xt>, ID_MMFR0_EL1 ; Read ID_MMFR0_EL1 into Xt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.2.55   ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1

The ID_MMFR1_EL1 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_MMFR1_EL1 is architecturally mapped to AArch32 System register ID_MMFR1.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_MMFR1_EL1 is a 32-bit register.

**Field descriptions**

The ID_MMFR1_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>BPred</td>
<td>L1TstCln</td>
<td>L1Uni</td>
<td>L1Hvd</td>
<td>L1UniSW</td>
<td>L1HvdSW</td>
<td>L1UniVA</td>
<td>L1HvdVA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**BPred, bits [31:28]**

Branch Predictor. Indicates branch predictor management requirements. Defined values are:

- **0000**: No branch predictor, or no MMU present. Implies a fixed MPU configuration.
- **0001**: Branch predictor requires flushing on:
  - Enabling or disabling a stage of address translation.
  - Writing new data to instruction locations.
  - Writing new mappings to the translation tables.
  - Changes to the TTBR0, TTBR1, or TTBCR registers.
  - Changes to the ContextID or ASID, or to the FCSE ProcessID if this is supported.
Branch predictor requires flushing on:

- Enabling or disabling a stage of address translation.
- Writing new data to instruction locations.
- Writing new mappings to the translation tables.
- Any change to the TTBR0, TTBR1, or TTBCR registers without a change to the corresponding ContextID or ASID, or FCSE ProcessID if this is supported.

Branch predictor requires flushing only on writing new data to instruction locations.

For execution correctness, branch predictor requires no flushing at any time.

All other values are reserved.

In ARMv8-A the permitted values are 0010, 0011, or 0100. For values other than 0000 and 0100 the ARM Architecture Reference Manual, or the product documentation, might give more information about the required maintenance.

**L1TstCln, bits [27:24]**

Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations. Defined values are:

- **0000** None supported.
- **0001** Supported Level 1 data cache test and clean operations are:
  - Test and clean data cache.
- **0010** As for 0001, and adds:
  - Test, clean, and invalidate data cache.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**L1Uni, bits [23:20]**

Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation. Defined values are:

- **0000** None supported.
- **0001** Supported entire Level 1 cache operations are:
  - Invalidate cache, including branch predictor if appropriate.
  - Invalidate branch predictor, if appropriate.
- **0010** As for 0001, and adds:
  - Clean cache, using a recursive model that uses the cache dirty status bit.
  - Clean and invalidate cache, using a recursive model that uses the cache dirty status bit.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**L1Hvd, bits [19:16]**

Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation. Defined values are:

- **0000** None supported.
- **0001** Supported entire Level 1 cache operations are:
  - Invalidate instruction cache, including branch predictor if appropriate.
  - Invalidate branch predictor, if appropriate.
- **0010** As for 0001, and adds:
  - Invalidate data cache.
• Invalidate data cache and instruction cache, including branch predictor if appropriate.

0011  As for 0010, and adds:
  • Clean data cache, using a recursive model that uses the cache dirty status bit.
  • Clean and invalidate data cache, using a recursive model that uses the cache dirty status bit.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

L1UniSW, bits [15:12]
Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation. Defined values are:

0000  None supported.
0001  Supported Level 1 unified cache line maintenance operations by set/way are:
  • Clean cache line by set/way.
0010  As for 0001, and adds:
  • Clean and invalidate cache line by set/way.
0011  As for 0010, and adds:
  • Invalidate cache line by set/way.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

L1HvdSW, bits [11:8]
Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation. Defined values are:

0000  None supported.
0001  Supported Level 1 Harvard cache line maintenance operations by set/way are:
  • Clean data cache line by set/way.
  • Clean and invalidate data cache line by set/way.
0010  As for 0001, and adds:
  • Invalidate data cache line by set/way.
0011  As for 0010, and adds:
  • Invalidate instruction cache line by set/way.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

L1UniVA, bits [7:4]
Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation. Defined values are:

0000  None supported.
0001  Supported Level 1 unified cache line maintenance operations by VA are:
  • Clean cache line by VA.
  • Invalidate cache line by VA.
  • Clean and invalidate cache line by VA.
0010  As for 0001, and adds:
  • Invalidate branch predictor by VA, if branch predictor is implemented.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

**L1HvdVA, bits [3:0]**

Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation. Defined values are:

- **0000** None supported.
- **0001** Supported Level 1 Harvard cache line maintenance operations by VA are:
  - Clean data cache line by VA.
  - Invalidate data cache line by VA.
  - Clean and invalidate data cache line by VA.
  - Clean instruction cache line by VA.
- **0010** As for 0001, and adds:
  - Invalidate branch predictor by VA, if branch predictor is implemented.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**Accessing the ID_MMFR1_EL1:**

To access the ID_MMFR1_EL1:

```
MRS <Xt>, ID_MMFR1_EL1 ; Read ID_MMFR1_EL1 into Xt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>101</td>
</tr>
</tbody>
</table>
D7.2.56 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2

The ID_MMFR2_EL1 characteristics are:

Purpose

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

• If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register ID_MMFR2_EL1 is architecturally mapped to AArch32 System register ID_MMFR2.

In an AArch64-only implementation, this register is UNKNOWN.

Attributes

ID_MMFR2_EL1 is a 32-bit register.

Field descriptions

The ID_MMFR2_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>HWAccFlg</td>
<td>WFIStall</td>
<td>MemBarr</td>
<td>UniTLB</td>
<td>HvdTLB</td>
<td>L1HvdRng</td>
<td>L1HvdBG</td>
<td>L1HvdFG</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

HWAccFlg, bits [31:28]

Hardware Access Flag. In earlier versions of the ARM Architecture, this field indicates support for a Hardware Access flag, as part of the VMSAv7 implementation. Defined values are:

0000 Not supported.

0001 Support for VMSAv7 Access flag, updated in hardware.

All other values are reserved.

In ARMv8 the only permitted value is 0000.
WFIStall, bits [27:24]

Wait For Interrupt Stall. Indicates the support for Wait For Interrupt (WFI) stalling. Defined values are:

- **0000**: Not supported.
- **0001**: Support for WFI stalling.

All other values are reserved.

In ARMv8 the permitted values are **0000** and **0001**.

MemBarr, bits [23:20]

Memory Barrier. Indicates the supported memory barrier System instructions in the (coproc==1111) encoding space:

- **0000**: None supported.
- **0001**: Supported memory barrier System instructions are:
  - Data Synchronization Barrier (DSB).
- **0010**: As for **0001**, and adds:
  - Instruction Synchronization Barrier (ISB).
  - Data Memory Barrier (DMB).

All other values are reserved.

In ARMv8 the only permitted value is **0010**.

ARM deprecates the use of these operations. ID_ISAR4.Barrier_instrs indicates the level of support for the preferred barrier instructions.

UniTLB, bits [19:16]

Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation. Defined values are:

- **0000**: Not supported.
- **0001**: Supported unified TLB maintenance operations are:
  - Invalidate all entries in the TLB.
  - Invalidate TLB entry by VA.
- **0010**: As for **0001**, and adds:
  - Invalidate TLB entries by ASID match.
- **0011**: As for **0010**, and adds:
  - Invalidate instruction TLB and data TLB entries by VA All ASID. This is a shared unified TLB operation.
- **0100**: As for **0011**, and adds:
  - Invalidate Hyp mode unified TLB entry by VA.
  - Invalidate entire Non-secure PL1&0 unified TLB.
  - Invalidate entire Hyp mode unified TLB.
- **0101**: As for **0100**, and adds the following operations: TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, TLBIMVALH.
- **0110**: As for **0101**, and adds the following operations: TLBHIPAS2IS, TLBHIPAS2LIS, TLBHIPAS2, TLBHIPAS2L.

All other values are reserved.

In ARMv8-A the only permitted value is **0110**.

HvdTLB, bits [15:12]

If the Unified TLB field (UniTLB, bits [19:16]) is not 0000, then the meaning of this field is IMPLEMENTATION DEFINED. ARM deprecates the use of this field by software.
L1HvdRng, bits [11:8]
Level 1 Harvard cache Range. Indicates the supported Level 1 cache maintenance range operations, for a Harvard cache implementation. Defined values are:

0000  Not supported.
0001  Supported Level 1 Harvard cache maintenance range operations are:
  •  Invalidate data cache range by VA.
  •  Invalidate instruction cache range by VA.
  •  Clean data cache range by VA.
  •  Clean and invalidate data cache range by VA.

All other values are reserved.
In ARMv8 the only permitted value is 0000.

L1HvdBG, bits [7:4]
Level 1 Harvard cache Background fetch. Indicates the supported Level 1 cache background fetch operations, for a Harvard cache implementation. When supported, background fetch operations are non-blocking operations. Defined values are:

0000  Not supported.
0001  Supported Level 1 Harvard cache background fetch operations are:
  •  Fetch instruction cache range by VA.
  •  Fetch data cache range by VA.

All other values are reserved.
In ARMv8 the only permitted value is 0000.

L1HvdFG, bits [3:0]
Level 1 Harvard cache Foreground fetch. Indicates the supported Level 1 cache foreground fetch operations, for a Harvard cache implementation. When supported, foreground fetch operations are blocking operations. Defined values are:

0000  Not supported.
0001  Supported Level 1 Harvard cache foreground fetch operations are:
  •  Fetch instruction cache range by VA.
  •  Fetch data cache range by VA.

All other values are reserved.
In ARMv8 the only permitted value is 0000.

Accessing the ID_MMFR2_EL1:
To access the ID_MMFR2_EL1:
MRS <Xt>, ID_MMFR2_EL1 ; Read ID_MMFR2_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>110</td>
</tr>
</tbody>
</table>
D7.2.57 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3

The ID_MMFR3_EL1 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, and ID_MMFR4_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_MMFR3_EL1 is architecturally mapped to AArch32 System register ID_MMFR3.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_MMFR3_EL1 is a 32-bit register.

**Field descriptions**

The ID_MMFR3_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>12 11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supersec</td>
<td>CMemSz</td>
<td>CohWalk</td>
<td>RES0</td>
<td>MaintBcst</td>
<td>BPMaint</td>
<td>CMaintSW</td>
<td>CMaintVA</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Supersec, bits [31:28]**

Supersections. On a VMSA implementation, indicates whether Supersections are supported.

Defined values are:

- 0000 Supersections supported.
- 1111 Supersections not supported.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 1111.
CMemSz, bits [27:24]

Cached Memory Size. Indicates the physical memory size supported by the caches. Defined values are:

- 0000 4GB, corresponding to a 32-bit physical address range.
- 0001 64GB, corresponding to a 36-bit physical address range.
- 0010 1TB or more, corresponding to a 40-bit or larger physical address range.

All other values are reserved.

In ARMv8-A the permitted values are 0000, 0001, and 0010.

CohWalk, bits [23:20]

Coherent Walk. Indicates whether Translation table updates require a clean to the point of unification. Defined values are:

- 0000 Updates to the translation tables require a clean to the point of unification to ensure visibility by subsequent translation table walks.
- 0001 Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

Bits [19:16]

Reserved, res0.

MaintBest, bits [15:12]

Maintenance Broadcast. Indicates whether Cache, TLB, and branch predictor operations are broadcast. Defined values are:

- 0000 Cache, TLB, and branch predictor operations only affect local structures.
- 0001 Cache and branch predictor operations affect structures according to shareability and defined behavior of instructions. TLB operations only affect local structures.
- 0010 Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions.

All other values are reserved.

In ARMv8-A the only permitted value is 0010.

BPMaint, bits [11:8]

Branch Predictor Maintenance. Indicates the supported branch predictor maintenance operations in an implementation with hierarchical cache maintenance operations. Defined values are:

- 0000 None supported.
- 0001 Supported branch predictor maintenance operations are:
  - Invalidate all branch predictors.
- 0010 As for 0001, and adds:
  - Invalidate branch predictors by VA.

All other values are reserved.

In ARMv8-A the only permitted value is 0010.

CMaintSW, bits [7:4]

Cache Maintenance by Set/Way. Indicates the supported cache maintenance operations by set/way, in an implementation with hierarchical caches. Defined values are:

- 0000 None supported.
- 0001 Supported hierarchical cache maintenance instructions by set/way are:
  - Invalidate data cache by set/way.
• Clean data cache by set/way.
• Clean and invalidate data cache by set/way.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

In a unified cache implementation, the data cache maintenance operations apply to the unified caches.

CMaintVA, bits [3:0]

Cache Maintenance by Virtual Address. Indicates the supported cache maintenance operations by VA, in an implementation with hierarchical caches. Defined values are:

0000 None supported.
0001 Supported hierarchical cache maintenance operations by VA are:
  • Invalidate data cache by VA.
  • Clean data cache by VA.
  • Clean and invalidate data cache by VA.
  • Invalidate instruction cache by VA.
  • Invalidate all instruction cache entries.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

In a unified cache implementation, data cache maintenance operations apply to the unified caches, and the instruction cache maintenance instructions are not implemented.

Accessing the ID_MMFR3_EL1:

To access the ID_MMFR3_EL1:

MRS <Xt>, ID_MMFR3_EL1 ; Read ID_MMFR3_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0001</td>
<td>111</td>
<td></td>
</tr>
</tbody>
</table>
D7.2.58  ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4

The ID_MMFR4_EL1 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, and ID_MMFR3_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

If HCR_EL2.TID3==1, then:

- If the register is not RAZ/WI then Non-secure EL1 read accesses to this register are trapped to EL2.
- Otherwise, it is IMPLEMENTATION DEFINED whether Non-secure EL1 read accesses to this register are trapped to EL2.

**Configurations**

AArch64 System register ID_MMFR4_EL1 is architecturally mapped to AArch32 System register ID_MMFR4.

In an implementation that does not include ACTLR2 and HACTLR2 this register is RAZ.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_MMFR4_EL1 is a 32-bit register.

**Field descriptions**

The ID_MMFR4_EL1 bit assignments are:

```
8 7 4 3 0
31  RAZ  AC2  RAZ
```

**Bits [31:8]**

Reserved, RAZ.

**AC2, bits [7:4]**

Indicates the extension of the ACTLR and HACTLR registers using ACTLR2 and HACTLR2.

Defined values are:

0000  ACTLR2 and HACTLR2 are not implemented.
ACTLR2 and HACTLR2 are implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

**Bits [3:0]**
Reserved, RAZ.

**Accessing the ID_MMFR4_EL1:**
To access the ID_MMFR4_EL1:
MRS <Xt>, ID_MMFR4_EL1 ; Read ID_MMFR4_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>110</td>
</tr>
</tbody>
</table>
### D7.2.59 ID_PFR0_EL1, AArch32 Processor Feature Register 0

The ID_PFR0_EL1 characteristics are:

**Purpose**

Gives top-level information about the instruction sets supported by the PE in AArch32. Must be interpreted with ID_PFR1_EL1. For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register ID_PFR0_EL1 is architecturally mapped to AArch32 System register ID_PFR0.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

ID_PFR0_EL1 is a 32-bit register.

**Field descriptions**

The ID_PFR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:16]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>State3, bits [15:12]</th>
<th>T32EE instruction set support. Defined values are:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Not implemented.</td>
</tr>
<tr>
<td>0001</td>
<td>T32EE instruction set implemented.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**State2, bits [11:8]**

Jazelle extension support. Defined values are:

<table>
<thead>
<tr>
<th>0000</th>
<th>Not implemented.</th>
</tr>
</thead>
</table>

---

D7-2046 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0487A.k Non-Confidential ID092916
0001  Jazelle extension implemented, without clearing of JOSCR.CV on exception entry.
0010  Jazelle extension implemented, with clearing of JOSCR.CV on exception entry.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**State1, bits [7:4]**

T32 instruction set support. Defined values are:

0000  T32 instruction set not implemented.
0001  T32 encodings before the introduction of Thumb-2 technology implemented:
  •  All instructions are 16-bit.
  •  A BL or BLX is a pair of 16-bit instructions.
  •  32-bit instructions other than BL and BLX cannot be encoded.
0011  T32 encodings after the introduction of Thumb-2 technology implemented, for all
16-bit and 32-bit T32 basic instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0011.

**State0, bits [3:0]**

A32 instruction set support. Defined values are:

0000  A32 instruction set not implemented.
0001  A32 instruction set implemented.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Accessing the ID_PFR0_EL1:**

To access the ID_PFR0_EL1:

MRS <Xt>, ID_PFR0_EL1 ; Read ID_PFR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>001</td>
<td>00</td>
</tr>
</tbody>
</table>
D7.2.60  ID_PFR1_EL1, AArch32 Processor Feature Register 1

The ID_PFR1_EL1 characteristics are:

**Purpose**
Gives information about the AArch32 programmers' model.

Must be interpreted with ID_PFR0_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**
AArch64 System register ID_PFR1_EL1 is architecturally mapped to AArch32 System register ID_PFR1.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**
ID_PFR1_EL1 is a 32-bit register.

**Field descriptions**
The ID_PFR1_EL1 bit assignments are:

```
<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>12 11</th>
<th>8  7</th>
<th>4  3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>GIC</td>
<td>Virt_frac</td>
<td>Sec_frac</td>
<td>GenTimer</td>
<td>MProgMod</td>
<td>Security</td>
<td>ProgMod</td>
<td>Virtualization</td>
<td></td>
</tr>
</tbody>
</table>
```

**GIC, bits [31:28]**
System register GIC CPU interface. Defined values are:

- 0000  No System register interface to the GIC CPU interface is supported.
- 0001  System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported.

All other values are reserved.

**Virt_frac, bits [27:24]**
Virtualization fractional field. When the Virtualization field is 0000, determines the support for features from the ARMv7 Virtualization Extensions. Defined values are:

- 0000  No features from the ARMv7 Virtualization Extensions are implemented.
The following features of the ARMv7 Virtualization Extensions are implemented:

- The SCR.SIF bit, if EL3 is implemented.
- The modifications to the SCR.AW and SCR.FW bits described in the Virtualization Extensions, if EL3 is implemented.
- The MSR (Banked register) and MRS (Banked register) instructions.
- The ERET instruction.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

This field is only valid when the value of ID_PFR1_EL1.Virtualization is 0, otherwise it holds the value 0000.

--- Note ---

The ID_ISAR registers do not identify whether the instructions added by the ARMv7 Virtualization Extensions are implemented.

Sec_frac, bits [23:20]

Security fractional field. When the Security field is 0000, determines the support for features from the ARMv7 Security Extensions. Defined values are:

- 0000: No features from the ARMv7 Security Extensions are implemented.
- 0001: The following features from the ARMv7 Security Extensions are implemented:
  - The VBAR register.
  - The TTBCR.PD0 and TTBCR.PD1 bits.
- 0010: As for 0001, plus the ability to access Secure or Non-secure physical memory is supported.

All other values are reserved.

In ARMv8-A the permitted values are 0000, 0001, and 0010.

This field is only valid when the value of ID_PFR1_EL1.Security is 0, otherwise it holds the value 0000.

GenTimer, bits [19:16]

Generic Timer support. Defined values are:

- 0000: Not implemented.
- 0001: Generic Timer implemented.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

Virtualization, bits [15:12]

Virtualization support. Defined values are:

- 0000: EL2, Hyp mode, and the HVC instruction not implemented.
- 0001: EL2, Hyp mode, the HVC instruction, and all the features described by Virt_frac == 0001 implemented.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

In an implementation that includes EL2, if EL2 cannot use AArch32 but EL1 can use AArch32 then this field has the value 0001.

If EL1 cannot use AArch32 then this field has the value 0000.
### Note

The ID_ISARs do not identify whether the HVC instruction is implemented.

---

**MProgMod, bits [11:8]**

M profile programmers’ model support. Defined values are:

- **0000** Not supported.
- **0010** Support for two-stack programmers’ model.

All other values are reserved.

In ARMv8-A the only permitted value is **0000**.

**Security, bits [7:4]**

Security support. Defined values are:

- **0000** EL3, Monitor mode, and the SMC instruction not implemented.
- **0001** EL3, Monitor mode, the SMC instruction, and all the features described by Sec_frac == 0001 implemented.
- **0010** As for 0001, and adds the ability to set the NSACR.RFR bit. Not permitted in ARMv8 as the NSACR.RFR bit is RES0.

All other values are reserved.

In ARMv8-A the permitted values are **0000** and **0001**.

In an implementation that includes EL3, if EL3 cannot use AArch32 but EL1 can use AArch32 then this field has the value **0001**.

If EL1 cannot use AArch32 then this field has the value **0000**.

**ProgMod, bits [3:0]**

Support for the standard programmers’ model for ARMv4 and later. Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes. Defined values are:

- **0000** Not supported.
- **0001** Supported.

All other values are reserved.

In ARMv8-A the permitted values are **0001** and **0000**.

If EL1 cannot use AArch32 then this field has the value **0000**.

---

**Accessing the ID_PFR1_EL1:**

To access the ID_PFR1_EL1:

```assembly
MRS <Xt>, ID_PFR1_EL1 ; Read ID_PFR1_EL1 into Xt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.61 IFSR32_EL2, Instruction Fault Status Register (EL2)

The IFSR32_EL2 characteristics are:

Purpose

Allows access to the AArch32 IFSR register from AArch64 state only. Its value has no effect on execution in AArch64 state.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register IFSR32_EL2 is architecturally mapped to AArch32 System register IFSR.

If EL1 is AArch64 only, this register is UNDEFINED.

If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not RES0.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

IFSR32_EL2 is a 32-bit register.

Field descriptions

The IFSR32_EL2 bit assignments are:

When TTBCR.EAE==0:

<table>
<thead>
<tr>
<th>31</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>RES0</td>
<td>RES0</td>
<td>FS[3:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

FnV

Reserved, RES0.

FnV, bit [16]

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0  IFAR is valid.

1  IFAR is not valid, and holds an UNKNOWN value.
This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is RES0 for all other Prefetch Abort exceptions.

**Bits [15:13]**

Reserved, RES0.

**ExT, bit [12]**

External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.

In an implementation that does not provide any classification of external aborts, this bit is RES0.

For aborts other than external aborts this bit always returns 0.

**Bit [11]**

Reserved, RES0.

**FS[4], bit [10]**

See FS[3:0], bits [3:0] for description of the FS field.

**LPAE, bit [9]**

On taking a Data Abort exception, this bit is set as follows:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Using the Short-descriptor translation table formats.</td>
</tr>
<tr>
<td>1</td>
<td>Using the Long-descriptor translation table formats.</td>
</tr>
</tbody>
</table>

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

**Bits [8:4]**

Reserved, RES0.

**FS[3:0], bits [3:0]**

Fault status bits. Interpreted with bit [10]. Possible values of FS[4:0] are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00001</td>
<td>PC alignment fault</td>
</tr>
<tr>
<td>00010</td>
<td>Debug exception</td>
</tr>
<tr>
<td>00011</td>
<td>Access flag fault, level 1</td>
</tr>
<tr>
<td>00101</td>
<td>Translation fault, level 1</td>
</tr>
<tr>
<td>00110</td>
<td>Access flag fault, level 2</td>
</tr>
<tr>
<td>00111</td>
<td>Translation fault, level 2</td>
</tr>
<tr>
<td>01000</td>
<td>Synchronous external abort, not on translation table walk</td>
</tr>
<tr>
<td>01001</td>
<td>Domain fault, level 1</td>
</tr>
<tr>
<td>01011</td>
<td>Domain fault, level 2</td>
</tr>
<tr>
<td>01100</td>
<td>Synchronous external abort, on translation table walk, level 1</td>
</tr>
<tr>
<td>01101</td>
<td>Permission fault, level 1</td>
</tr>
<tr>
<td>01110</td>
<td>Synchronous external abort, on translation table walk, level 2</td>
</tr>
<tr>
<td>01111</td>
<td>Permission fault, level 2</td>
</tr>
<tr>
<td>10000</td>
<td>TLB conflict abort</td>
</tr>
<tr>
<td>10100</td>
<td>IMPLEMENTATION DEFINED fault (Lockdown fault)</td>
</tr>
<tr>
<td>11001</td>
<td>Synchronous parity or ECC error on memory access, not on translation table walk</td>
</tr>
<tr>
<td>11100</td>
<td>Synchronous parity or ECC error on translation table walk, level 1</td>
</tr>
<tr>
<td>11110</td>
<td>Synchronous parity or ECC error on translation table walk, level 2</td>
</tr>
</tbody>
</table>

All other values are reserved.
When TTBCR.EAE==1:

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>30</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>29</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>28</td>
<td>Fault status bits. All encodings not shown below are reserved:</td>
</tr>
<tr>
<td>27-22</td>
<td>Address size fault in TTBR0 or TTBR1</td>
</tr>
<tr>
<td>21-20</td>
<td>Address size fault, level 1</td>
</tr>
<tr>
<td>19-18</td>
<td>Address size fault, level 2</td>
</tr>
<tr>
<td>17-16</td>
<td>Address size fault, level 3</td>
</tr>
<tr>
<td>15-14</td>
<td>Translation fault, level 1</td>
</tr>
<tr>
<td>13-12</td>
<td>Translation fault, level 2</td>
</tr>
</tbody>
</table>

**FnV, bit [16]**

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

- 0 IFAR is valid.
- 1 IFAR is not valid, and holds an UNKNOWN value.

This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is RES0 for all other Prefetch Abort exceptions.

**ExT, bit [12]**

External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.

In an implementation that does not provide any classification of external aborts, this bit is RES0.

For aborts other than external aborts this bit always returns 0.

**LPAE, bit [9]**

On taking a Data Abort exception, this bit is set as follows:

- 0 Using the Short-descriptor translation table formats.
- 1 Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

**STATUS, bits [5:0]**

Fault status bits. All encodings not shown below are reserved:

- 000000 Address size fault in TTBR0 or TTBR1
- 000001 Address size fault, level 1
- 000010 Address size fault, level 2
- 000011 Address size fault, level 3
- 000101 Translation fault, level 1
- 000110 Translation fault, level 2
D7 AArch64 System Register Descriptions
D7.2 General system control registers

000111 Translation fault, level 3
001001 Access flag fault, level 1
001010 Access flag fault, level 2
001011 Access flag fault, level 3
001101 Permission fault, level 1
001110 Permission fault, level 2
001111 Permission fault, level 3
010000 Synchronous external abort, not on translation table walk
010101 Synchronous external abort, on translation table walk, level 1
010110 Synchronous external abort, on translation table walk, level 2
010111 Synchronous external abort, on translation table walk, level 3
011000 Synchronous parity or ECC error on memory access, not on translation table walk
011101 Synchronous parity or ECC error on memory access on translation table walk, level 1
011110 Synchronous parity or ECC error on memory access on translation table walk, level 2
011111 Synchronous parity or ECC error on memory access on translation table walk, level 3
100001 PC alignment fault
100010 Debug exception
110000 TLB conflict abort

All other values are reserved.

The lookup level associated with a fault is:

• For a fault generated on a translation table walk, the lookup level of the walk being performed.
• For a Translation fault, the lookup level of the translation table that gave the fault. If a fault occurs because a stage of address translation is disabled, or because the input address is outside the range specified by the appropriate base address register or registers, the fault is reported as a fault at level 1.
• For an Access flag fault, the lookup level of the translation table that gave the fault.
• For a Permission fault, including a Permission fault caused by hierarchical permissions, the lookup level of the final level of translation table accessed for the translation. That is, the lookup level of the translation table that returned a Block or Page descriptor.

Accessing the IFSR32_EL2:

To access the IFSR32_EL2:

MRS <Xt>, IFSR32_EL2 ; Read IFSR32_EL2 into Xt
MSR IFSR32_EL2, <Xt> ; Write Xt to IFSR32_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0101</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.62   ISR_EL1, Interrupt Status Register

The ISR_EL1 characteristics are:

Purpose

Shows whether any IRQ, FIQ, or SError interrupt is pending. In an implementation that includes
EL2, when the register is accessed from Non-secure EL1, a pending interrupt or external abort might
be physical or virtual, and the architecture does not provide any mechanism that software executing
at Non-secure EL1 can use to determine whether a pending interrupt or external abort is physical or
virtual. For all other accesses, any indicated interrupt or external abort must be physical.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register ISR_EL1 is architecturally mapped to AArch32 System register ISR.

Attributes

ISR_EL1 is a 32-bit register.

Field descriptions

The ISR_EL1 bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| RES0 | A | I | F | RES0 |

Bits [31:9]

Reserved, RES0.

A, bit [8]

SError interrupt pending bit:

0    No pending SErr.
1    An SErr interrupt is pending.

I, bit [7]

IRQ pending bit. Indicates whether an IRQ interrupt is pending:

0    No pending IRQ.
1    An IRQ interrupt is pending.

F, bit [6]

FIQ pending bit. Indicates whether an FIQ interrupt is pending:

0    No pending FIQ.
1    An FIQ interrupt is pending.
Bits [5:0]

Reserved, RES0.

**Accessing the ISR_EL1:**

To access the ISR_EL1:

MRS <Xt>, ISR_EL1 ; Read ISR_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1100</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.63 MAIR_EL1, Memory Attribute Indirection Register (EL1)

The MAIR_EL1 characteristics are:

**Purpose**

Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register MAIR_EL1[31:0] is architecturally mapped to AArch32 System register PRRR when TTBCR.EAE==0.

AArch64 System register MAIR_EL1[31:0] is architecturally mapped to AArch32 System register MAIR0 when TTBCR.EAE==1.

AArch64 System register MAIR_EL1[63:32] is architecturally mapped to AArch32 System register NMRR when TTBCR.EAE==0.

AArch64 System register MAIR_EL1[63:32] is architecturally mapped to AArch32 System register MAIR1 when TTBCR.EAE==1.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MAIR_EL1 is a 64-bit register.

**Field descriptions**

The MAIR_EL1 bit assignments are:

MAIR_EL1 is permitted to be cached in a TLB.

**Attr<n>, bits [8n+7:8n], for n = 0 to 7**

Bits [7:4] are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.

The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[3:0]</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device-nGnRnE memory UNPREDICTABLE</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Device-nGnRE memory Normal memory, Inner Non-cacheable</td>
<td></td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back transient</td>
</tr>
<tr>
<td>1000</td>
<td>Device-nGRE memory Normal Memory, Inner Write-Through non-transient (RW=00)</td>
<td></td>
</tr>
<tr>
<td>10RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through non-transient</td>
</tr>
<tr>
<td>1100</td>
<td>Device-GRE memory Normal Memory, Inner Write-Back non-transient (RW=00)</td>
<td></td>
</tr>
<tr>
<td>11RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.

The R and W bits in some Attr<n> fields have the following meanings:

<table>
<thead>
<tr>
<th>R or W</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Allocate</td>
</tr>
<tr>
<td>1</td>
<td>Allocate</td>
</tr>
</tbody>
</table>

**Accessing the MAIR_EL1:**

To access the MAIR_EL1:

MRS <Xt>, MAIR_EL1 ; Read MAIR_EL1 into Xt
MSR MAIR_EL1, <Xt> ; Write Xt to MAIR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.64 MAIR_EL2, Memory Attribute Indirection Register (EL2)

The MAIR_EL2 characteristics are:

**Purpose**

Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register MAIR_EL2[31:0] is architecturally mapped to AArch32 System register HMAIR0.

AArch64 System register MAIR_EL2[63:32] is architecturally mapped to AArch32 System register HMAIR1.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MAIR_EL2 is a 64-bit register.

**Field descriptions**

The MAIR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>56</th>
<th>48</th>
<th>40</th>
<th>32</th>
<th>24</th>
<th>16</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Attr7</td>
<td>Attr6</td>
<td>Attr5</td>
<td>Attr4</td>
<td>Attr3</td>
<td>Attr2</td>
<td>Attr1</td>
<td>Attr0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MAIR_EL2 is permitted to be cached in a TLB.

**Attr<n> bits [8n+7:8n], for n = 0 to 7**


Bits [7:4] are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00RW</td>
<td>Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
</tbody>
</table>
R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.
The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>01RW, RW not 00</td>
<td>Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

Accessing the MAIR_EL2:
To access the MAIR_EL2:

MRS <Xt>, MAIR_EL2 ; Read MAIR_EL2 into Xt
MSR MAIR_EL2, <Xt> ; Write Xt to MAIR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>R or W</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Allocate</td>
</tr>
<tr>
<td>1</td>
<td>Allocate</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>op0 op1 CRn CRm op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 100 1010 0010 000</td>
</tr>
</tbody>
</table>
D7.2.65 MAIR_EL3, Memory Attribute Indirection Register (EL3)

The MAIR_EL3 characteristics are:

Purpose

Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL3.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

MAIR_EL3 is a 64-bit register.

Field descriptions

The MAIR_EL3 bit assignments are:

MAIR_EL3 is permitted to be cached in a TLB.

Attr<n>, bits [8n+7:8n], for n = 0 to 7


Bits [7:4] are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00RW</td>
<td>RW not 00 Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
<tr>
<td>01RW</td>
<td>RW not 00 Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.
The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;3:0&gt;</th>
<th>Meaning when Attr&lt;7:4&gt; is 0000</th>
<th>Meaning when Attr&lt;7:4&gt; is not 0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device-nGnRnE memory</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Device-nGnRE memory</td>
<td>Normal Memory, Inner Non-cacheable</td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back transient</td>
</tr>
<tr>
<td>1000</td>
<td>Device-nGRE memory</td>
<td>Normal Memory, Inner Write-Through non-transient (RW=00)</td>
</tr>
<tr>
<td>10RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through non-transient</td>
</tr>
<tr>
<td>1100</td>
<td>Device-GRE memory</td>
<td>Normal Memory, Inner Write-Back non-transient (RW=00)</td>
</tr>
<tr>
<td>11RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.

The R and W bits in some Attr<n> fields have the following meanings:

<table>
<thead>
<tr>
<th>R or W</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Allocate</td>
</tr>
<tr>
<td>1</td>
<td>Allocate</td>
</tr>
</tbody>
</table>

### Accessing the MAIR_EL3:

To access the MAIR_EL3:

```
MRS <Xt>, MAIR_EL3 ; Read MAIR_EL3 into Xt
MSR MAIR_EL3, <Xt> ; Write Xt to MAIR_EL3
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>1010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.66 MIDR_EL1, Main ID Register

The MIDR_EL1 characteristics are:

**Purpose**

Provides identification information for the PE, including an implementer code for the device and a device ID number.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register MIDR_EL1 is architecturally mapped to AArch32 System register MIDR.

AArch64 System register MIDR_EL1 is architecturally mapped to External register MIDR_EL1.

**Attributes**

MIDR_EL1 is a 32-bit register.

**Field descriptions**

The MIDR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>Variant</td>
<td>PartNum</td>
<td>Revision</td>
<td></td>
</tr>
</tbody>
</table>

**Implementer, bits [31:24]**

The Implementer code. This field must hold an implementer code that has been assigned by ARM. Assigned codes include the following:

<table>
<thead>
<tr>
<th>Hex representation</th>
<th>ASCII representation</th>
<th>Implementer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x41</td>
<td>A</td>
<td>ARM Limited</td>
</tr>
<tr>
<td>0x42</td>
<td>B</td>
<td>Broadcom Corporation</td>
</tr>
<tr>
<td>0x43</td>
<td>C</td>
<td>Cavium Inc.</td>
</tr>
<tr>
<td>0x44</td>
<td>D</td>
<td>Digital Equipment Corporation</td>
</tr>
<tr>
<td>0x49</td>
<td>I</td>
<td>Infineon Technologies AG</td>
</tr>
<tr>
<td>0x4D</td>
<td>M</td>
<td>Motorola or Freescale Semiconductor Inc.</td>
</tr>
<tr>
<td>0x4E</td>
<td>N</td>
<td>NVIDIA Corporation</td>
</tr>
</tbody>
</table>
ARM can assign codes that are not published in this manual. All values not assigned by ARM are reserved and must not be used.

**Variant, bits [23:20]**

An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.

**Architecture, bits [19:16]**

The permitted values of this field are:

- 0001  ARMv4
- 0010  ARMv4T
- 0011  ARMv5 (obsolete)
- 0100  ARMv5T
- 0101  ARMv5TE
- 0110  ARMv5TEJ
- 0111  ARMv6
- 1111  Architectural features are individually identified in the ID_* registers, see Identification registers, functional group on page G4-4194.

All other values are reserved.

**PartNum, bits [15:4]**

An IMPLEMENTATION DEFINED primary part number for the device.

On processors implemented by ARM, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.

**Revision, bits [3:0]**

An IMPLEMENTATION DEFINED revision number for the device.

### Accessing the MIDR_EL1:

To access the MIDR_EL1:

MRS <Xt>, MIDR_EL1 ; Read MIDR_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
**D7.2.67 MPIDR_EL1, Multiprocessor Affinity Register**

The MPIDR_EL1 characteristics are:

**Purpose**
In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register MPIDR_EL1 is architecturally mapped to AArch32 System register MPIDR.

The assigned value of the MPIDR.{Aff2, Aff1, Aff0} or MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.

In a uniprocessor system ARM recommends that each Aff<n> field of this register returns a value of 0.

**Attributes**
MPIDR_EL1 is a 64-bit register.

**Field descriptions**
The MPIDR_EL1 bit assignments are:

```
RES0  | RES1  | Aff3  | U  | RES0  | Aff2  | Aff1  | Aff0  |
63    | 40    | 39    | 32  | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
```

**Bits [63:40]**
Reserved, RES0.

**Aff3, bits [39:32]**
Affinity level 3. Highest level affinity field.

**Bit [31]**
Reserved, RES1.

**U, bit [30]**
Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:
- 0: Processor is part of a multiprocessor system.
- 1: Processor is part of a uniprocessor system.
Bits [29:25]
Reserved, RES0.

MT, bit [24]
Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:
\[
\begin{array}{c|c}
0 & \text{Performance of PEs at the lowest affinity level is largely independent.} \\
1 & \text{Performance of PEs at the lowest affinity level is very interdependent.}
\end{array}
\]

Aff2, bits [23:16]
Affinity level 2. Second highest level affinity field.

Aff1, bits [15:8]
Affinity level 1. Third highest level affinity field.

Aff0, bits [7:0]
Affinity level 0. Lowest level affinity field.

Accessing the MPIDR_EL1:
To access the MPIDR_EL1:
\[
\text{MRS } <Xt>, \text{ MPIDR_EL1 ; Read MPIDR_EL1 into Xt}
\]
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>101</td>
</tr>
</tbody>
</table>
D7.2.68  MVFR0_EL1, AArch32 Media and VFP Feature Register 0

The MVFR0_EL1 characteristics are:

**Purpose**

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with MVFR1_EL1 and MVFR2_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3=1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register MVFR0_EL1 is architecturally mapped to AArch32 System register MVFR0.

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

MVFR0_EL1 is a 32-bit register.

**Field descriptions**

The MVFR0_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPRound</td>
<td>FPShVec</td>
<td>FPSqr</td>
<td>FPDivide</td>
<td>FPTrap</td>
<td>FPDP</td>
<td>FPSP</td>
<td>SIMDReg</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**FPRound, bits [31:28]**

Floating-Point Rounding modes. Indicates whether the floating-point implementation provides support for rounding modes. Defined values are:

- **0000**: Not implemented, or only Round to Nearest mode supported, except that Round towards Zero mode is supported for VCVT instructions that always use that rounding mode regardless of the FPSCR setting.
- **0001**: All rounding modes supported.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.
FPShVec, bits [27:24]
Short Vectors. Indicates whether the floating-point implementation provides support for the use of short vectors. Defined values are:

0000  Short vectors not supported.
0001  Short vector operation supported.
All other values are reserved.
In ARMv8-A the only permitted value is 0000.

FPSqrt, bits [23:20]
Square Root. Indicates whether the floating-point implementation provides support for the ARMv6 VFP square root operations. Defined values are:

0000  Not supported in hardware.
0001  Supported.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
The VSQRT.F32 instruction also requires the single-precision floating-point attribute, bits [7:4], and the VSQRT.F64 instruction also requires the double-precision floating-point attribute, bits [11:8].

FPDivide, bits [19:16]
Indicates whether the floating-point implementation provides support for VFP divide operations. Defined values are:

0000  Not supported in hardware.
0001  Supported.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
The VDIV.F32 instruction also requires the single-precision floating-point attribute, bits [7:4], and the VDIV.F64 instruction also requires the double-precision floating-point attribute, bits [11:8].

FPTrap, bits [15:12]
Floating Point Exception Trapping. Indicates whether the floating-point implementation provides support for exception trapping. Defined values are:

0000  Not supported.
0001  Supported.
All other values are reserved.
A value of 0001 indicates that, when the corresponding trap is enabled, a floating-point exception generates an exception.

FPDP, bits [11:8]
Double Precision. Indicates whether the floating-point implementation provides support for double-precision operations. Defined values are:

0000  Not supported in hardware.
0001  Supported, VFPv2.
0010  Supported, VFPv3, VFPv4, or ARMv8. VFPv3 and ARMv8 add an instruction to load a double-precision floating-point constant, and conversions between double-precision and fixed-point values.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0010.
A value of 0b0001 or 0b0010 indicates support for all VFP double-precision instructions in the supported version of VFP, except that, in addition to this field being nonzero:

- VSQRT.F64 is only available if the Square root field is 0001.
- VDIV.F64 is only available if the Divide field is 0001.
- Conversion between double-precision and single-precision is only available if the single-precision field is nonzero.

**FPSP, bits [7:4]**

Single Precision. Indicates whether the floating-point implementation provides support for single-precision operations. Defined values are:

- 0000: Not supported in hardware.
- 0001: Supported, VFPv2.
- 0010: Supported, VFPv3 or VFPv4. VFPv3 adds an instruction to load a single-precision floating-point constant, and conversions between single-precision and fixed-point values.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0010.

A value of 0b0001 or 0b0010 indicates support for all VFP single-precision instructions in the supported version of VFP, except that, in addition to this field being nonzero:

- VSQRT.F32 is only available if the Square root field is 0001.
- VDIV.F32 is only available if the Divide field is 0001.
- Conversion between double-precision and single-precision is only available if the double-precision field is nonzero.

**SIMDReg, bits [3:0]**

Advanced SIMD registers. Indicates whether the Advanced SIMD and floating-point implementation provides support for the Advanced SIMD and floating-point register bank. Defined values are:

- 0000: The implementation has no Advanced SIMD and floating-point support.
- 0001: The implementation includes floating-point support with 16 x 64-bit registers.
- 0010: The implementation includes Advanced SIMD and floating-point support with 32 x 64-bit registers.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0010.

**Accessing the MVFR0_EL1:**

To access the MVFR0_EL1:

MRS <Xt>, MVFR0_EL1 ; Read MVFR0_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.69 MVFR1_EL1, AArch32 Media and VFP Feature Register 1

The MVFR1_EL1 characteristics are:

**Purpose**

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with MVFR0_EL1 and MVFR2_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register MVFR1_EL1 is architecturally mapped to AArch32 System register MVFR1.

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

In an AArch64-only implementation, this register is UNKNOWN.

**Attributes**

MVFR1_EL1 is a 32-bit register.

**Field descriptions**

The MVFR1_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FPHP</td>
<td>SIMDHP</td>
<td>SIMDSP</td>
<td>SIMDInt</td>
<td>SIMDL</td>
<td>FPDNaN</td>
<td>FPFI</td>
<td></td>
<td>SIMDFMAC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SIMDFMAC, bits [31:28]**

Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions. Defined values are:

- 0000 Not implemented.
- 0001 Implemented.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.
The Advanced SIMD and floating-point implementations must provide the same level of support for these instructions.

**FPHP, bits [27:24]**

Floating Point Half Precision. Indicates whether the floating-point implementation provides half-precision floating-point conversion instructions. Defined values are:

- **0000**: Not implemented.
- **0001**: Instructions to convert between half-precision and single-precision implemented.
- **0010**: As for 0b0001, and also instructions to convert between half-precision and double-precision implemented.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0010.

**SIMDHP, bits [23:20]**

Advanced SIMD Half Precision. Indicates whether the Advanced SIMD and floating-point implementation provides half-precision floating-point conversion instructions. Defined values are:

- **0000**: Not implemented.
- **0001**: Implemented. This value is permitted only if the SIMDSP field is 0001.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

**SIMDSP, bits [19:16]**

Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions. Defined values are:

- **0000**: Not implemented.
- **0001**: Implemented. This value is permitted only if the SIMDInt field is 0001.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

**SIMDInt, bits [15:12]**

Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions. Defined values are:

- **0000**: Not implemented.
- **0001**: Implemented.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

**SIMDLS, bits [11:8]**

Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions. Defined values are:

- **0000**: Not implemented.
- **0001**: Implemented.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

**FPDNaN, bits [7:4]**

Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode. Defined values are:

- **0000**: Not implemented, or hardware supports only the Default NaN mode.
- **0001**: Hardware supports propagation of NaN values.
All other values are reserved. 
In ARMv8-A the permitted values are 0000 and 0001.

**FPFtZ, bits [3:0]**
Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation. Defined values are:

- 0000: Not implemented, or hardware supports only the Flush-to-Zero mode of operation.
- 0001: Hardware supports full denormalized number arithmetic.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

**Accessing the MVFR1_EL1:**
To access the MVFR1_EL1:

```
MRS <Xt>, MVFR1_EL1 ; Read MVFR1_EL1 into Xt
```
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
### D7.2.70 MVFR2_EL1, AArch32 Media and VFP Feature Register 2

The MVFR2_EL1 characteristics are:

#### Purpose

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with MVFR0_EL1 and MVFR1_EL1.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

#### Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

#### Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

#### Configurations

AArch64 System register MVFR2_EL1 is architecturally mapped to AArch32 System register MVFR2.

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

In an AArch64-only implementation, this register is UNKNOWN.

#### Attributes

MVFR2_EL1 is a 32-bit register.

#### Field descriptions

The MVFR2_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>FPMisc</td>
<td>SIMDMisc</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Bits [31:8]

Reserved, RES0.

#### FPMisc, bits [7:4]

Indicates whether the floating-point implementation provides support for miscellaneous VFP features.

- 0000: Not implemented, or no support for miscellaneous features.
- 0001: Support for Floating-point selection.
- 0010: As 0001, and Floating-point Conversion to Integer with Directed Rounding modes.
- 0011: As 0010, and Floating-point Round to Integral Floating-point.
0100  As 0011, and Floating-point MaxNum and MinNum.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0100.

SIMDMisc, bits [3:0]
Indicates whether the Advanced SIMD implementation provides support for miscellaneous
Advanced SIMD features.
0000  Not implemented, or no support for miscellaneous features.
0001  Floating-point Conversion to Integer with Directed Rounding modes.
0010  As 0001, and Floating-point Round to Integral Floating-point.
0011  As 0010, and Floating-point MaxNum and MinNum.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0011.

Accessing the MVFR2_EL1:
To access the MVFR2_EL1:
MRS <Xt>, MVFR2_EL1 ; Read MVFR2_EL1 into Xt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.71 PAR_EL1, Physical Address Register

The PAR_EL1 characteristics are:

**Purpose**

Returns the output address (OA) from an address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traps and Enables</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register PAR_EL1 is architecturally mapped to AArch32 System register PAR.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PAR_EL1 is a 64-bit register.

**Field descriptions**

The PAR_EL1 bit assignments are:

* For all register layouts:

  F, bit [0]

  Indicates whether the instruction performed a successful address translation.

  0 Address translation completed successfully.

  1 Address translation aborted.

* When PAR_EL1.F==0:

This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

On a successful conversion, the PAR_EL1 can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:

- The ATTR and SH fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors.
• See the NS bit description for constraints on the value it returns.

**ATTR, bits [63:56]**

Memory attributes for the returned output address. This field uses the same encoding as the Attr<\text{n}> fields in MAIR_EL1, MAIR_EL2, and MAIR_EL3.

The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

**Bits [55:48]**

Reserved, RES0.

**PA, bits [47:12]**

Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[47:12].

For implementations that implement fewer than 48 bits of physical address, the upper bits of this field, corresponding to address bits that are not implemented, are RES0.

**Bit [11]**

Reserved, RES1.

**IMP DEF, bit [10]**

IMPLEMENTATION DEFINED.

**NS, bit [9]**

Non-secure. The NS attribute for a translation table entry from a Secure translation regime.

For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.

For a result from a Non-secure translation regime, this bit is UNKNOWN.

**SH, bits [8:7]**

Shareability attribute, for the returned output address. Permitted values are:

\begin{itemize}
  \item 00 Non-shareable.
  \item 10 Outer Shareable.
  \item 11 Inner Shareable.
\end{itemize}

The value 01 is reserved.

\begin{itemize}
  \item **Note**
\end{itemize}

This field returns the value 10 for:

- Any type of Device memory.
- Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes.

The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

**Bits [6:1]**

Reserved, RES0.

**F, bit [0]**

Indicates whether the instruction performed a successful address translation.

\begin{itemize}
  \item 0 Address translation completed successfully.
\end{itemize}
When PAR_EL1.F==1:

This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

**IMP DEF, bits [63:56]**
IMPLEMENTATION DEFINED.

**IMP DEF, bits [55:52]**
IMPLEMENTATION DEFINED.

**IMP DEF, bits [51:48]**
IMPLEMENTATION DEFINED.

**Bits [47:12]**
Reserved, RES0.

**Bit [11]**
Reserved, RES1.

**Bit [10]**
Reserved, RES0.

**S, bit [9]**
Indicates the translation stage at which the translation aborted:

- 0 Translation aborted because of a fault in the stage 1 translation.
- 1 Translation aborted because of a fault in the stage 2 translation.

**PTW, bit [8]**
If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.

**Bit [7]**
Reserved, RES0.

**FST, bits [6:1]**
Fault status code, as shown in the Data Abort ESR encoding.

**F, bit [0]**
Indicates whether the instruction performed a successful address translation.

- 1 Address translation aborted.

**Accessing the PAR_EL1:**
To access the PAR_EL1:
MRS <Xt>, PAR_EL1 ; Read PAR_EL1 into Xt
MSR PAR_EL1, <Xt> ; Write Xt to PAR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0111</td>
<td>0100</td>
<td>000</td>
</tr>
</tbody>
</table>
### D7.2.72 REVIDR_EL1, Revision ID Register

The REVIDR_EL1 characteristics are:

**Purpose**

Provides implementation-specific minor revision information.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TID1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register REVIDR_EL1 is architecturally mapped to AArch32 System register REVIDR.

If REVIDR_EL1 has the same value as MIDR_EL1, then its contents have no significance.

**Attributes**

REVIDR_EL1 is a 32-bit register.

**Field descriptions**

The REVIDR_EL1 bit assignments are:

31 0

<table>
<thead>
<tr>
<th>IMPLEMENTATION DEFINED</th>
</tr>
</thead>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

**Accessing the REVIDR_EL1:**

To access the REVIDR_EL1:

MRS <Xt>, REVIDR_EL1 ; Read REVIDR_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>110</td>
</tr>
</tbody>
</table>
D7.2.73 RMR_EL1, Reset Management Register (if EL2 and EL3 not implemented)

The RMR_EL1 characteristics are:

**Purpose**

When this register is implemented:

- A write to the register can request a Warm reset.
- If EL1 can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

However, see Configurations for information about whether the register is implemented.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register RMR_EL1 is architecturally mapped to AArch32 System register RMR (at EL1).

Only implemented if EL1 is the highest implemented Exception level. In this case:

- If EL1 can use AArch32 and AArch64 then this register must be implemented.
- If EL1 cannot use AArch32 then it is IMPLEMENTATION DEFINED whether the register is implemented.

When this register is not implemented its encoding is UNDEFINED.

See the field descriptions for the reset values. These apply whenever the register is implemented.

**Attributes**

RMR_EL1 is a 32-bit register.

**Field descriptions**

The RMR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>RR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:2]**

Reserved, RES0.

**RR, bit [1]**

Reset Request. Setting this bit to 1 requests a Warm reset.

This field resets to 0 on a Warm or Cold reset.
AA64, bit [0]

When EL1 can use AArch32, determines which Execution state the PE boots into after a Warm reset:

0     AArch32.
1     AArch64.

On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.

If EL1 cannot use AArch32 this bit is RAO/WI.

When implemented as an RW field, this field resets to 1 on a Cold reset. It is not affected by a Warm reset.

Accessing the RMR_EL1:

To access the RMR_EL1:

MRS <Xt>, RMR_EL1 ; Read RMR_EL1 into Xt
MSR RMR_EL1, <Xt> ; Write Xt to RMR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
### D7.2.74  RMR_EL2, Reset Management Register (if EL2 implemented and EL3 not implemented)

The RMR_EL2 characteristics are:

**Purpose**

When this register is implemented:

- A write to the register can request a Warm reset.
- If EL2 can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

However, see Configurations for information about whether the register is implemented.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register RMR_EL2 is architecturally mapped to AArch32 System register HRMR. Only implemented if EL2 is the highest implemented Exception level. In this case:

- If EL2 can use AArch32 and AArch64 then this register must be implemented.
- If EL2 cannot use AArch32 then it is IMPLEMENTATION DEFINED whether the register is implemented.

When this register is not implemented its encoding is UNDEFINED.

See the field descriptions for the reset values. These apply whenever the register is implemented.

**Attributes**

RMR_EL2 is a 32-bit register.

**Field descriptions**

The RMR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>30</td>
<td>Reserved.</td>
</tr>
<tr>
<td>2</td>
<td>Reserved.</td>
</tr>
<tr>
<td>1</td>
<td>Reset Request. Setting this bit to 1 requests a Warm reset. This field resets to 0 on a Warm or Cold reset.</td>
</tr>
<tr>
<td>0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

AA64: !_iss10775_
AA64, bit [0]

When EL2 can use AArch32, determines which Execution state the PE boots into after a Warm reset:

0  AArch32.
1  AArch64.

On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.

If EL2 cannot use AArch32 this bit is RAO/WI.

When implemented as an RW field, this field resets to 1 on a Cold reset. It is not affected by a Warm reset.

Accessing the RMR_EL2:

To access the RMR_EL2:

MRS <Xt>, RMR_EL2 ; Read RMR_EL2 into Xt
MSR RMR_EL2, <Xt> ; Write Xt to RMR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1100</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.75 RMR_EL3, Reset Management Register (if EL3 implemented)

The RMR_EL3 characteristics are:

**Purpose**

When this register is implemented:
- A write to the register can request a Warm reset.
- If EL3 can use AArch32 and AArch64, the register specifies the Execution state that the PE boots into on a Warm reset.

**Usage constraints**

This register is accessible as follows:

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>EL1 (NS)</td>
<td>EL1 (S)</td>
<td>EL2 (NS)</td>
<td>EL3 (SCR.NS=1)</td>
<td>EL3 (SCR.NS=0)</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

However, see Configurations for information about whether the register is implemented.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register RMR_EL3 is architecturally mapped to AArch32 System register RMR (at EL3).

When EL3 is implemented:
- If EL3 can use AArch32 and AArch64 then this register must be implemented.
- If EL3 cannot use AArch32 then it is IMPLEMENTATION DEFINED whether the register is implemented.

When this register is not implemented its encoding is UNDEFINED.

See the field descriptions for the reset values. These apply whenever the register is implemented.

**Attributes**

RMR_EL3 is a 32-bit register.

**Field descriptions**

The RMR_EL3 bit assignments are:

```
  31  2  1  0
  RES0   RR
```

**Bits [31:2]**

Reserved, RES0.

**RR, bit [1]**

Reset Request. Setting this bit to 1 requests a Warm reset.

This field resets to 0 on a Warm or Cold reset.
**AA64, bit [0]**

When EL3 can use AArch32, determines which Execution state the PE boots into after a Warm reset:

0  AArch32.
1  AArch64.

On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.

If EL3 cannot use AArch32 this bit is RAO/WI.

When implemented as an RW field, this field resets to 1 on a Cold reset. It is not affected by a Warm reset.

**Accessing the RMR_EL3:**

To access the RMR_EL3:

MRS <Xt>, RMR_EL3 ; Read RMR_EL3 into Xt
MSR RMR_EL3, <Xt> ; Write Xt to RMR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>1100</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.76 RVBAR_EL1, Reset Vector Base Address Register (if EL2 and EL3 not implemented)

The RVBAR_EL1 characteristics are:

**Purpose**

If EL1 is the highest Exception level implemented, contains the IMPLEMENTATION DEFINED address that execution starts from after reset when executing in AArch64 state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

Only implemented if the highest Exception level implemented is EL1.

**Attributes**

RVBAR_EL1 is a 64-bit register.

**Field descriptions**

The RVBAR_EL1 bit assignments are:

![Diagram of RVBAR_EL1 bit assignments]

**Bits [63:0]**

Reset Address. The IMPLEMENTATION DEFINED address that execution starts from after reset when executing in 64-bit state. Bits[1:0] of this register are 00, as this address must be aligned, and the address must be within the physical address size supported by the PE.

**Accessing the RVBAR_EL1:**

To access the RVBAR_EL1:

MRS <Xt>, RVBAR_EL1 ; Read RVBAR_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.77 RVBAR_EL2, Reset Vector Base Address Register (if EL3 not implemented)

The RVBAR_EL2 characteristics are:

Purpose

If EL2 is the highest Exception level implemented, contains the IMPLEMENTATION DEFINED address that execution starts from after reset when executing in AArch64 state.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

Only implemented if the highest Exception level implemented is EL2.

Attributes

RVBAR_EL2 is a 64-bit register.

Field descriptions

The RVBAR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
<th>Reset Address</th>
</tr>
</thead>
</table>

Reset Address. The IMPLEMENTATION DEFINED address that execution starts from after reset when executing in 64-bit state. Bits[1:0] of this register are 00, as this address must be aligned, and the address must be within the physical address size supported by the PE.

Accessing the RVBAR_EL2:

To access the RVBAR_EL2:

MRS <Xt>, RVBAR_EL2 ; Read RVBAR_EL2 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.78  RVBAR_EL3, Reset Vector Base Address Register (if EL3 implemented)

The RVBAR_EL3 characteristics are:

**Purpose**

If EL3 is the highest Exception level implemented, contains the IMPLEMENTATION DEFINED address that execution starts from after reset when executing in AArch64 state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

Only implemented if the highest Exception level implemented is EL3.

**Attributes**

RVBAR_EL3 is a 64-bit register.

**Field descriptions**

The RVBAR_EL3 bit assignments are:

```
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
```

**Reset Address**

Reset Address. The IMPLEMENTATION DEFINED address that execution starts from after reset when executing in 64-bit state. Bits[1:0] of this register are 00, as this address must be aligned, and the address must be within the physical address size supported by the PE.

**Accessing the RVBAR_EL3**

To access the RVBAR_EL3:

```assembly
MRS <Xt>, RVBAR_EL3 ; Read RVBAR_EL3 into Xt
```

Register access is encoded as follows:

```
<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>1100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
```
S3_<op1>_<_Cn>_<_Cm>_<_op2>, IMPLEMENTATION DEFINED registers

The S3_<op1>_<_Cn>_<_Cm>_<_op2> characteristics are:

**Purpose**

This area of the instruction set space is reserved for IMPLEMENTATION DEFINED registers.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL2 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
</tr>
</tbody>
</table>

The numbers in these register names are encoded in decimal without leading zeroes, and the Cn and Cm fields require a literal C before the number. For example, S3_4_C11_C9_7.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TIDCP==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

S3_<op1>_<_Cn>_<_Cm>_<_op2> is a 64-bit register.

**Field descriptions**

The S3_<op1>_<_Cn>_<_Cm>_<_op2> bit assignments are:

**Accessing the S3_<op1>_<_Cn>_<_Cm>_<_op2>:**

To access the S3_<op1>_<_Cn>_<_Cm>_<_op2>:

MRS <Xt>, S3_<op1>_<_Cn>_<_Cm>_<_op2>; Read S3_<op1>_<_Cn>_<_Cm>_<_op2> into Xt
MSR S3_<op1>_<_Cn>_<_Cm>_<_op2>, <Xt>; Write Xt to S3_<op1>_<_Cn>_<_Cm>_<_op2>

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRM</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>xxx</td>
<td>1x11</td>
<td>xxxx</td>
<td>xxx</td>
</tr>
</tbody>
</table>

The value of <Cn> must be either 11 or 15. Other values may refer to architecturally-defined registers.
D7.2.80 SCR_EL3, Secure Configuration Register

The SCR_EL3 characteristics are:

**Purpose**

Defines the configuration of the current Security state. It specifies:

- The Security state of EL0 and EL1, either Secure or Non-secure.
- The Execution state at lower Exception levels.
- Whether IRQ, FIQ, and External Abort interrupts are taken to EL3.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SCR_EL3 can be mapped to AArch32 System register SCR, but this is not architecturally mandated.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

SCR_EL3 is a 32-bit register.

**Field descriptions**

The SCR_EL3 bit assignments are:

Bits [31:14]

Reserved, RES0.
TWE, bit [13]
Traps EL2, EL1, and EL0 execution of WFE instructions to EL3, from both Security states and both Execution states.

0   EL2, EL1, and EL0 execution of WFE instructions is not trapped to EL3.
1   Any attempt to execute a WFE instruction at any Exception level lower than EL3 is trapped to EL3, if the instruction would otherwise have caused the PE to enter a low-power state.

In AArch32 state, the attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.

--- Note ---
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

TWI, bit [12]
Traps EL2, EL1, and EL0 execution of WFI instructions to EL3, from both Security states and both Execution states.

0   EL2, EL1, and EL0 execution of WFI instructions is not trapped to EL3.
1   Any attempt to execute a WFI instruction at any Exception level lower than EL3 is trapped to EL3, if the instruction would otherwise have caused the PE to enter a low-power state.

In AArch32 state, the attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.

--- Note ---
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

ST, bit [11]
Traps Secure EL1 accesses to the Counter-timer Physical Secure timer registers to EL3, from AArch64 state only.

0   Secure EL1 using AArch64 accesses to the CNTPS_TVAL_EL1, CNTPS_CTL_EL1, and CNTPS_CVAL_EL1 are trapped to EL3.
1   Secure EL1 using AArch64 accesses to the CNTPS_TVAL_EL1, CNTPS_CTL_EL1, and CNTPS_CVAL_EL1 are not trapped to EL3.

RW, bit [10]
Execution state control for lower Exception levels.

0   Lower levels are all AArch32.
1   The next lower level is AArch64.

If EL2 is present:
- EL2 is AArch64.
- EL2 controls EL1 and EL0 behaviors.
If EL2 is not present:
- EL1 is AArch64.
- EL0 is determined by the Execution state described in the current process state when executing at EL0.
If all lower exception levels cannot use AArch32 then this bit is RAO/WI. This bit is permitted to be cached in a TLB.

**SIF, bit [9]**

Secure instruction fetch. When the PE is in Secure state, this bit disables instruction fetch from Non-secure memory. The possible values for this bit are:

0  Secure state instruction fetches from Non-secure memory are permitted.
1  Secure state instruction fetches from Non-secure memory are not permitted.

This bit is permitted to be cached in a TLB.

**HCE, bit [8]**

Hypervisor Call instruction enable. Enables HVC instructions at EL3, EL2, and Non-secure EL1, in both Execution states.

0  HVC instructions are UNDEFINED at EL3, EL2, and Non-secure EL1, and any resulting exception is taken from the current Exception level to the current Exception level.
1  HVC instructions are enabled at EL1 and above.

**Note**

HVC instructions are always UNDEFINED at EL0.

If EL2 is not implemented, this bit is RES0.

**SMD, bit [7]**

Secure Monitor Call disable. Disables SMC instructions at EL1 and above, from both Security states and both Execution states.

0  SMC instructions are enabled at EL1 and above.
1  SMC instructions are UNDEFINED at EL1 and above.

**Note**

SMC instructions are always UNDEFINED at EL0.

**Bit [6]**

Reserved, RES0.

**Bits [5:4]**

Reserved, RES1.

**EA, bit [3]**

External Abort and SError Interrupt Routing.

0  When executing at Exception levels below EL3, External Aborts and SError Interrupts are not taken to EL3.
   In addition, when executing at EL3:
      •  SError Interrupts are not taken.
      •  External Aborts are taken to EL3.
1  When executing at any Exception level, External Aborts and SError Interrupts are taken to EL3.

For more information, see *Asynchronous exception routing on page D1-1556*.

**FIQ, bit [2]**

Physical FIQ Routing.

0  When executing at Exception levels below EL3, physical FIQ interrupts are not taken to EL3.
When executing at EL3, physical FIQ interrupts are not taken.

For more information, see Asynchronous exception routing on page D1-1556.

IRQ, bit [1]

Physical IRQ Routing.

0 When executing at Exception levels below EL3, physical IRQ interrupts are not taken to EL3.
   When executing at EL3, physical IRQ interrupts are not taken.

1 When executing at any Exception level, physical IRQ interrupts are taken to EL3.

For more information, see Asynchronous exception routing on page D1-1556.

NS, bit [0]

Non-secure bit.

0 Indicates that EL0 and EL1 are in Secure state, and so memory accesses from those Exception levels can access Secure memory.
   When executing at EL3:
   • The AT S1E2R, AT S1E2W, TLBI VAE2, TLBI VALE2, TLBI VALE2IS, TLBI VALE2IS, TLBI ALLE2, and TLBI ALLE2IS System instructions are UNDEFINED.
   • Each AT S12E* System instruction executes as the corresponding AT S1E* instruction. For example, AT S12E0R executes as AT S1E0R.
   • Each of the TLBI IPAS2E1, TLBI IPAS2E1IS, TLBI IPAS2LE1, and TLBI IPAS2LE1IS System instructions executes as a NOP.
   • A TLBI VMALLS12E1 System instruction executes as TLBI VMALLE1, and a TLBI VMALLS12E1IS System instruction executes as TLBI VMALLE1IS.

1 Indicates that EL0 and EL1 are in Non-secure state, and so memory accesses from those Exception levels cannot access Secure memory.

Note

EL2 is not supported in the Secure state. When SCR_EL3.NS==0, it is not possible to enter EL2, and the EL2 state has no effect on execution. See Virtualization on page D1-1504.

Accessing the SCR_EL3:

To access the SCR_EL3:

MRS <Xt>, SCR_EL3 ; Read SCR_EL3 into Xt
MSR SCR_EL3, <Xt> ; Write Xt to SCR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0001</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.81  SCTLR_EL1, System Control Register (EL1)

The SCTLR_EL1 characteristics are:

**Purpose**

Provides top level control of the system, including its memory system, at EL1 and EL0.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register SCTLR_EL1 is architecturally mapped to AArch32 System register SCTLR.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL1 using AArch64. Otherwise, RW fields in this register reset to architecturally UNDEFINED values.

**Attributes**

SCTLR_EL1 is a 32-bit register.

**Field descriptions**

The SCTLR_EL1 bit assignments are:

![Field diagram]
Bits [31:30]
Reserved, RES0.

Bits [29:28]
Reserved, RES1.

Bit [27]
Reserved, RES0.

UCI, bit [26]
Traps EL0 execution of cache maintenance instructions to EL1, from AArch64 state only.
0  Any attempt to execute a DC CVAU, DC CIVAC, DC CVAC, or IC IVAU instruction at EL0 using AArch64 is trapped to EL1.
1  Does not cause any instruction to be trapped.
This field resets to a value that is architecturally UNKNOWN.

EE, bit [25]
Endianness of data accesses at EL1, and stage 1 translation table walks in the EL1&0 translation regime.
The possible values of this bit are:
0  Explicit data accesses at EL1, and stage 1 translation table walks in the EL1&0 translation regime are little-endian.
1  Explicit data accesses at EL1, and stage 1 translation table walks in the EL1&0 translation regime are big-endian.
If an implementation does not provide Big-endian support at Exception Levels higher than EL0, this bit is RES0.
If an implementation does not provide Little-endian support at Exception Levels higher than EL0, this bit is RES1.
The EE bit is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to an IMPLEMENTATION DEFINED value.

E0E, bit [24]
Endianness of data accesses at EL0.
The possible values of this bit are:
0  Explicit data accesses at EL0 are little-endian.
1  Explicit data accesses at EL0 are big-endian.
If an implementation only supports Little-endian accesses at EL0 then this bit is RES0. This option is not permitted when SCTLR_EL1.EE is RES1.
If an implementation only supports Big-endian accesses at EL0 then this bit is RES1. This option is not permitted when SCTLR_EL1.EE is RES0.
This bit has no effect on the endianness of LDTR, LDTRH, LDTRSH, LDTRSW, STTR and STTRH instructions executed at EL1.
If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

Bits [23:22]
Reserved, RES1.

Bit [21]
Reserved, RES0.
Bit [20]
Reserved, RES1.

WXN, bit [19]
Write permission implies XN (Execute-never). For the EL1&0 translation regime, this bit can force all memory regions that are writable to be treated as XN. The possible values of this bit are:

0  This control has no effect on memory access permissions.
1  Any region that is writable in the EL1&0 translation regime is forced to XN for accesses from software executing at EL1 or EL0.

The WXN bit is permitted to be cached in a TLB.
This field resets to a value that is architecturally UNKNOWN.

nTWE, bit [18]
Traps EL0 execution of WFE instructions to EL1, from both Execution states.

0  Any attempt to execute a WFE instruction at EL0 is trapped to EL1, if the instruction would otherwise have caused the PE to enter a low-power state.
1  EL0 execution of WFE instructions is not trapped to EL1.

In AArch32 state, the attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.

Note
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

This field resets to a value that is architecturally UNKNOWN.

Bit [17]
Reserved, RES0.

nTWI, bit [16]
Traps EL0 execution of WFI instructions to EL1, from both Execution states.

0  Any attempt to execute a WFI instruction at EL0 is trapped EL1, if the instruction would otherwise have caused the PE to enter a low-power state.
1  EL0 execution of WFI instructions is not trapped to EL1.

In AArch32 state, the attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.

Note
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

This field resets to a value that is architecturally UNKNOWN.

UCT, bit [15]
Traps EL0 accesses to the CTR_EL0 to EL1, from AArch64 state only.

0  Accesses to the CTR_EL0 from EL0 using AArch64 are trapped to EL1.
1  Accesses to the CTR_EL0 from EL0 using AArch64 are not trapped to EL1.

This field resets to a value that is architecturally UNKNOWN.
### DZE, bit [14]

Traps EL0 execution of DC ZVA instructions to EL1, from AArch64 state only.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Any attempt to execute a DC ZVA instruction at EL0 using AArch64 is trapped to EL1. Reading DCZID_EL0.DZP from EL0 returns 1, indicating that DC ZVA instructions are not supported.</td>
</tr>
<tr>
<td>1</td>
<td>EL0 execution of DC ZVA instructions is not trapped to EL1. This field resets to a value that is architecturally UNKNOWN.</td>
</tr>
</tbody>
</table>

### Bit [13]

Reserved, RES0.

### I, bit [12]

Instruction access Cacheability control, for accesses at EL0 and EL1:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>All instruction access to Normal memory from EL0 and EL1 are Non-cacheable for all levels of instruction and unified cache. If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&amp;0 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.</td>
</tr>
<tr>
<td>1</td>
<td>This control has no effect on the Cacheability of instruction access to Normal memory from EL0 and EL1. If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&amp;0 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.</td>
</tr>
</tbody>
</table>

When the value of the HCR_EL2.DC bit is 1, then instruction access to Normal memory from EL0 and EL1 are Cacheable regardless of the value of the SCTLR_EL1.I bit.

When this register has an architecturally-defined reset value, this field resets to 0.

### Bit [11]

Reserved, RES1.

### Bit [10]

Reserved, RES0.

### UMA, bit [9]

User Mask Access. Traps EL0 execution of MSR and MRS instructions that access the PSTATE.{D, A, I, F} masks to EL1, from AArch64 state only.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Any attempt at EL0 using AArch64 to execute an MSR, MSR(register), or MSR(immediate) instruction that accesses the DAIF is trapped to EL1.</td>
</tr>
<tr>
<td>1</td>
<td>EL0 execution of MSR, MSR(register), or MSR(immediate) instructions that access the DAIF is not trapped to EL1. This field resets to a value that is architecturally UNKNOWN.</td>
</tr>
</tbody>
</table>

### SED, bit [8]

SETEND instruction disable. Disables SETEND instructions at EL0 using AArch32.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SETEND instruction execution is enabled at EL0 using AArch32.</td>
</tr>
<tr>
<td>1</td>
<td>SETEND instructions are UNDEFINED at EL0 using AArch32. If the implementation does not support mixed-endian operation at any Exception level, this bit is RES1. If EL0 cannot use AArch32, this bit is RES1. If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.</td>
</tr>
</tbody>
</table>
ITD, bit [7]

IT Disable. Disables some uses of IT instructions at EL0 using AArch32.

0  All IT instruction functionality is enabled at EL0 using AArch32.

1  Any attempt at EL0 using AArch32 to execute any of the following is UNDEFINED:
   •  All encodings of the IT instruction with hw1[3:0]!=1000.
   •  All encodings of the subsequent instruction with the following values for hw1:
      11xxxxxxxxxxxx
      All 32-bit instructions, and the 16-bit instructions B, UDF, SVC, LDM, and STM.
      1011xxxxxxxxxxxx
      All instructions in Miscellaneous 16-bit instructions on page F3-2442.
      10100xxxxxxx
      ADD Rd, PC, #imm
      01001xxxxxxx
      LDR Rd, [PC, #imm]
      01001xxx1111xxxx
      ADD Rdn, PC; CMP Rn, PC; MOV Rd, PC; BX PC; BLX PC.
      010001xx1xxxx111
      ADD PC, Rm; CMP PC, Rm; MOV PC, Rm. This pattern also covers UNPREDICTABLE cases with BLX Rn.

These instructions are always UNDEFINED, regardless of whether they would pass or fail the condition code check that applies to them as a result of being in an IT block. It is IMPLEMENTATION DEFINED whether the IT instruction is treated as:
   •  A 16-bit instruction, that can only be followed by another 16-bit instruction.
   •  The first half of a 32-bit instruction.

This means that, for the situations that are UNDEFINED, either the second 16-bit instruction or the 32-bit instruction is UNDEFINED.

An implementation might vary dynamically as to whether IT is treated as a 16-bit instruction or the first half of a 32-bit instruction.

If an instruction in an active IT block that would be disabled by this field sets this field to 1 then behavior is CONSTRAINED UNPREDICTABLE. For more information see Changes to an ITD control by an instruction in an IT block on page E1-2298.

If EL0 cannot use AArch32, this bit is RES1.

ITD is optional, but if it is implemented in the SCTLR then it must also be implemented in the SCTLR_EL1. If it is not implemented then this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

Bit [6]

Reserved, RES0.

CP15BEN, bit [5]

System instruction memory barrier enable. Enables accesses to the DMB, DSB, and ISB System instructions in the (coproc==1111) encoding space from EL0:

0  EL0 using AArch32: EL0 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED.

1  EL0 using AArch32: EL0 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled.

If EL0 cannot use AArch32, this bit is RES0.
CP15BEN is optional, but if it is implemented in the SCTRL then it must also be implemented in the SCTRL_EL1. If it is not implemented then this bit is RAO/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**SA0, bit [4]**

SP Alignment check enable for EL0. When set to 1, if a load or store instruction executed at EL0 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see *SP alignment checking on page D1-1515*.

This field resets to a value that is architecturally UNKNOWN.

**SA, bit [3]**

SP Alignment check enable. When set to 1, if a load or store instruction executed at EL1 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see *SP alignment checking on page D1-1515*.

This field resets to a value that is architecturally UNKNOWN.

**C, bit [2]**

Cacheability control, for data accesses.

0  All data access to Normal memory from EL0 and EL1, and all Normal memory accesses to the EL1&0 stage 1 translation tables, are Non-cacheable for all levels of data and unified cache.

1  This control has no effect on the Cacheability of:
   • Data access to Normal memory from EL0 and EL1.
   • Normal memory accesses to the EL1&0 stage 1 translation tables.

When the value of the HCR_EL2.DC bit is 1, the PE ignores SCLTR.C. This means that Non-secure EL0 and Non-secure EL1 data accesses to Normal memory are Cacheable.

When this register has an architecturally-defined reset value, this field resets to 0.

**A, bit [1]**

Alignment check enable. This is the enable bit for Alignment fault checking at EL1 and EL0:

0  Alignment fault checking disabled when executing at EL1 or EL0.

Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed.

1  Alignment fault checking enabled when executing at EL1 or EL0.

All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element(s) being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception.

Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.

This field resets to a value that is architecturally UNKNOWN.

**M, bit [0]**

MMU enable for EL1 and EL0 stage 1 address translation. Possible values of this bit are:

0  EL1 and EL0 stage 1 address translation disabled.

See the SCTRL_EL1.I field for the behavior of instruction accesses to Normal memory.

1  EL1 and EL0 stage 1 address translation enabled.

If the value of HCR_EL2.{DC, TGE} is not {0, 0} then in Non-secure state the PE behaves as if the value of the SCTRL_EL1.M field is 0 for all purposes other than returning the value of a direct read of the field.

When this register has an architecturally-defined reset value, this field resets to 0.
Accessing the SCTLR_EL1:

To access the SCTLR_EL1:

MRS <Xt>, SCTLR_EL1 ; Read SCTLR_EL1 into Xt
MSR SCTLR_EL1, <Xt> ; Write Xt to SCTLR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.82 SCTLR_EL2, System Control Register (EL2)

The SCTLR_EL2 characteristics are:

**Purpose**

Provides top level control of the system, including its memory system, at EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SCTLR_EL2 is architecturally mapped to AArch32 System register HSCTLR.

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 using AArch64. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

SCTLR_EL2 is a 32-bit register.

**Field descriptions**

The SCTLR_EL2 bit assignments are:

- **Bits [31:30]**
  
  Reserved, RES0.

- **Bits [29:28]**
  
  Reserved, RES1.
Bits [27:26]
Reserved, RES0.

EE, bit [25]
Endianness of data accesses at EL2, stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the EL1&0 translation regime.

The possible values of this bit are:

0 Explicit data accesses at EL2, stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the EL1&0 translation regime are little-endian.

1 Explicit data accesses at EL2, stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the EL1&0 translation regime are big-endian.

If an implementation does not provide Big-endian support at Exception Levels higher than EL0, this bit is RES0.
If an implementation does not provide Little-endian support at Exception Levels higher than EL0, this bit is RES1.
The EE bit is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to an IMPLEMENTATION DEFINED value.

Bit [24]
Reserved, RES0.

Bits [23:22]
Reserved, RES1.

Bits [21:20]
Reserved, RES0.

WXN, bit [19]
Write permission implies XN (Execute-never). For the EL2 translation regime, this bit can force all memory regions that are writable to be treated as XN. The possible values of this bit are:

0 This control has no effect on memory access permissions.
1 Any region that is writable in the EL2 translation regime is forced to XN for accesses from software executing at EL2.

The WXN bit is permitted to be cached in a TLB.
This field resets to a value that is architecturally UNKNOWN.

Bit [18]
Reserved, RES1.

Bit [17]
Reserved, RES0.

Bit [16]
Reserved, RES1.

Bits [15:13]
Reserved, RES0.
I, bit [12]

Instruction access Cacheability control, for accesses at EL2:

0  All instruction access to Normal memory from EL2 are Non-cacheable for all levels of instruction and unified cache.
   If the value of SCTLR_EL2.M is 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.

1  This control has no effect on the Cacheability of instruction access to Normal memory from EL2.
   If the value of SCTLR_EL2.M is 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.

This bit has no effect on the EL1&0 or EL3 translation regimes.
When this register has an architecturally-defined reset value, this field resets to 0.

Bit [11]

Reserved, RES1.

Bits [10:6]

Reserved, RES0.

Bits [5:4]

Reserved, RES1.

SA, bit [3]

SP Alignment check enable. When set to 1, if a load or store instruction executed at EL2 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see SP alignment checking on page D1-1515.

This field resets to a value that is architecturally UNKNOWN.

C, bit [2]

Cacheability control, for data accesses.

0  All data access to Normal memory from EL2, and all Normal memory accesses to the EL2 translation tables, are Non-cacheable for all levels of data and unified cache.

1  This control has no effect on the Cacheability of:
   • Data access to Normal memory from EL2.
   • Normal memory accesses to the EL2 translation tables.

This bit has no effect on the EL1&0 or EL3 translation regimes.
When this register has an architecturally-defined reset value, this field resets to 0.

A, bit [1]

Alignment check enable. This is the enable bit for Alignment fault checking at EL2:

0  Alignment fault checking disabled when executing at EL2.
   Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed.

1  Alignment fault checking enabled when executing at EL2.
   All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element(s) being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception.

Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.
This field resets to a value that is architecturally **UNKNOWN**.

**M, bit [0]**

MMU enable for EL2 stage 1 address translation. Possible values of this bit are:

0  EL2 stage 1 address translation disabled.

1  EL2 stage 1 address translation enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the SCTLR_EL2:**

To access the SCTLR_EL2:

MRS <Xt>, SCTLR_EL2 ; Read SCTLR_EL2 into Xt
MSR SCTLR_EL2, <Xt> ; Write Xt to SCTLR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.83 SCTLR_EL3, System Control Register (EL3)

The SCTLR_EL3 characteristics are:

**Purpose**
Provided top level control of the system, including its memory system, at EL3.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Field</th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Purpose</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL3 using AArch64. Otherwise, RW fields in this register reset to architecturally **UNKNOWN**

**Attributes**
SCTLR_EL3 is a 32-bit register.

**Field descriptions**
The SCTLR_EL3 bit assignments are:

- **Bits [31:30]**
  - Reserved, RES0.
- **Bits [29:28]**
  - Reserved, RES1.
- **Bits [27:26]**
  - Reserved, RES0.
EE, bit [25]
Endianness of data accesses at EL3, and stage 1 translation table walks in the EL3 translation regime.
The possible values of this bit are:

0  Explicit data accesses at EL3, and stage 1 translation table walks in the EL3 translation regime are little-endian.
1  Explicit data accesses at EL3, and stage 1 translation table walks in the EL3 translation regime are big-endian.

If an implementation does not provide Big-endian support at Exception Levels higher than EL0, this bit is RES0.
If an implementation does not provide Little-endian support at Exception Levels higher than EL0, this bit is RES1.
The EE bit is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to an IMPLEMENTATION DEFINED value.

Bit [24]
Reserved, RES0.

Bits [23:22]
Reserved, RES1.

Bits [21:20]
Reserved, RES0.

WXN, bit [19]
Write permission implies XN (Execute-never). For the EL3 translation regime, this bit can force all memory regions that are writable to be treated as XN. The possible values of this bit are:

0  This control has no effect on memory access permissions.
1  Any region that is writable in the EL3 translation regime is forced to XN for accesses from software executing at EL3.
The WXN bit is permitted to be cached in a TLB.
This field resets to a value that is architecturally UNKNOWN.

Bit [18]
Reserved, RES1.

Bit [17]
Reserved, RES0.

Bit [16]
Reserved, RES1.

Bits [15:13]
Reserved, RES0.

I, bit [12]
Instruction access Cacheability control, for accesses at EL3:

0  All instruction access to Normal memory from EL3 are Non-cacheable for all levels of instruction and unified cache.

If the value of SCTLR_EL3.M is 0, instruction accesses from stage 1 of the EL3 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.
1 This control has no effect on the Cacheability of instruction access to Normal memory from EL3.

If the value of SCTLR_EL3.M is 0, instruction accesses from stage 1 of the EL3 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.

This bit has no effect on the EL1&0 or EL2 translation regimes.

When this register has an architecturally-defined reset value, this field resets to 0.

Bit [11]
Reserved, RES1.

Bits [10:6]
Reserved, RES0.

Bits [5:4]
Reserved, RES1.

SA, bit [3]
SP Alignment check enable. When set to 1, if a load or store instruction executed at EL3 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see SP alignment checking on page D1-1515.

This field resets to a value that is architecturally UNKNOWN.

C, bit [2]
Cacheability control, for data accesses.

0 All data access to Normal memory from EL3, and all Normal memory accesses to the EL3 translation tables, are Non-cacheable for all levels of data and unified cache.

1 This control has no effect on the Cacheability of:

• Data access to Normal memory from EL3.
• Normal memory accesses to the EL3 translation tables.

This bit has no effect on the EL1&0 or EL2 translation regimes.

When this register has an architecturally-defined reset value, this field resets to 0.

A, bit [1]
Alignment check enable. This is the enable bit for Alignment fault checking at EL3:

0 Alignment fault checking disabled when executing at EL3.

Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed.

1 Alignment fault checking enabled when executing at EL3.

All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element(s) being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception.

Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.

This field resets to a value that is architecturally UNKNOWN.

M, bit [0]
MMU enable for EL3 stage 1 address translation. Possible values of this bit are:

0 EL3 stage 1 address translation disabled.

See the SCTLR_EL3.I field for the behavior of instruction accesses to Normal memory.

1 EL3 stage 1 address translation enabled.
When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the SCTLR_EL3:**

To access the SCTLR_EL3:

MRS <Xt>, SCTLR_EL3 ; Read SCTLR_EL3 into Xt
MSR SCTLR_EL3, <Xt> ; Write Xt to SCTLR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>001</td>
<td>000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.84 TCR_EL1, Translation Control Register (EL1)

The TCR_EL1 characteristics are:

**Purpose**

Determines which of the Translation Table Base Registers defines the base address for a translation table walk required for the stage 1 translation of a memory access from EL0 or EL1. Also controls the translation table format and holds cacheability and shareability information.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the bits in TCR_EL1 are permitted to be cached in a TLB.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register TCR_EL1[31:0] is architecturally mapped to AArch32 System register TTBCR.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

TCR_EL1 is a 64-bit register.

**Field descriptions**

The TCR_EL1 bit assignments are:

```
\begin{table}
\centering
\begin{tabular}{cccccccccccc}
  RES0 & IPS & TG1 & SH1 & T1SZ & TG0 & SH0 & T0SZ & RES0 & EPD0 & IRGN0 & ORGN0 & A1 & EPD1 & \\
  TBI1 & TB0 & AS & RES0 & ORGN1 & IRGN1 & \\
\end{tabular}
\end{table}
```

**Bits [63:39]**

Reserved, RES0.
TBI1, bit [38]

Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR1_EL1 region, or ignored and used for tagged addresses. Defined values are:

0  Top Byte used in the address calculation.
1  Top Byte ignored in the address calculation.

This affects addresses generated in EL0 and EL1 using AArch64 where the address would be translated by tables pointed to by TTBR1_EL1. It has an effect whether the EL1&0 translation regime is enabled or not.

Additionally, this affects changes to the program counter, when TBI1 is 1 and bit [55] of the target address is 1, caused by:

- A branch or procedure return within EL0 or EL1.
- An exception taken to EL1.
- An exception return to EL0 or EL1.

In these cases bits [63:56] of the address are also set to 1 before it is stored in the PC.

TBI0, bit [37]

Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL1 region, or ignored and used for tagged addresses. Defined values are:

0  Top Byte used in the address calculation.
1  Top Byte ignored in the address calculation.

This affects addresses generated in EL0 and EL1 using AArch64 where the address would be translated by tables pointed to by TTBR0_EL1. It has an effect whether the EL1&0 translation regime is enabled or not.

Additionally, this affects changes to the program counter, when TBI0 is 1 and bit [55] of the target address is 0, caused by:

- A branch or procedure return within EL0 or EL1.
- An exception taken to EL1.
- An exception return to EL0 or EL1.

In these cases bits [63:56] of the address are also set to 0 before it is stored in the PC.

AS, bit [36]

ASID Size. Defined values are:

0  8 bit - the upper 8 bits of TTBR0_EL1 and TTBR1_EL1 are ignored by hardware for every purpose except reading back the register, and are treated as if they are all zeros for when used for allocation and matching entries in the TLB.
1  16 bit - the upper 16 bits of TTBR0_EL1 and TTBR1_EL1 are used for allocation and matching in the TLB.

If the implementation has only 8 bits of ASID, this field is RES0.

Bit [35]

Reserved, RES0.

IPS, bits [34:32]

Intermediate Physical Address Size.

0  00  32 bits, 4GB.
   01  36 bits, 64GB.
   10  40 bits, 1TB.
   11  42 bits, 4TB.
100  44 bits, 16TB.
101  48 bits, 256TB.
Other values are reserved.
The reserved values behave in the same way as the 181 encoding, but software must not rely on this property as the behavior of the RESERVED values might change in a future revision of the architecture.

**TG1, bits [31:30]**
Granule size for the TTBR1_EL1.

- 01: 16KB
- 10: 4KB
- 11: 64KB

Other values are reserved.
If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.

It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.

**SH1, bits [29:28]**
Shareability attribute for memory associated with translation table walks using TTBR1_EL1.
Defined values are:

- 00: Non-shareable
- 10: Outer Shareable
- 11: Inner Shareable

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

**ORGN1, bits [27:26]**
Outer cacheability attribute for memory associated with translation table walks using TTBR1_EL1.

- 00: Normal memory, Outer Non-cacheable
- 01: Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
- 10: Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
- 11: Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

**IRGN1, bits [25:24]**
Inner cacheability attribute for memory associated with translation table walks using TTBR1_EL1.

- 00: Normal memory, Inner Non-cacheable
- 01: Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
- 10: Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
- 11: Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

**EPD1, bit [23]**
Translation table walk disable for translations using TTBR1_EL1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1_EL1. The encoding of this bit is:

- 0: Perform translation table walks using TTBR1_EL1.
- 1: A TLB miss on an address that is translated using TTBR1_EL1 generates a Translation fault. No translation table walk is performed.
A1, bit [22]
Selects whether TTBR0_EL1 or TTBR1_EL1 defines the ASID. The encoding of this bit is:
0  TTBR0_EL1.ASID defines the ASID.
1  TTBR1_EL1.ASID defines the ASID.

T1SZ, bits [21:16]
The size offset of the memory region addressed by TTBR1_EL1. The region size is $2^{(64-T1SZ)}$ bytes.
The maximum and minimum possible values for T1SZ depend on the level of translation table and
the memory translation granule size, as described in the AArch64 Virtual Memory System
Architecture chapter.

TG0, bits [15:14]
Granule size for the TTBR0_EL1.
0  4KB
01  64KB
10  16KB
Other values are reserved.
If the value is programmed to either a reserved value, or a size that has not been implemented, then
the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED
choice of the sizes that has been implemented for all purposes other than the value read back from
this register.
It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value
that corresponds to the size chosen.

SH0, bits [13:12]
Shareability attribute for memory associated with translation table walks using TTBR0_EL1.
0  Non-shareable
10  Outer Shareable
11  Inner Shareable
Other values are reserved. The effect of programming this field to a Reserved value is that behavior
is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped
registers and translation table entries on page K1-5492.

ORG0, bits [11:10]
Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL1.
0  Normal memory, Outer Non-cacheable
01  Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
10  Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
11  Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

IRG0, bits [9:8]
Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL1.
0  Normal memory, Inner Non-cacheable
01  Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
10  Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
11  Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable
EPD0, bit [7]

Translation table walk disable for translations using TTBR0_EL1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR0_EL1. The encoding of this bit is:

0  Perform translation table walks using TTBR0_EL1.
1  A TLB miss on an address that is translated using TTBR0_EL1 generates a Translation fault. No translation table walk is performed.

Bit [6]

Reserved, RES0.

T0SZ, bits [5:0]

The size offset of the memory region addressed by TTBR0_EL1. The region size is 2^{(64-T0SZ)} bytes. The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.

Accessing the TCR_EL1:

To access the TCR_EL1:

MRS <Xt>, TCR_EL1 ; Read TCR_EL1 into Xt
MSR TCR_EL1, <Xt> ; Write Xt to TCR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.85 TCR_EL2, Translation Control Register (EL2)

The TCR_EL2 characteristics are:

**Purpose**
Controls translation table walks required for the stage 1 translation of memory accesses from EL2, and holds cacheability and shareability information for the accesses.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the bits in TCR_EL2 are permitted to be cached in a TLB.

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register TCR_EL2 is architecturally mapped to AArch32 System register HTCR.
If EL2 is not implemented, this register is RES0 from EL3.
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
TCR_EL2 is a 32-bit register.

**Field descriptions**
The TCR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES1.</td>
</tr>
<tr>
<td>30:24</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>23</td>
<td>Reserved, RES1.</td>
</tr>
<tr>
<td>22:21</td>
<td>Reserved, RES0.</td>
</tr>
</tbody>
</table>
TBI, bit [20]

Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL2 region, or ignored and used for tagged addresses.

0  Top Byte used in the address calculation.
1  Top Byte ignored in the address calculation.

This affects addresses generated in EL2 using AArch64 where the address would be translated by tables pointed to by TTBR0_EL2. It has an effect whether the EL2 translation regime is enabled or not.

Additionally, this affects the program counter, when TBI is 1, caused by:

- A branch or procedure return within EL2.
- An exception taken to EL2.
- An exception return to EL2.

In these cases bits [63:56] of the address are set to 0 before it is stored in the PC.

Bit [19]

Reserved, RES0.

PS, bits [18:16]

Physical Address Size.

000  32 bits, 4GB.
001  36 bits, 64GB.
010  40 bits, 1TB.
011  42 bits, 4TB.
100  44 bits, 16TB.
101  48 bits, 256TB.

Other values are reserved.

The reserved values behave in the same way as the 101 encoding, but software must not rely on this property as the behavior of the RESERVED values might change in a future revision of the architecture.

TG0, bits [15:14]

Granule size for the TTBR0_EL2.

00  4KB
01  64KB
10  16KB

Other values are reserved.

If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.

It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.

SH0, bits [13:12]

Shareability attribute for memory associated with translation table walks using TTBR0_EL2.

00  Non-shareable
10  Outer Shareable
11  Inner Shareable
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

**ORGN0, bits [11:10]**
- 00: Normal memory, Outer Non-cacheable
- 01: Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
- 10: Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
- 11: Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

**IRGN0, bits [9:8]**
- 00: Normal memory, Inner Non-cacheable
- 01: Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
- 10: Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
- 11: Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

**Bits [7:6]**
- Reserved, RES0.

**T0SZ, bits [5:0]**
The size offset of the memory region addressed by TTBR0_EL2. The region size is $2^{(64-T0SZ)}$ bytes.
The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.

### Accessing the TCR_EL2:

To access the TCR_EL2:

- MRS <Xt>, TCR_EL2 ; Read TCR_EL2 into Xt
- MSR TCR_EL2, <Xt> ; Write Xt to TCR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0010</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.86  TCR_EL3, Translation Control Register (EL3)

The TCR_EL3 characteristics are:

Purpose

Controls translation table walks required for the stage 1 translation of memory accesses from EL3, and holds cacheability and shareability information for the accesses.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the bits in TCR_EL3 are permitted to be cached in a TLB.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TCR_EL3 is a 32-bit register.

Field descriptions

The TCR_EL3 bit assignments are:

```
  | 31 | 30 | 24 23 22 21 20 19 18 | 16 15 14 13 12 11 10 9 8 7 6 5 0 |
  | RES0 | PS | TG0 | SH0 | T0SZ |
  | RES1 | RES1 | RES0 | TBI | RES0 |
  | RES0 | IRGN0 | ORGN0 |
```

Bit [31]

Reserved, RES1.

Bits [30:24]

Reserved, RES0.

Bit [23]

Reserved, RES1.

Bits [22:21]

Reserved, RES0.
TBI, bit [20]

Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL3 region, or ignored and used for tagged addresses.

0 Top Byte used in the address calculation.
1 Top Byte ignored in the address calculation.

This affects addresses generated in EL3 using AArch64 where the address would be translated by tables pointed to by TTBR0_EL3. It has an effect whether the EL3 translation regime is enabled or not.

Additionally, this affects changes to the program counter, when TBI is 1, caused by:

• A branch or procedure return within EL3.
• A exception taken to EL3.
• An exception return to EL3.

In these cases bits [63:56] of the address are set to 0 before it is stored in the PC.

Bit [19]

Reserved, RES0.

PS, bits [18:16]

Physical Address Size.

000 32 bits, 4GB.
001 36 bits, 64GB.
010 40 bits, 1TB.
011 42 bits, 4TB.
100 44 bits, 16TB.
101 48 bits, 256TB.

Other values are reserved.

The reserved values behave in the same way as the 101 encoding, but software must not rely on this property as the behavior of the RESERVED values might change in a future revision of the architecture.

TG0, bits [15:14]

Granule size for the TTBR0_EL3.

00 4KB
01 64KB
10 16KB

Other values are reserved.

If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.

It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.

SH0, bits [13:12]

Shareability attribute for memory associated with translation table walks using TTBR0_EL3.

00 Non-shareable
10 Outer Shareable
11 Inner Shareable
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONstrained UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

**ORGN0, bits [11:10]**
- Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL3.
  - 00: Normal memory, Outer Non-cacheable
  - 01: Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
  - 10: Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
  - 11: Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

**IRGN0, bits [9:8]**
- Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL3.
  - 00: Normal memory, Inner Non-cacheable
  - 01: Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
  - 10: Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
  - 11: Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

**Bits [7:6]**
- Reserved, RES0.

**T0SZ, bits [5:0]**
- The size offset of the memory region addressed by TTBR0_EL3. The region size is $2^{(64-T0SZ)}$ bytes.
- The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.

**Accessing the TCR_EL3:**
To access the TCR_EL3:

- MRS <Xt>, TCR_EL3 ; Read TCR_EL3 into Xt
- MSR TCR_EL3, <Xt> ; Write Xt to TCR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0000</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.87 TPIDR_EL0, EL0 Read/Write Software Thread ID Register

The TPIDR_EL0 characteristics are:

Purpose

Provides a location where software executing at EL0 can store thread identifying information, for
OS management purposes.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register TPIDR_EL0[31:0] is architecturally mapped to AArch32 System register
TPIDRURW.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TPIDR_EL0 is a 64-bit register.

Field descriptions

The TPIDR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thread ID</td>
</tr>
</tbody>
</table>

Accessing the TPIDR_EL0:

To access the TPIDR_EL0:

MRS <Xt>, TPIDR_EL0 ; Read TPIDR_EL0 into Xt
MSR TPIDR_EL0, <Xt> ; Write Xt to TPIDR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1101</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.88 TPIDR_EL1, EL1 Software Thread ID Register

The TPIDR_EL1 characteristics are:

**Purpose**

Provides a location where software executing at EL1 can store thread identifying information, for OS management purposes.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register TPIDR_EL1[31:0] is architecturally mapped to AArch32 System register TPIDRPRW.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

TPIDR_EL1 is a 64-bit register.

**Field descriptions**

The TPIDR_EL1 bit assignments are:

**Bits [63:0]**

Thread ID. Thread identifying information stored by software running at this Exception level.

**Accessing the TPIDR_EL1:**

To access the TPIDR_EL1:

MRS <Xt>, TPIDR_EL1 ; Read TPIDR_EL1 into Xt
MSR TPIDR_EL1, <Xt> ; Write Xt to TPIDR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>100</td>
</tr>
</tbody>
</table>
### TPIDR_EL2, EL2 Software Thread ID Register

The TPIDR_EL2 characteristics are:

**Purpose**

Provides a location where software executing at EL2 can store thread identifying information, for OS management purposes.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register TPIDR_EL2[31:0] is architecturally mapped to AArch32 System register HTPIDR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

TPIDR_EL2 is a 64-bit register.

**Field descriptions**

The TPIDR_EL2 bit assignments are:

```
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9  8  7  6  5  4  3  2  1  0

```

**Bits [63:0]**

Thread ID. Thread identifying information stored by software running at this Exception level.

**Accessing the TPIDR_EL2:**

To access the TPIDR_EL2:

- MRS <Xt>, TPIDR_EL2; Read TPIDR_EL2 into Xt
- MSR TPIDR_EL2, <Xt>; Write Xt to TPIDR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1101</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.90 TPIDR_EL3, EL3 Software Thread ID Register

The TPIDR_EL3 characteristics are:

**Purpose**

Provides a location where software executing at EL3 can store thread identifying information, for OS management purposes.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

TPIDR_EL3 is a 64-bit register.

**Field descriptions**

The TPIDR_EL3 bit assignments are:

![Thread ID Diagram]

**Bits [63:0]**

Thread ID. Thread identifying information stored by software running at this Exception level.

**Accessing the TPIDR_EL3:**

To access the TPIDR_EL3:

MRS <Xt>, TPIDR_EL3 ; Read TPIDR_EL3 into Xt
MSR TPIDR_EL3, <Xt> ; Write Xt to TPIDR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>1101</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.2.91   TPIDRRO_EL0, EL0 Read-Only Software Thread ID Register

The TPIDRRO_EL0 characteristics are:

Purpose

Provides a location where software executing at EL1 or higher can store thread identifying information that is visible to software executing at EL0, for OS management purposes.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register TPIDRRO_EL0[31:0] is architecturally mapped to AArch32 System register TPIDRRO.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TPIDRRO_EL0 is a 64-bit register.

Field descriptions

The TPIDRRO_EL0 bit assignments are:

```
63 62 61 60 ...
    Thread ID
```

Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

Accessing the TPIDRRO_EL0:

To access the TPIDRRO_EL0:

MRS <Xt>, TPIDRRO_EL0 ; Read TPIDRRO_EL0 into Xt
MSR TPIDRRO_EL0, <Xt> ; Write Xt to TPIDRRO_EL0

Register access is encoded as follows:

```
  op0  op1  CRn  CRm  op2
  11   011  1101  0000  011
```
D7.2.92 TTBR0_EL1, Translation Table Base Register 0 (EL1)

The TTBR0_EL1 characteristics are:

Purpose

Holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses at EL0 and EL1.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the fields in this register are permitted to be cached in a TLB.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

Configurations

AArch64 System register TTBR0_EL1 is architecturally mapped to AArch32 System register TTBR0.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TTBR0_EL1 is a 64-bit register.

Field descriptions

The TTBR0_EL1 bit assignments are:

```
   63  48  47
   ASID BADDR
```

ASID, bits [63:48]

An ASID for the translation table base address. The TCR_EL1.A1 field selects either TTBR0_EL1.ASID or TTBR1_EL1.ASID.

If the implementation has only 8 bits of ASID, then the upper 8 bits of this field are RES0.

BADDR, bits [47:0]

Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if they are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

- Bits [x-1:0] are treated as if all the bits are zero. The value read back from those bits is either the value written or zero.
The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

The AArch64 Virtual Memory System Architecture chapter describes how \( x \) is calculated based on the value of \( \text{TCR\_EL1.\text{T0SZ}} \), the stage of translation, and the translation granule size.

**Accessing the TTBR0\_EL1:**

To access the TTBR0\_EL1:

MRS <Xt>, TTBR0\_EL1 ; Read TTBR0\_EL1 into Xt
MSR TTBR0\_EL1, <Xt> ; Write Xt to TTBR0\_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.93 TTBR0_EL2, Translation Table Base Register 0 (EL2)

The TTBR0_EL2 characteristics are:

Purpose

Holds the base address of the translation table for the stage 1 translation of memory accesses from EL2.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the fields in this register are permitted to be cached in a TLB.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

AArch64 System register TTBR0_EL2 is architecturally mapped to AArch32 System register HTTBR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TTBR0_EL2 is a 64-bit register.

Field descriptions

The TTBR0_EL2 bit assignments are:

Bits [63:48]

Reserved, RES0.

BADDR, bits [47:0]

Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if they are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be on of the following:

- Bits [x-1:0] are treated as if all the bits are zero. The value read back from those bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of TCR_EL2.T0SZ, the stage of translation, and the translation granule size.
Accessing the TTBR0_EL2:

To access the TTBR0_EL2:

MRS <Xt>, TTBR0_EL2 ; Read TTBR0_EL2 into Xt
MSR TTBR0_EL2, <Xt> ; Write Xt to TTBR0_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0010</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.94 TTBR0_EL3, Translation Table Base Register 0 (EL3)

The TTBR0_EL3 characteristics are:

**Purpose**
Holds the base address of the translation table for the stage 1 translation of memory accesses from EL3.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the fields in this register are permitted to be cached in a TLB.

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
TTBR0_EL3 is a 64-bit register.

**Field descriptions**
The TTBR0_EL3 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:48]</th>
<th>RES0</th>
<th>BADDR</th>
</tr>
</thead>
</table>

Reserved, RES0.

**BADDR, bits [47:0]**
Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if they are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be on of the following:

- Bits [x-1:0] are treated as if all the bits are zero. The value read back from those bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of TCR_EL3.T0SZ, the stage of translation, and the translation granule size.

**Accessing the TTBR0_EL3:**
To access the TTBR0_EL3:

MRS <Xt>, TTBR0_EL3 ; Read TTBR0_EL3 into Xt
MSR TTBR0_EL3, <Xt> ; Write Xt to TTBR0_EL3
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0010</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.95 TTBR1_EL1, Translation Table Base Register 1 (EL1)

The TTBR1_EL1 characteristics are:

**Purpose**

Holds the base address of translation table 1, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses at EL0 and EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the fields in this register are permitted to be cached in a TLB.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch64 System register TTBR1_EL1 is architecturally mapped to AArch32 System register TTBR1.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

TTBR1_EL1 is a 64-bit register.

**Field descriptions**

The TTBR1_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASID</td>
<td>BADDR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ASID, bits [63:48]**

An ASID for the translation table base address. The TCR_EL1.A1 field selects either TTBR0_EL1.ASID or TTBR1_EL1.ASID.

If the implementation has only 8 bits of ASID, then the upper 8 bits of this field are RES0.

**BADDR, bits [47:0]**

Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if they are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be on of the following:

- Bits [x-1:0] are treated as if all the bits are zero. The value read back from those bits is either the value written or zero.
The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

The AArch64 Virtual Memory System Architecture chapter describes how \( x \) is calculated based on the value of \( \text{T1SZ} \), the stage of translation, and the translation granule size.

**Accessing the TTBR1_EL1:**

To access the TTBR1_EL1:

```assembly
MRS <Xt>, TTBR1_EL1 ; Read TTBR1_EL1 into Xt
MSR TTBR1_EL1, <Xt> ; Write Xt to TTBR1_EL1
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.2.96 VBAR_EL1, Vector Base Address Register (EL1)

The VBAR_EL1 characteristics are:

**Purpose**

Holds the vector base address for any exception that is taken to EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register VBAR_EL1[31:0] is architecturally mapped to AArch32 System register VBAR.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VBAR_EL1 is a 64-bit register.

**Field descriptions**

The VBAR_EL1 bit assignments are:

- **Bits [63:11]**
  
  Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.
  
  If tagged addresses are being used, bits [55:48] of VBAR_EL1 must be the same or else the use of the vector address will result in a recursive exception.
  
  If tagged addresses are not being used, bits [63:48] of VBAR_EL1 must be the same or else the use of the vector address will result in a recursive exception.

- **Bits [10:0]**
  
  Reserved, RES0.

**Accessing the VBAR_EL1:**

To access the VBAR_EL1:

MRS <Xt>, VBAR_EL1 ; Read VBAR_EL1 into Xt
MSR VBAR_EL1, <Xt> ; Write Xt to VBAR_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
**D7.2.97  VBAR_EL2, Vector Base Address Register (EL2)**

The VBAR_EL2 characteristics are:

**Purpose**

Holds the vector base address for any exception that is taken to EL2.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traps and Enables</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register VBAR_EL2[31:0] is architecturally mapped to AArch32 System register HVBAR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VBAR_EL2 is a 64-bit register.

**Field descriptions**

The VBAR_EL2 bit assignments are:

![Vector Base Address Diagram]

**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If tagged addresses are being used, bits [55:48] of VBAR_EL2 must be 0 or else the use of the vector address will result in a recursive exception.

If tagged addresses are not being used, bits [63:48] of VBAR_EL2 must be 0 or else the use of the vector address will result in a recursive exception.

**Bits [10:0]**

Reserved, RES0.

**Accessing the VBAR_EL2:**

To access the VBAR_EL2:

MRS <Xt>, VBAR_EL2 ; Read VBAR_EL2 into Xt
MSR VBAR_EL2, <Xt> ; Write Xt to VBAR_EL2
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.98  **VBAR_EL3, Vector Base Address Register (EL3)**

The VBAR_EL3 characteristics are:

**Purpose**

Holds the vector base address for any exception that is taken to EL3.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VBAR_EL3 is a 64-bit register.

**Field descriptions**

The VBAR_EL3 bit assignments are:

**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If tagged addresses are being used, bits [55:48] of VBAR_EL3 must be 0 or else the use of the vector address will result in a recursive exception.

If tagged addresses are not being used, bits [63:48] of VBAR_EL3 must be 0 or else the use of the vector address will result in a recursive exception.

**Bits [10:0]**

Reserved, RES0.

**Accessing the VBAR_EL3:**

To access the VBAR_EL3:

MRS <Xt>, VBAR_EL3 ; Read VBAR_EL3 into Xt
MSR VBAR_EL3, <Xt> ; Write Xt to VBAR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>1100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.2.99  VMPIDR_EL2, Virtualization Multiprocessor ID Register

The VMPIDR_EL2 characteristics are:

**Purpose**

Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register VMPIDR_EL2[31:0] is architecturally mapped to AArch32 System register VMPIDR.

If EL2 is not implemented, reads of this register return the value of the MPIDR_EL1, and writes to the register are ignored.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VMPIDR_EL2 is a 64-bit register.

**Field descriptions**

The VMPIDR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>40</th>
<th>39</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>Aff3</td>
<td>U</td>
<td>RES0</td>
<td>Aff2</td>
<td>Aff1</td>
<td>Aff0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:40]**

Reserved, RES0.

**Aff3, bits [39:32]**

Affinity level 3. Highest level affinity field.

**Bit [31]**

Reserved, RES1.

**U, bit [30]**

Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:

<table>
<thead>
<tr>
<th></th>
<th>Processor is part of a multiprocessor system.</th>
<th>Processor is part of a uniprocessor system.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bits [29:25]

Reserved, RES0.

MT, bit [24]

Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:

- 0: Performance of PEs at the lowest affinity level is largely independent.
- 1: Performance of PEs at the lowest affinity level is very interdependent.

Aff2, bits [23:16]

Affinity level 2. Second highest level affinity field.

Aff1, bits [15:8]

Affinity level 1. Third highest level affinity field.

Aff0, bits [7:0]

Affinity level 0. Lowest level affinity field.

Accessing the VMPIDR_EL2:

To access the VMPIDR_EL2:

\[
\begin{align*}
\text{MRS} & \ <Xt>, \ \text{VMPIDR_EL2} ; \ \text{Read VMPIDR_EL2 into Xt} \\
\text{MSR} & \ \text{VMPIDR_EL2}, \ <Xt> ; \ \text{Write Xt to VMPIDR_EL2}
\end{align*}
\]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0000</td>
<td>0000</td>
<td>101</td>
</tr>
</tbody>
</table>
### VPIDR_EL2, Virtualization Processor ID Register

The VPIDR_EL2 characteristics are:

**Purpose**

Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register VPIDR_EL2 is architecturally mapped to AArch32 System register VPIDR.

If EL2 is not implemented, reads of this register return the value of the MIDR_EL1, and writes to the register are ignored.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VPIDR_EL2 is a 32-bit register.

**Field descriptions**

The VPIDR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Implementer</th>
<th>Variant</th>
<th>PartNum</th>
<th>Revision</th>
</tr>
</thead>
</table>

**Implementer, bits [31:24]**

The Implementer code. This field must hold an implementer code that has been assigned by ARM. Assigned codes include the following:

<table>
<thead>
<tr>
<th>Hex representation</th>
<th>ASCII representation</th>
<th>Implementer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x41</td>
<td>A</td>
<td>ARM Limited</td>
</tr>
<tr>
<td>0x42</td>
<td>B</td>
<td>Broadcom Corporation</td>
</tr>
<tr>
<td>0x43</td>
<td>C</td>
<td>Cavium Inc.</td>
</tr>
<tr>
<td>0x44</td>
<td>D</td>
<td>Digital Equipment Corporation</td>
</tr>
<tr>
<td>0x49</td>
<td>I</td>
<td>Infineon Technologies AG</td>
</tr>
<tr>
<td>0x40</td>
<td>M</td>
<td>Motorola or Freescale Semiconductor Inc.</td>
</tr>
</tbody>
</table>
Variant, bits [23:20]
An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.

Architecture, bits [19:16]
The permitted values of this field are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td>ARMv4</td>
</tr>
<tr>
<td>0010</td>
<td>ARMv4T</td>
</tr>
<tr>
<td>0011</td>
<td>ARMv5 (obsolete)</td>
</tr>
<tr>
<td>0100</td>
<td>ARMv5T</td>
</tr>
<tr>
<td>0101</td>
<td>ARMv5TE</td>
</tr>
<tr>
<td>0110</td>
<td>ARMv5TEJ</td>
</tr>
<tr>
<td>0111</td>
<td>ARMv6</td>
</tr>
<tr>
<td>1111</td>
<td>ARMv6</td>
</tr>
</tbody>
</table>

Architectural features are individually identified in the ID_* registers, see Identification registers, functional group on page G4-4194.

All other values are reserved.

PartNum, bits [15:4]
An IMPLEMENTATION DEFINED primary part number for the device.
On processors implemented by ARM, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.

Revision, bits [3:0]
An IMPLEMENTATION DEFINED revision number for the device.

Accessing the VPIDR_EL2:
To access the VPIDR_EL2:

MRS <Xt>, VPIDR_EL2 ; Read VPIDR_EL2 into Xt
MSR VPIDR_EL2, <Xt> ; Write Xt to VPIDR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>

ARM can assign codes that are not published in this manual. All values not assigned by ARM are reserved and must not be used.
D7.2.101 VTCR_EL2, Virtualization Translation Control Register

The VTCR_EL2 characteristics are:

**Purpose**
Controls the translation table walks required for the stage 2 translation of memory accesses from Non-secure EL0 and EL1, and holds cacheability and shareability information for the accesses.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the bits in VTCR_EL2 are permitted to be cached in a TLB.

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register VTCR_EL2 is architecturally mapped to AArch32 System register VTCR.
If EL2 is not implemented, this register is RES0 from EL3.
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
VTCR_EL2 is a 32-bit register.

**Field descriptions**
The VTCR_EL2 bit assignments are:

```
31 30 19 18 16 15 14 13 12 11 10 9 8 7 6 5 0
| RES0 | PS | TG0 | SH0 | SL0 | TOSZ |
```

**Bit [31]**
Reserved, RES1.

**Bits [30:19]**
Reserved, RES0.

**PS, bits [18:16]**
Physical Address Size.

| 000 | 32 bits, 4GB. |
| 001 | 36 bits, 64GB. |
| 010 | 40 bits, 1TB. |
| 011 | 42 bits, 4TB. |
| 100 | 44 bits, 16TB. |
101 48 bits, 256TB.
Other values are reserved.
The reserved values behave in the same way as the 101 encoding, but software must not rely on this property as the behavior of the RESERVED values might change in a future revision of the architecture.

TG0, bits [15:14]
Granule size for the VTTBR_EL2.
00 4KB
01 64KB
10 16KB
Other values are reserved.
If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.
It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.

SH0, bits [13:12]
Shareability attribute for memory associated with translation table walks using VTTBR_EL2.
00 Non-shareable
10 Outer Shareable
11 Inner Shareable
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

ORGN0, bits [11:10]
Outer cacheability attribute for memory associated with translation table walks using VTTBR_EL2.
00 Normal memory, Outer Non-cacheable
01 Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

IRGN0, bits [9:8]
Inner cacheability attribute for memory associated with translation table walks using VTTBR_EL2.
00 Normal memory, Inner Non-cacheable
01 Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

SL0, bits [7:6]
Starting level of the VTCR_EL2 addressed region. The meaning of this field depends on the value of VTCR_EL2.TG0 (the granule size).
00 If TG0 is 00 (4KB granule), start at level 2. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 3.
01 If TG0 is 00 (4KB granule), start at level 1. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 2.
10 If TG0 is 00 (4KB granule), start at level 0. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 1.
All other values are reserved. If this field is programmed to a reserved value, or to a value that is not consistent with the programming of T0SZ, then a stage 2 level 0 Translation fault is generated.

T0SZ, bits [5:0]
The size offset of the memory region addressed by VTTBR_EL2. The region size is 2(64-T0SZ) bytes.
The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.
If this field is programmed to a value that is not consistent with the programming of SL0 then a stage 2 level 0 Translation fault is generated.

Accessing the VTCR_EL2:
To access the VTCR_EL2:
MRS <Xt>, VTCR_EL2 ; Read VTCR_EL2 into Xt
MSR VTCR_EL2, <Xt> ; Write Xt to VTCR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
**D7.2.102 VTTBR_EL2, Virtualization Translation Table Base Register**

The VTTBR_EL2 characteristics are:

**Purpose**

Holds the base address of the translation table for the stage 2 translation of memory accesses from Non-secure EL0 and EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any of the fields in this register are permitted to be cached in a TLB.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register VTTBR_EL2 is architecturally mapped to AArch32 System register VTTBR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VTTBR_EL2 is a 64-bit register.

**Field descriptions**

The VTTBR_EL2 bit assignments are:

Bits [63:56]

Reserved, RES0.

VMID, bits [55:48]

The VMID for the translation table.

BADDR, bits [47:0]

Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if they are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be on of the following:

- Bits [x-1:0] are treated as if all the bits are zero. The value read back from those bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of VTCR_EL2.T0SZ, the stage of translation, and the translation granule size.
Accessing the VTTBR_EL2:

To access the VTTBR_EL2:

MRS <Xt>, VTTBR_EL2 ; Read VTTBR_EL2 into Xt
MSR VTTBR_EL2, <Xt> ; Write Xt to VTTBR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0010</td>
<td>0001</td>
<td>00</td>
</tr>
</tbody>
</table>
D7.3  Debug registers

This section lists the Debug System registers in AArch64 state, in alphabetic order:

- The principal encoding space for debug registers is \( \text{Op0} = \text{0b10}, \text{Op1} = \{0, 3, 4\} \). Instructions for accessing debug System registers on page C5-280 summarizes the registers in this encoding space and lists them in order of their encodings.

- In addition, the following registers in the \( \text{Op0} = \text{0b11} \) encoding space are classified as Debug registers:
  - DLR_EL0.
  - DSPSR_EL0.
  - MDCR_EL2.
  - MDCR_EL3.
  - SDER32_EL3.
D7.3.1 DBGAUTHSTATUS_EL1, Debug Authentication Status register

The DBGAUTHSTATUS_EL1 characteristics are:

Purpose

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for debug.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

Configurations

AArch64 System register DBGAUTHSTATUS_EL1 is architecturally mapped to AArch32 System register DBGAUTHSTATUS.

AArch64 System register DBGAUTHSTATUS_EL1 is architecturally mapped to External register DBGAUTHSTATUS_EL1.

Attributes

DBGAUTHSTATUS_EL1 is a 32-bit register.

Field descriptions

The DBGAUTHSTATUS_EL1 bit assignments are:

31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0

RES0 | SNID | SID | NSID |

NSNID

Bits [31:8]

Reserved, RES0.

SNID, bits [7:6]

Secure non-invasive debug. Possible values of this field are:

00 Not implemented. EL3 is not implemented and the implemented Security state is Non-secure state.

10 Implemented and disabled. ExternalSecureNoninvasiveDebugEnabled() == FALSE.

11 Implemented and enabled. ExternalSecureNoninvasiveDebugEnabled() == TRUE.

Other values are reserved.
SID, bits [5:4]
Secure invasive debug. Possible values of this field are:

00  Not implemented. EL3 is not implemented and the implemented Security state is Non-secure state.
10  Implemented and disabled. ExternalSecureInvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalSecureInvasiveDebugEnabled() == TRUE.
Other values are reserved.

NSNID, bits [3:2]
Non-secure non-invasive debug. Possible values of this field are:

00  Not implemented. EL3 is not implemented and the implemented Security state is Secure state.
10  Implemented and disabled. ExternalNoninvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalNoninvasiveDebugEnabled() == TRUE.
Other values are reserved.

NSID, bits [1:0]
Non-secure invasive debug. Possible values of this field are:

00  Not implemented. EL3 is not implemented and the implemented Security state is Secure state.
10  Implemented and disabled. ExternalInvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalInvasiveDebugEnabled() == TRUE.
Other values are reserved.

**Accessing the DBGAUTHSTATUS_EL1:**

To access the DBGAUTHSTATUS_EL1:

`MRS <Xt>, DBGAUTHSTATUS_EL1 ; Read DBGAUTHSTATUS_EL1 into Xt`

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0111</td>
<td>1110</td>
<td>110</td>
</tr>
</tbody>
</table>
D7.3.2  DBGBCR<n>_EL1, Debug Breakpoint Control Registers, n = 0 - 15

The DBGBCR<n>_EL1 characteristics are:

**Purpose**
Holds control information for a breakpoint. Forms breakpoint n together with value register DBGBVR<n>_EL1.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 and *Software Access debug event* on page H3-4903. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, OSLSR_EL1.OSLK==0, and halting is allowed, EL1, EL2, and EL3 accesses to this register generate a Software Access Debug event.

**Configurations**
AArch64 System register DBGBCR<n>_EL1 is architecturally mapped to AArch32 System register DBGBCR<n>.

AArch64 System register DBGBCR<n>_EL1 is architecturally mapped to External register DBGBCR<n>_EL1.

If breakpoint n is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**
DBGBCR<n>_EL1 is a 32-bit register.

**Field descriptions**
The DBGBCR<n>_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15 14 13 12</th>
<th>9 8</th>
<th>5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>BT</td>
<td>LBN</td>
<td>SSC</td>
<td>RES0</td>
<td>BAS</td>
</tr>
</tbody>
</table>

**Bits [31:24]**
Reserved, RES0.

**BT, bits [23:20]**
Breakpoint Type. Possible values are:

- `0000` Unlinked instruction address match.
0001 Linked instruction address match.
0010 Unlinked context ID match.
0011 Linked context ID match
1000 Unlinked VMID match.
1001 Linked VMID match.
1010 Unlinked VMID and context ID match.
1011 Linked VMID and context ID match.

The field breaks down as follows:

- **BT[3:1]: Base type.**
  - 00 Match address. DBGBVR<n>_EL1 is the address of an instruction.
  - 01 Match context ID. DBGBVR<n>_EL1.ContextID is a context ID.
  - 10 Match VMID. DBGBVR<n>_EL1.VMID is a VMID.
  - 11 Match VMID and context ID. DBGBVR<n>_EL1.ContextID is a context ID, and DBGBVR<n>_EL1.VMID is a VMID.

- **BT[0]: Enable linking.**
  All other values are reserved. Constraints on breakpoint programming mean other values are reserved under some conditions. For more information, including the effect of programming this field to a reserved value, see Reserved DBGBCR<n>_EL1.BT values on page D2-1652.

This field resets to a value that is architecturally UNKNOWN.

**LBN, bits [19:16]**

Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.

For all other breakpoint types this field is ignored and reads of the register return an UNKNOWN value.

This field is ignored when the value of DBGBCR<n>_EL1.E is 0.

This field resets to a value that is architecturally UNKNOWN.

**SSC, bits [15:14]**

Security state control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the HMC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information, including the effect of programming the fields to a reserved set of values, see Reserved DBGBCR<n>_EL1.{SSC, HMC, PMC} values on page D2-1652.

This field resets to a value that is architecturally UNKNOWN.

**HMC, bit [13]**

Higher mode control. Determines the debug perspective for deciding when a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the SSC, bits [15:14] description.

This field resets to a value that is architecturally UNKNOWN.

**Bits [12:9]**

Reserved, RES0.

**BAS, bits [8:5]**

Byte address select. Defines which half-words an address-matching breakpoint matches, regardless of the instruction set and Execution state. In an AArch64-only implementation, this field is reserved, RES1.

The permitted values depend on the breakpoint type.
For Address match breakpoints, the permitted values are:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Match instruction at</th>
<th>Constraint for debuggers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0011</td>
<td>DBGBVR&lt;(n) &gt; EL1</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>1100</td>
<td>DBGBVR&lt;(n) &gt; EL1+2</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>1111</td>
<td>DBGBVR&lt;(n) &gt; EL1</td>
<td>Use for A64 and A32 instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved. For more information, see [Reserved DBGBCR<\(n\) > EL1.BAS values on page D2-1653](#).

For more information on using the BAS field in address match breakpoints, see [Using the BAS field in Address Match breakpoints on page G2-3949](#).

For Context matching breakpoints, this field is RES1 and ignored.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**Bits [4:3]**

Reserved, RES0.

**PMC, bits [2:1]**

Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint \(n\) is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the \{HMC, SSC, PMC\} fields. For more information see the DBGBCR<\(n\) > EL1.SSC description.

This field resets to a value that is architecturally UNKNOWN.

**E, bit [0]**

Enable breakpoint DBGBVR<\(n\) > EL1. Possible values are:

0  Breakpoint disabled.
1  Breakpoint enabled.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGBCR<\(n\) > EL1:**

To access the DBGBCR<\(n\) > EL1:

MRS <Xt>, DBGBCR<\(n\) > EL1 ; Read DBGBCR<\(n\) > EL1 into Xt, where \(n\) is in the range 0 to 15

MSR DBGBCR<\(n\) > EL1, <Xt> ; Write Xt to DBGBCR<\(n\) > EL1, where \(n\) is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>n&lt;3:0&gt;</td>
<td>101</td>
</tr>
</tbody>
</table>
D7.3.3   DBGBVR<n>_EL1, Debug Breakpoint Value Registers, n = 0 - 15

The DBGBVR<n>_EL1 characteristics are:

**Purpose**

Holds a virtual address, or a VMID and/or a context ID, for use in breakpoint matching. Forms breakpoint n together with control register DBGBCR<n>_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 and *Software Access debug event* on page H3-4903. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, OSLSR_EL1.OSLK==0, and halting is allowed, EL1, EL2, and EL3 accesses to this register generate a Software Access Debug event.

**Configurations**

AArch64 System register DBGBVR<n>_EL1[31:0] is architecturally mapped to AArch32 System register DBGBVR<n>.

If the breakpoint is context-aware and EL2 is implemented then AArch64 System register DBGBVR<n>_EL1[63:32] is architecturally mapped to AArch32 System register DBGBXVR<n>. Otherwise there is no System register access to DBGBVR<n>_EL1[63:32] from AArch32 state.

AArch64 System register DBGBVR<n>_EL1 is architecturally mapped to External register DBGBVR<n>_EL1.

If breakpoint n is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

How this register is interpreted depends on the value of DBGBCR<n>_EL1.BT.

- When DBGBCR<n>_EL1.BT is 0b000x, this register holds a virtual address.
- When DBGBCR<n>_EL1.BT is 0b001x, this register holds a Context ID.
- When DBGBCR<n>_EL1.BT is 0b100x, this register holds a VMID.
- When DBGBCR<n>_EL1.BT is 0b101x, this register holds a VMID and a Context ID.

For other values of DBGBCR<n>_EL1.BT, this register is RES0.

**Field descriptions**

The DBGBVR<n>_EL1 bit assignments are:
When DBGBCRₙ_EL1.BT==0b000x:

**RESS, bits [63:49]**

Reserved, Sign extended. Software must treat this field as RES0 if bit[48] is 0 or RES0, and as RES1 if bit[48] is 1.

Hardware always ignores the value of these bits and it is IMPLEMENTATION DEFINED whether:

- The bits are hardwired to a copy of bit [48], meaning writes to these bits are ignored, and reads to the bits always return the hardwired value.
- The value in those bits can be written, and reads will return the last value written. The value held in those bits is ignored by hardware.

This field resets to a value that is architecturally UNKNOWN.

**VA, bits [48:2]**

Bits[48:2] of the address value for comparison.

This field resets to a value that is architecturally UNKNOWN.

**Bits [1:0]**

Reserved, RES0.

When DBGBCRₙ_EL1.BT==0b001x:

**Bits [63:32]**

Reserved, RES0.

**ContextID, bits [31:0]**

Context ID value for comparison.

This field resets to a value that is architecturally UNKNOWN.

When DBGBCRₙ_EL1.BT==0b100x and EL2 implemented:

**Bits [63:40]**

Reserved, RES0.

**VMID, bits [39:32]**

VMID value for comparison.
This field resets to a value that is architecturally UNKNOWN.

**Bits [31:0]**

Reserved, RES0.

*When DBGBCR\(<n>_EL1.BT==0b101x and EL2 implemented:*

![Diagram of bit layout](image)

**Bits [63:40]**

Reserved, RES0.

**VMID, bits [39:32]**

VMID value for comparison.

This field resets to a value that is architecturally UNKNOWN.

**ContextID, bits [31:0]**

Context ID value for comparison.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGBVR<\(<n>_EL1:**

To access the DBGBVR<\(<n>_EL1:

MRS <Xt>, DBGBVR<\(<n>_EL1 ; Read DBGBVR<\(<n>_EL1 into Xt, where n is in the range 0 to 15

MSR DBGBVR<\(<n>_EL1, <Xt> ; Write Xt to DBGBVR<\(<n>_EL1, where n is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>(&lt;n&gt;3:0&gt;</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.3.4 DBGCLAIMCLR_EL1, Debug Claim Tag Clear register

The DBGCLAIMCLR_EL1 characteristics are:

**Purpose**

Used by software to read the values of the CLAIM tag bits, and to clear these bits to 0.

The architecture does not define any functionality for the CLAIM tag bits.

--- Note ---

CLAIM tags are typically used for communication between the debugger and target software.

---

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register DBGCLAIMCLR_EL1 is architecturally mapped to AArch32 System register DBGCLAIMCLR.

AArch64 System register DBGCLAIMCLR_EL1 is architecturally mapped to External register DBGCLAIMCLR_EL1.

An implementation must include 8 CLAIM tag bits.

This register is in the Cold reset domain. See the CLAIM field description for the effect of a Cold reset on the value returned by this register. This register is not affected by a Warm reset.

**Attributes**

DBGCLAIMCLR_EL1 is a 32-bit register.

**Field descriptions**

The DBGCLAIMCLR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RAZ/SBZ</td>
<td>CLAIM</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RAZ/SBZ. Software can rely on these bits reading as zero, and must use a should-be-zero policy on writes. Implementations must ignore writes.

**CLAIM, bits [7:0]**

Read or clear CLAIM tag bits. Reading this field returns the current value of the CLAIM tag bits.
Writing a 1 to one of these bits clears the corresponding CLAIM tag bit to 0. This is an indirect write to the CLAIM tag bits. A single write operation can clear multiple CLAIM tag bits to 0.

Writing 0 to one of these bits has no effect.

A cold reset clears the CLAIM tag bits to 0.

**Accessing the DBGCLAIMCLR_EL1:**

To access the DBGCLAIMCLR_EL1:

MRS <Xt>, DBGCLAIMCLR_EL1 ; Read DBGCLAIMCLR_EL1 into Xt
MSR DBGCLAIMCLR_EL1, <Xt> ; Write Xt to DBGCLAIMCLR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0111</td>
<td>1001</td>
<td>110</td>
</tr>
</tbody>
</table>
D7.3.5 DBGCLAIMSET_EL1, Debug Claim Tag Set register

The DBGCLAIMSET_EL1 characteristics are:

**Purpose**

Used by software to set the CLAIM tag bits to 1.

The architecture does not define any functionality for the CLAIM tag bits.

--- Note ---

CLAIM tags are typically used for communication between the debugger and target software.

---

Used in conjunction with the DBGCLAIMCLR_EL1 register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register DBGCLAIMSET_EL1 is architecturally mapped to AArch32 System register DBGCLAIMSET.

AArch64 System register DBGCLAIMSET_EL1 is architecturally mapped to External register DBGCLAIMSET_EL1.

An implementation must include 8 CLAIM tag bits.

**Attributes**

DBGCLAIMSET_EL1 is a 32-bit register.

**Field descriptions**

The DBGCLAIMSET_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 8-7</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ/SBZ</td>
<td>CLAIM</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RAZ/SBZ. Software can rely on these bits reading as zero, and must use a should-be-zero policy on writes. Implementations must ignore writes.

**CLAIM, bits [7:0]**

Set CLAIM tag bits. RAO.

Writing a 1 to one of these bits sets the corresponding CLAIM tag bit to 1. This is an indirect write to the CLAIM tag bits. A single write operation can set multiple CLAIM tag bits to 1.
Writing 0 to one of these bits has no effect.

A cold reset clears the CLAIM tag bits to 0.

**Accessing the DBGCLAIMSET_EL1:**

To access the DBGCLAIMSET_EL1:

```assembly
MRS <Xt>, DBGCLAIMSET_EL1 ; Read DBGCLAIMSET_EL1 into Xt
MSR DBGCLAIMSET_EL1, <Xt> ; Write Xt to DBGCLAIMSET_EL1
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>011</td>
<td>100</td>
<td>110</td>
</tr>
</tbody>
</table>
D7.3.6 DBGDTR_EL0, Debug Data Transfer Register, half-duplex

The DBGDTR_EL0 characteristics are:

**Purpose**

Transfers 64 bits of data between the PE and an external debugger. Can transfer both ways using only a single register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules, in Non-debug state:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, accesses to this register from EL0 are trapped to EL1.

**Note**

Read and write accesses to this register are not trapped in Debug state.

**Configurations**

There are no configuration notes.

**Attributes**

DBGDTR_EL0 is a 64-bit register.

**Field descriptions**

The DBGDTR_EL0 bit assignments are:

- **HighWord**, bits [63:32]
  - Writes to this register set DTRRX to the value in this field and do not change RXfull.
  - Reads from this register return the value of DTRTX and do not change TXfull.

- **LowWord**, bits [31:0]
  - Writes to this register set DTRTX to the value in this field and set TXfull to 1.
  - Reads from this register return the value of DTRRX and clear RXfull to 0.
Accessing the DBGDTR_EL0:

To access the DBGDTR_EL0:

MRS <Xt>, DBGDTR_EL0 ; Read DBGDTR_EL0 into Xt
MSR DBGDTR_EL0, <Xt> ; Write Xt to DBGDTR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>011</td>
<td>000</td>
<td>0100</td>
<td>000</td>
</tr>
</tbody>
</table>
### D7.3.7 DBGDTRRX_EL0, Debug Data Transfer Register, Receive

The DBGDTRRX_EL0 characteristics are:

**Purpose**

Transfers data from an external debugger to the PE. For example, it is used by a debugger transferring commands and data to a debug target. It is a component of the Debug Communications Channel.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules, in Non-debug state:

- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

**Note**

Read accesses to this register are not trapped in Debug state.

**Configurations**

AArch64 System register DBGDTRRX_EL0 is architecturally mapped to AArch32 System register DBGDTRRXint.

AArch64 System register DBGDTRRX_EL0 is architecturally mapped to External register DBGDTRRX_EL0.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGDTRRX_EL0 is a 32-bit register.

**Field descriptions**

The DBGDTRRX_EL0 bit assignments are:

```
+---------------------------------+------+
| Bits [31:0]                     | 0    |
|---------------------------------+------|
| Update DTRRX                   |      |
```

**Bits [31:0]**

Update DTRRX.

If RXfull is set to 1, then reads of this register return the last value written to DTRRX and clear RXfull to 0.
For the full behavior of the Debug Communications Channel, see Chapter H4 *The Debug Communication Channel and Instruction Transfer Register*.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGDTRRX_EL0:**

To access the DBGDTRRX_EL0:

MRS <Xt>, DBGDTRRX_EL0 ; Read DBGDTRRX_EL0 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>011</td>
<td>0000</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.3.8  DBGDTTRTX_EL0, Debug Data Transfer Register, Transmit

The DBGDTTRTX_EL0 characteristics are:

**Purpose**
Transfers data from the PE to an external debugger. For example, it is used by a debug target to transfer data to the debugger. It is a component of the Debug Communication Channel.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules, in Non-debug state:

- If MDCR_EL2.TDA==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, write accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, write accesses to this register from EL0 are trapped to EL1.

**Note**
Write accesses to this register are not trapped in Debug state.

**Configurations**
AArch64 System register DBGDTTRTX_EL0 is architecturally mapped to AArch32 System register DBGDTTRTXint.

AArch64 System register DBGDTTRTX_EL0 is architecturally mapped to External register DBGDTTRTX_EL0.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**
DBGDTTRTX_EL0 is a 32-bit register.

**Field descriptions**
The DBGDTTRTX_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Return DTRTX</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**
Return DTRTX.

If TXfull is set to 0, then writes of this register update the value in DTRTX and set TXfull to 1.

For the full behavior of the Debug Communications Channel, see *Chapter H4 The Debug Communication Channel and Instruction Transfer Register*. 
This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGDTRTX_EL0:**

To access the DBGDTRTX_EL0:

```
MSR DBGDTRTX_EL0, <Xt> ; Write Xt to DBGDTRTX_EL0
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>011</td>
<td>0000</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.3.9   DBGPRCR_EL1, Debug Power Control Register

The DBGPRCR_EL1 characteristics are:

**Purpose**

Controls behavior of the PE on powerdown request.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TDOSA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDOSA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register DBGPRCR_EL1 is architecturally mapped to AArch32 System register DBGPRCR.

Bit [0] of this register is mapped to EDPRCR.CORENPDRQ, bit [0] of the external view of this register.

The other bits in these registers are not mapped to each other.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGPRCR_EL1 is a 32-bit register.

**Field descriptions**

The DBGPRCR_EL1 bit assignments are:

```
   31  1  0
      RES0
      CORENPDRQ
```

**Bits [31:1]**

Reserved, RES0.

**CORENPDRQ, bit [0]**

Core no powerdown request. Requests emulation of powerdown. Possible values of this bit are:

- 0: If the system responds to a powerdown request, it powers down Core power domain.
- 1: If the system responds to a powerdown request, it does not powerdown the Core power domain, but instead emulates a powerdown of that domain.
 Writes to this bit are permitted regardless of the state of the IMPLEMENTATION DEFINED authentication interface. This means that a debugger can request Core no powerdown regardless of whether invasive debug is permitted. It is IMPLEMENTATION DEFINED whether this bit is reset to the value of EDPRCR.COREPURQ on exit from an IMPLEMENTATION DEFINED software-visible retention state.

**Accessing the DBGPRCR_EL1:**

To access the DBGPRCR_EL1:

MRS <Xt>, DBGPRCR_EL1 ; Read DBGPRCR_EL1 into Xt
MSR DBGPRCR_EL1, <Xt> ; Write Xt to DBGPRCR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>00</td>
<td>001</td>
<td>010</td>
<td>100</td>
</tr>
</tbody>
</table>

_ac10775_
### D7.3.10 DBGVCR32_EL2, Debug Vector Catch Register

The DBGVCR32_EL2 characteristics are:

**Purpose**

Allows access to the AArch32 register DBGVCR from AArch64 state only. Its value has no effect on execution in AArch64 state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL3.TDA==1, accesses to this register from EL2 are trapped to EL3.

**Configurations**

AArch64 System register DBGVCR32_EL2 is architecturally mapped to AArch32 System register DBGVCR.

If EL1 does not support AArch32, this register is UNDEFINED.

If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not RES0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

DBGVCR32_EL2 is a 32-bit register.

**Field descriptions**

The DBGVCR32_EL2 bit assignments are:

*When EL3 implemented and using AArch64:*

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>NSF</td>
</tr>
<tr>
<td>30</td>
<td>NSI</td>
</tr>
<tr>
<td>29</td>
<td>RES0</td>
</tr>
<tr>
<td>28</td>
<td>NSD</td>
</tr>
<tr>
<td>27</td>
<td>NSP</td>
</tr>
<tr>
<td>26</td>
<td>NSS</td>
</tr>
<tr>
<td>25</td>
<td>NSU</td>
</tr>
<tr>
<td>30-29</td>
<td>RES0</td>
</tr>
<tr>
<td>8-7</td>
<td>SI</td>
</tr>
<tr>
<td>5-4</td>
<td>SP</td>
</tr>
<tr>
<td>2-1</td>
<td>SS</td>
</tr>
<tr>
<td>0</td>
<td>SU</td>
</tr>
</tbody>
</table>

**NSF, bit [31]**

FIQ vector catch enable in Non-secure state.

The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

**NSI, bit [30]**

IRQ vector catch enable in Non-secure state.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

**Bit [29]**

Reserved, RES0.

**NSD, bit [28]**

Data Abort vector catch enable in Non-secure state.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

**NSP, bit [27]**

Prefetch Abort vector catch enable in Non-secure state.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally UNKNOWN.

**NSS, bit [26]**

Supervisor Call (SVC) vector catch enable in Non-secure state.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

**NSU, bit [25]**

Undefined Instruction vector catch enable in Non-secure state.
The exception vector offset is 0x04.
This field resets to a value that is architecturally UNKNOWN.

**Bits [24:8]**

Reserved, RES0.

**SF, bit [7]**

FIQ vector catch enable in Secure state.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

**SI, bit [6]**

IRQ vector catch enable in Secure state.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

**Bit [5]**

Reserved, RES0.

**SD, bit [4]**

Data Abort vector catch enable in Secure state.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

**SP, bit [3]**

Prefetch Abort vector catch enable in Secure state.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally UNKNOWN.

**SS, bit [2]**

Supervisor Call (SVC) vector catch enable in Secure state.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

**SU, bit [1]**

Undefined Instruction vector catch enable in Secure state.
The exception vector offset is 0x04.
This field resets to a value that is architecturally UNKNOWN.

**Bit [0]**

Reserved, RES0.

*When EL3 not implemented:*

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>F</td>
<td>I</td>
<td>D</td>
<td>P</td>
<td>S</td>
<td>U</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**F, bit [7]**

FIQ vector catch enable.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

**I, bit [6]**

IRQ vector catch enable.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

**Bit [5]**

Reserved, RES0.

**D, bit [4]**

Data Abort vector catch enable.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

**P, bit [3]**

Prefetch Abort vector catch enable.
The exception vector offset 0x0C.
This field resets to a value that is architecturally UNKNOWN.
S, bit [2]

Supervisor Call (SVC) vector catch enable.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

U, bit [1]

Undefined Instruction vector catch enable.
The exception vector offset is 0x04.
This field resets to a value that is architecturally UNKNOWN.

Bit [0]

Reserved, RES0.

Accessing the DBGVCR32_EL2:

To access the DBGVCR32_EL2:

MRS <Xt>, DBGVCR32_EL2 ; Read DBGVCR32_EL2 into Xt
MSR DBGVCR32_EL2, <Xt> ; Write Xt to DBGVCR32_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>100</td>
<td>0000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
### D7.3.11  DBGWCR\(<n>_EL1, Debug Watchpoint Control Registers, n = 0 - 15

The DBGWCR\(<n>_EL1 characteristics are:

**Purpose**

Holds control information for a watchpoint. Forms watchpoint \( n \) together with value register DBGWVR\(<n>_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* and *Software Access debug event on page H3-4903*. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSR.TDA==1, OSLSR_EL1.OSLK==0, and halting is allowed, EL1, EL2, and EL3 accesses to this register generate a Software Access Debug event.

**Configurations**

AArch64 System register DBGWCR\(<n>_EL1 is architecturally mapped to AArch32 System register DBGWCR\(<n>.

AArch64 System register DBGWCR\(<n>_EL1 is architecturally mapped to External register DBGWCR\(<n>_EL1.

If breakpoint \( n \) is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGWCR\(<n>_EL1 is a 32-bit register.

**Field descriptions**

The DBGWCR\(<n>_EL1 bit assignments are:

```
<table>
<thead>
<tr>
<th>31</th>
<th>29</th>
<th>28</th>
<th>24</th>
<th>23</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>MASK</td>
<td>RES0</td>
<td>LBN</td>
<td>SSC</td>
<td>BAS</td>
<td>LSC</td>
<td>PAC</td>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Bits [31:29]**

Reserved, RES0.

**MASK, bits [28:24]**

Address mask. Only objects up to 2GB can be watched using a single mask.

00000 No mask.
00001   Reserved.
00010   Reserved.

If programmed with a reserved value, a watchpoint must behave as if either:
  • MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGWCRn_EL1.
  • The watchpoint is disabled.

Software must not rely on this property because the behavior of reserved values might change in a future revision of the architecture.

Other values mask the corresponding number of address bits, from 0b00011 masking 3 address bits (0x00000007 mask for address) to 0b11111 masking 31 address bits (0x7FFFFFFF mask for address).

This field resets to a value that is architecturally UNKNOWN.

**Bits [23:21]**

Reserved, RES0.

**WT, bit [20]**

Watchpoint type. Possible values are:
0    Unlinked data address match.
1    Linked data address match.

This field resets to a value that is architecturally UNKNOWN.

**LBN, bits [19:16]**

Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.

This field resets to a value that is architecturally UNKNOWN.

**SSC, bits [15:14]**

Security state control. Determines the Security states under which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields, see *Execution conditions for which a watchpoint generates Watchpoint exceptions* on page D2-1660.

This field resets to a value that is architecturally UNKNOWN.

**HMC, bit [13]**

Higher mode control. Determines the debug perspective for deciding when a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields, see *Execution conditions for which a watchpoint generates Watchpoint exceptions* on page D2-1660.

This field resets to a value that is architecturally UNKNOWN.

**BAS, bits [12:5]**

Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by DBGWVR<\text{n}>_EL1 is being watched.

<table>
<thead>
<tr>
<th>BAS</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxx01</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1</td>
</tr>
<tr>
<td>xxxx1x</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+1</td>
</tr>
<tr>
<td>xxxx1x</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+2</td>
</tr>
<tr>
<td>xxxx1xx</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+3</td>
</tr>
</tbody>
</table>
In cases where $DBGWVR_{n\_EL1}$ addresses a double-word:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Description, if $DBGWVR_{n_EL1}[2] == 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxx1xxxx</td>
<td>Match byte at $DBGWVR_{n_EL1}+4$</td>
</tr>
<tr>
<td>xx1xxxxx</td>
<td>Match byte at $DBGWVR_{n_EL1}+5$</td>
</tr>
<tr>
<td>x1xxxxxx</td>
<td>Match byte at $DBGWVR_{n_EL1}+6$</td>
</tr>
<tr>
<td>1xxxxxxx</td>
<td>Match byte at $DBGWVR_{n_EL1}+7$</td>
</tr>
</tbody>
</table>

If $DBGWVR_{n\_EL1}[2] == 1$, only $BAS[3:0]$ are used and $BAS[7:4]$ are ignored. ARM deprecates setting $DBGWVR_{n\_EL1}[2] == 1$.

The valid values for $BAS$ are non-zero binary numbers all of whose set bits are contiguous. All other values are reserved and must not be used by software. See Reserved $DBGWCR_{n\_EL1}.BAS$ values on page D2-1668.

This field resets to a value that is architecturally UNKNOWN.

**LSC, bits [4:3]**

Load/store control. This field enables watchpoint matching on the type of access being made.

Possible values of this field are:

<table>
<thead>
<tr>
<th>LSC</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>Match instructions that load from a watchpointed address.</td>
</tr>
<tr>
<td>10</td>
<td>Match instructions that store to a watchpointed address.</td>
</tr>
<tr>
<td>11</td>
<td>Match instructions that load from or store to a watchpointed address.</td>
</tr>
</tbody>
</table>

All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

This field resets to a value that is architecturally UNKNOWN.

**PAC, bits [2:1]**

Privilege of access control. Determines the Exception level or levels at which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields, see Execution conditions for which a watchpoint generates Watchpoint exceptions on page D2-1660.

This field resets to a value that is architecturally UNKNOWN.

**E, bit [0]**

Enable watchpoint n. Possible values are:

<table>
<thead>
<tr>
<th>E</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Watchpoint disabled.</td>
</tr>
<tr>
<td>1</td>
<td>Watchpoint enabled.</td>
</tr>
</tbody>
</table>

This field resets to a value that is architecturally UNKNOWN.

**Accessing the $DBGWCR_{n\_EL1}$:**

To access the $DBGWCR_{n\_EL1}$:

- MRS $<Xt>, DBGWCR_{n\_EL1}$ ; Read $DBGWCR_{n\_EL1}$ into $Xt$, where $n$ is in the range 0 to 15
- MSR $DBGWCR_{n\_EL1}, <Xt>$ ; Write $Xt$ to $DBGWCR_{n\_EL1}$, where $n$ is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>n&lt;3:0&gt;</td>
<td>111</td>
</tr>
</tbody>
</table>
D7.3.12   DBGWVR<n>_EL1, Debug Watchpoint Value Registers, n = 0 - 15

The DBGWVR<n>_EL1 characteristics are:

Purpose

Holds a data address value for use in watchpoint matching. Forms watchpoint n together with control register DBGWCR<n>_EL1.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 and Software Access debug event on page H3-4903. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, OSLSR_EL1.OSLK==0, and halting is allowed, EL1, EL2, and EL3 accesses to this register generate a Software Access Debug event.

Configurations

AArch64 System register DBGWVR<n>_EL1[31:0] is architecturally mapped to AArch32 System register DBGWVR<n>.

AArch64 System register DBGWVR<n>_EL1 is architecturally mapped to External register DBGWVR<n>_EL1.

If breakpoint n is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

Attributes

DBGWVR<n>_EL1 is a 64-bit register.

Field descriptions

The DBGWVR<n>_EL1 bit assignments are:

RESS, bits [63:49]

Reserved, Sign extended. Hardware and software must treat this field as RES0 if bit[48] is 0 or RES0, and as RES1 if bit[48] is 1.

Hardware always ignores the value of these bits and it is IMPLEMENTATION DEFINED whether:

- The bits are hardwired to a copy of bit [48], meaning writes to these bits are ignored, and reads to the bits always return the hardwired value.
The value in those bits can be written, and reads will return the last value written. The value held in those bits is ignored by hardware.

This field resets to a value that is architecturally UNKNOWN.

VA, bits [48:2]

Bits[48:2] of the address value for comparison.
This field resets to a value that is architecturally UNKNOWN.

Bits [1:0]

Reserved, RES0.

**Accessing the DBGWVR<n>_EL1:**

To access the DBGWVR<n>_EL1:

MRS <Xt>, DBGWVR<n>_EL1 ; Read DBGWVR<n>_EL1 into Xt, where n is in the range 0 to 15
MSR DBGWVR<n>_EL1, <Xt> ; Write Xt to DBGWVR<n>_EL1, where n is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>n&lt;3:0&gt;</td>
<td>110</td>
</tr>
</tbody>
</table>
D7.3.13   DLR_EL0, Debug Link Register

The DLR_EL0 characteristics are:

**Purpose**

In Debug state, holds the address to restart from.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access to this register is from Debug state only. During normal execution this register is unallocated.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register DLR_EL0[31:0] is architecturally mapped to AArch32 System register DLR.

**Attributes**

DLR_EL0 is a 64-bit register.

**Field descriptions**

The DLR_EL0 bit assignments are:

![Restart address]  

Bits [63:0]

Restart address.

**Accessing the DLR_EL0:**

To access the DLR_EL0:

MRS <Xt>, DLR_EL0 ; Read DLR_EL0 into Xt
MSR DLR_EL0, <Xt> ; Write Xt to DLR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0100</td>
<td>0101</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.3.14 DSPSR_EL0, Debug Saved Program Status Register

The DSPSR_EL0 characteristics are:

**Purpose**

Holds the saved process state on entry to Debug state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access to this register is from Debug state only. During normal execution this register is unallocated.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register DSPSR_EL0 is architecturally mapped to AArch32 System register DSPSR.

**Attributes**

DSPSR_EL0 is a 32-bit register.

**Field descriptions**

The DSPSR_EL0 bit assignments are:

When exiting Debug state to AArch32:

```
31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 10 9 8 7 6 5 4 3 0
N Z C V Q J SS IL GE IT[7:2] E A I F T M[3:0]
```

| IT[1:0] | RES0 | M[4] |

N, bit [31]

Copied to CPSR.N on exiting Debug state.

Z, bit [30]

Copied to CPSR.Z on exiting Debug state.

C, bit [29]

Copied to CPSR.C on exiting Debug state.

V, bit [28]

Copied to CPSR.V on exiting Debug state.

Q, bit [27]

Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.
IT[1:0], bits [26:25]

IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]

RES0.

In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:22]

Reserved, RES0.

SS, bit [21]

Software step. Shows the value of PSTATE.SS immediately before Debug state was entered.

IL, bit [20]

Illegal Execution state bit. Shows the value of PSTATE.IL immediately before Debug state was entered.

GE, bits [19:16]

Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]

IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]

Endianness state bit. Controls the load and store endianness for data accesses:

0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]

SException interrupt mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
F, bit [6]

FIQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the Debug state entry was taken from. Possible values of this bit are:
0  Taken from A32 state.
1  Taken from T32 state.

M[4], bit [4]

Execution state that Debug state was entered from. Possible values of this bit are:
1  Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that Debug state was entered from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0111</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b1010</td>
<td>Monitor</td>
</tr>
<tr>
<td>0b1111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1111</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1111</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

When entering Debug state from AArch64 and exiting Debug state to AArch64:

N, bit [31]

Set to the value of the N condition flag on entering Debug state, and copied to the N condition flag on exiting Debug state.
Z, bit [30]
Set to the value of the Z condition flag on entering Debug state, and copied to the Z condition flag on exiting Debug state.

C, bit [29]
Set to the value of the C condition flag on entering Debug state, and copied to the C condition flag on exiting Debug state.

V, bit [28]
Set to the value of the V condition flag on entering Debug state, and copied to the V condition flag on exiting Debug state.

Bits [27:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before Debug state was entered.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before Debug state was entered.

Bits [19:10]
Reserved, RES0.

D, bit [9]
Process state D mask. The possible values of this bit are:
0  Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are not masked.
1  Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are masked.

When the target Exception level of the debug exception is higher than the current Exception level, the exception is not masked by this bit.

A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

F, bit [6]
FIQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

Bit [5]
Reserved, RES0.
M[4], bit [4]

Execution state that Debug state was entered from. Possible values of this bit are:

0   Exception taken from AArch64.

M[3:0], bits [3:0]

AArch64 mode that Debug state was entered from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EL0t</td>
</tr>
<tr>
<td>0010</td>
<td>EL1t</td>
</tr>
<tr>
<td>0011</td>
<td>EL1h</td>
</tr>
<tr>
<td>0100</td>
<td>EL2t</td>
</tr>
<tr>
<td>0101</td>
<td>EL2h</td>
</tr>
<tr>
<td>0110</td>
<td>EL3t</td>
</tr>
<tr>
<td>0111</td>
<td>EL3h</td>
</tr>
</tbody>
</table>

Other values are reserved, and returning to an Exception level that is using AArch64 with a reserved value in this field is treated as an illegal exception return.

The bits in this field are interpreted as follows:

• M[3:2] holds the Exception Level.
• M[1] is unused and is RES0 for all non-reserved values.
• M[0] is used to select the SP:
  — 0 means the SP is always SP0.
  — 1 means the exception SP is determined by the EL.

Accessing the DSPSR_EL0:

To access the DSPSR_EL0:

MRS <Xt>, DSPSR_EL0 ; Read DSPSR_EL0 into Xt
MSR DSPSR_EL0, <Xt> ; Write Xt to DSPSR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>0100</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.3.15 MDCCINT_EL1, Monitor DCC Interrupt Enable Register

The MDCCINT_EL1 characteristics are:

**Purpose**

Enables interrupt requests to be signaled based on the DCC status flags.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register MDCCINT_EL1 is architecturally mapped to AArch32 System register DBGDCCINT.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MDCCINT_EL1 is a 32-bit register.

**Field descriptions**

The MDCCINT_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
</tbody>
</table>

**Bit [31]**

Reserved, RES0.

**RX, bit [30]**

DCC interrupt request enable control for DTRRX. Enables a common COMMIRQ interrupt request to be signaled based on the DCC status flags.

- 0: No interrupt request generated by DTRRX.
- 1: Interrupt request will be generated on RXfull == 1.

If legacy COMMRX and COMMTX signals are implemented, then these are not affected by the value of this bit.

When this register has an architecturally-defined reset value, this field resets to 0.
TX, bit [29]

DCC interrupt request enable control for DTRTX. Enables a common COMMIRQ interrupt request to be signaled based on the DCC status flags.

0    No interrupt request generated by DTRTX.
1    Interrupt request will be generated on TXfull == 0.

If legacy COMMRX and COMMTX signals are implemented, then these are not affected by the value of this bit.

When this register has an architecturally-defined reset value, this field resets to 0.

Bits [28:0]

Reserved, RES0.

Accessing the MDCCINT_EL1:

To access the MDCCINT_EL1:

MRS <Xt>, MDCCINT_EL1 ; Read MDCCINT_EL1 into Xt
MSR MDCCINT_EL1, <Xt> ; Write Xt to MDCCINT_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.3.16 MDCCSR_EL0, Monitor DCC Status Register

The MDCCSR_EL0 characteristics are:

**Purpose**
Main control register for the debug implementation, containing flow-control flags for the DCC. This is an internal, read-only view.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

**Attributes**
MDCCSR_EL0 is a 32-bit register.

**Field descriptions**
The MDCCSR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>19 18 15 14 13 12 11</th>
<th>6 5 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>RAZ</td>
<td>RES0</td>
</tr>
<tr>
<td>RXfull</td>
<td></td>
<td>TXfull</td>
</tr>
<tr>
<td>RES0</td>
<td>RAZ</td>
<td>RES0</td>
</tr>
</tbody>
</table>

**Bit [31]**
Reserved, RES0.

**RXfull, bit [30]**
DTRRX full. Read-only view of the equivalent bit in the EDSCR.

**TXfull, bit [29]**
DTRTX full. Read-only view of the equivalent bit in the EDSCR.

**Bits [28:19]**
Reserved, RES0.

**Bits [18:15]**
Reserved. Hardware must implement this field as RAZ. Software must not rely on the register reading as zero.
Bits [14:13]  
Reserved, RES0.

Bit [12]  
Reserved. Hardware must implement this field as RAZ. Software must not rely on the register reading as zero.

Bits [11:6]  
Reserved, RES0.

Bits [5:2]  
Reserved. Hardware must implement this field as RAZ. Software must not rely on the register reading as zero.

Bits [1:0]  
Reserved, RES0.

**Accessing the MDCCSR_EL0:**

To access the MDCCSR_EL0:

MRS <Xt>, MDCCSR_EL0 ; Read MDCCSR_EL0 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>011</td>
<td>0000</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.3.17  MDCR_EL2, Monitor Debug Configuration Register (EL2)

The MDCR_EL2 characteristics are:

**Purpose**
Provides EL2 configuration options for self-hosted debug and the Performance Monitors Extension.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL3.TDA==1, accesses to this register from EL2 are trapped to EL3.

**Configurations**

AArch64 System register MDCR_EL2 is architecturally mapped to AArch32 System register HDCR.

If EL2 is not implemented, this register is RES0 from EL3.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MDCR_EL2 is a 32-bit register.

**Field descriptions**

The MDCR_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:12]**

Reserved, RES0.
TDRA, bit [11]

Trap Debug ROM Address register access. Traps Non-secure System register accesses to the Debug ROM registers to EL2. This trap is from:

- Non-secure EL0 using AArch32.
- Non-secure EL1, regardless of which Execution state it is using.

0  Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are not trapped to EL2.
1  Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are trapped to EL2.

The registers for which accesses are trapped are as follows:

AArch64: MDRAR_EL1.
AArch32: DBGDRAR, DBGDSAR.

If MDCR_EL2.TDE == 1 or HCR_EL2.TGE == 1, behavior is as if this bit is 1 other than for the purpose of a direct read.

This field resets to a value that is architecturally UNKNOWN.

TDOSA, bit [10]

Trap debug OS-related register access. Traps Non-secure EL1 System register accesses to the powerdown debug registers to EL2, from both Execution states:

0  Non-secure EL1 System register accesses to the powerdown debug registers are not trapped to EL2.
1  Non-secure EL1 System register accesses to the powerdown debug registers are trapped to EL2.

The registers for which accesses are trapped are as follows:

AArch64: OSLAR_EL1, OSLSR_EL1, OSDLR_EL1, and the DBGPRCR_EL1.
AArch32: DBGOSLSR, DBGOSLAR, DBGOSDLR, and the DBGPRCR.
AArch64 and AArch32: Any IMPLEMENTATION DEFINED register with similar functionality that the implementation specifies as trapped by this bit.

Note

These registers are not accessible at EL0.

If MDCR_EL2.TDE == 1 or HCR_EL2.TGE == 1, behavior is as if this bit is 1 other than for the purpose of a direct read.

This field resets to a value that is architecturally UNKNOWN.

TDA, bit [9]

Trap Debug Access. Traps Non-secure EL0 and EL1 System register accesses to those debug System registers that are not trapped by either of the following:

- MDCR_EL2.TDRA.
- MDCR_EL2.TDOSA.

0  Has no effect on System register accesses to the debug registers.
1  Non-secure EL0 or EL1 System register accesses to the debug registers, other than the registers trapped by MDCR_EL2.TDRA and MDCR_EL2.TDOSA, are trapped to EL2, from both Execution states.

Traps of AArch32 accesses to DBGDTRRXint and DBGDTRTXint are ignored in Debug state.
Traps of AArch64 accesses to DBGDTR_ELO, DBGDTRRX_ELO, and DBGDTRTX_ELO are ignored in Debug state.
If MDCR_EL2.TDE == 1 or HCR_EL2.TGE == 1, behavior is as if this bit is 1 other than for the purpose of a direct read.
This field resets to a value that is architecturally UNKNOWN.

**TDE, bit [8]**

Trap Debug exceptions. The possible values of this field are:

0   This control has no effect on the routing of debug exceptions, and has no effect on Non-secure accesses to debug registers.

1   In Non-secure state:

- Debug exceptions generated at EL1 or EL0 are routed to EL2.
- The MDCR_EL2.\{TDRA, TDOSA, TDA\} fields are treated as being 1 for all purposes other than returning the result of a direct read of the register.

When HCR_EL2.TGE == 1, the PE behaves as if the value of this field is 1 for all purposes other than returning the value of a direct read of the register.

This field resets to a value that is architecturally UNKNOWN.

**HPME, bit [7]**

Hypervisor Performance Monitors Enable. The possible values of this bit are:

0   EL2 Performance Monitors disabled.

1   EL2 Performance Monitors enabled.

When the value of this bit is 1, the Performance Monitors counters that are reserved for use from EL2 or Secure state are enabled. For more information see the description of the HPMN field.

If the Performance Monitors Extension is not implemented, this field is RES0.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**TPM, bit [6]**

Trap Performance Monitors accesses. Traps Non-secure EL0 and EL1 accesses to all Performance Monitors registers to EL2, from both Execution states:

0   Non-secure EL0 and EL1 accesses to all Performance Monitors registers are not trapped to EL2.

1   Non-secure EL0 and EL1 accesses to all Performance Monitors registers are trapped to EL2.

--- Note ---

EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.

---

If the Performance Monitors Extension is not implemented, this field is RES0.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**TPMCR, bit [5]**

Trap PMCR_EL0 or PMCR accesses. Traps Non-secure EL0 and EL1 accesses to the PMCR_EL0 or PMCR to EL2.

0   Non-secure EL0 and EL1 accesses to the PMCR_EL0 or PMCR are not trapped to EL2.

1   Non-secure EL0 and EL1 accesses to the PMCR_EL0 or PMCR are trapped to EL2.

--- Note ---

EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.

---

If the Performance Monitors Extension is not implemented, this field is RES0.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.
HPMN, bits [4:0]

Defines the number of Performance Monitors counters that are accessible from Non-secure EL0 and EL1 modes.

If the Performance Monitors Extension is not implemented, this field is RES0.

In Non-secure state, HPMN divides the Performance Monitors counters as follows. For counter n in Non-secure state:

- If n is in the range 0<=n<HPMN, the counter is accessible from EL1 and EL2, and from EL0 if permitted by PMUSERENR_EL0. PMCR_EL0.E enables the operation of counters in this range.
- If n is in the range HPMN<=n<PMCR_EL0.N, the counter is accessible only from EL2 and from Secure state. MDCR_EL2.HPME enables the operation of counters in this range.

If this field is set to 0, or to a value larger than PMCR_EL0.N, then the following CONSTRAINED UNPREDICTABLE behavior applies:

- The value returned by a direct read of MDCR_EL2.HPMN is UNKNOWN.
- Either:
  - An UNKNOWN number of counters are reserved for EL2 use. That is, the PE behaves as if MDCR_EL2.HPMN is set to an UNKNOWN non-zero value less than PMCR_EL0.N.
  - All counters are reserved for EL2 use, meaning no counters are accessible from Non-secure EL1 and Non-secure EL0.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to the value of PMCR_EL0.N.

Accessing the MDCR_EL2:

To access the MDCR_EL2:

MRS <Xt>, MDCR_EL2 ; Read MDCR_EL2 into Xt
MSR MDCR_EL2, <Xt> ; Write Xt to MDCR_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.3.18 MDCR_EL3, Monitor Debug Configuration Register (EL3)

The MDCR_EL3 characteristics are:

**Purpose**

Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register MDCR_EL3 can be mapped to AArch32 System register SDCR, but this is not architecturally mandated.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MDCR_EL3 is a 32-bit register.

**Field descriptions**

The MDCR_EL3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>22 21 20 19 18 17 16 15 14</th>
<th>13</th>
<th>11 10 9 8 7 6 5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>RES0</td>
<td>RES0</td>
<td>TPM</td>
<td>RES0</td>
</tr>
<tr>
<td>EPMAD</td>
<td>EDAD</td>
<td>RES0</td>
<td>TDA</td>
<td></td>
</tr>
<tr>
<td>SPME</td>
<td>SPD32</td>
<td>TDOSA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:22]**

Reserved, RES0.

**EPMAD, bit [21]**

External debug interface Performance Monitors registers disable. This disables access to these registers by an external debugger:

0 Access to Performance Monitors registers from external debugger is permitted.

1 Access to Performance Monitors registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface.

If the Performance Monitors Extension is not implemented or does not support external debug interface accesses this bit is RES0.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**EDAD, bit [20]**

External debug interface breakpoint and watchpoint register access disable. This disables access to these registers by an external debugger:

0  Access to breakpoint and watchpoint registers from external debugger is permitted.
1  Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [19:18]**

Reserved, RES0.

**SPME, bit [17]**

Secure Performance Monitors enable. This allows event counting in Secure state:

0  Event counting prohibited in Secure state, unless overridden by the IMPLEMENTATION DEFINED authentication interface.
1  Event counting allowed in Secure state.

If the Performance Monitors Extension is not implemented, this field is RES0.

When this register has an architecturally-defined reset value, this field resets to 0.

**SDD, bit [16]**

AArch64 Secure self-hosted invasive debug disable. Disables Software debug exceptions in Secure state, other than Breakpoint Instruction exceptions.

0  Debug exceptions from Secure EL0 are enabled, and debug exceptions from Secure EL1 are enabled if the value of MDSCR_EL1.KDE is 1 and the value of PSTATE.D is 0.
1  Debug exceptions, other than Breakpoint Instruction exceptions, are disabled from all Exception levels in Secure state.

The SDD bit is ignored unless both of the following are true:

- The PE is in Secure state.
- Secure EL1 is using AArch64.

This field resets to a value that is architecturally UNKNOWN.

**SPD32, bits [15:14]**

AArch32 Secure self-hosted privileged invasive debug control. Enables or disables debug exceptions from Secure EL1 using AArch32, other than Breakpoint Instruction exceptions. Valid values for this field are:

00  Legacy mode. Debug exceptions from Secure EL1 are enabled by the IMPLEMENTATION DEFINED authentication interface.
10  Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled.
11  Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled.

Other values are reserved, and have the CONSTRAINED UNPREDICTABLE behavior that they must have the same behavior as 0000. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

This field has no effect on Breakpoint Instruction exceptions. These are always enabled.

This field is:

- Ignored if either the PE is in Non-secure state or Secure EL1 is using AArch64.
- RES0 if the implementation does not support EL1 using AArch32.
If Secure EL1 is using AArch32 then:

- If debug exceptions from Secure EL1 are enabled, then debug exceptions from Secure EL0 are also enabled.
- Otherwise, debug exceptions from Secure EL0 are enabled only if the value of SDER32_EL3.SUIDEN is 1.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

Bits [13:11]
Reserved, RES0.

TDOSA, bit [10]
Trap debug OS-related register access. Traps EL2 and EL1 System register accesses to the powerdown debug registers to EL3:

- 0: EL2 and EL1 System register accesses to the powerdown debug registers are not trapped to EL3.
- 1: EL2 and EL1 System register accesses to the powerdown debug registers are trapped to EL3.

The registers for which accesses are trapped are as follows:
- AArch64: OSLAR_EL1, OSLSR_EL1, OSDLR_EL1, DBGPRCR_EL1.
- AArch32: DBGOSLAR, DBGOSLSR, DBGOSDLR, DBGPRCR.

AArch64 and AArch32: Any IMPLEMENTATION DEFINED register with similar functionality that the implementation specifies as trapped by this bit.

This field resets to a value that is architecturally UNKNOWN.

TDA, bit [9]
Trap Debug Access. Traps EL2, EL1, and EL0 System register accesses to those debug System registers that cannot be trapped using the MDCR_EL3.TDOSA field. When MDCR_EL3.TDA is:

- 0: EL0, EL1, and EL2 accesses to the debug registers, other than the registers that can be trapped by MDCR_EL3.TDOSA, are not trapped to EL3.
- 1: EL0, EL1, and EL2 accesses to the debug registers, other than the registers that can be trapped by MDCR_EL3.TDOSA, are trapped to EL3, from both Security states and both Execution states.

Traps of AArch32 accesses to DBGDTRRXint and DBGDTRTXint are ignored in Debug state.
Traps of AArch64 accesses to DBGDTR_EL0, DBGDTRRX_EL0, and DBGDTRTX_EL0 are ignored in Debug state.

This field resets to a value that is architecturally UNKNOWN.

Bits [8:7]
Reserved, RES0.

TPM, bit [6]
Trap Performance Monitors accesses. Traps EL2, EL1, and EL0 accesses to all Performance Monitors registers to EL3, from both Security states and both Execution states:

- 0: EL2, EL1, and EL0 System register accesses to all Performance Monitors registers are not trapped to EL3.
- 1: EL2, EL1, and EL0 System register accesses to all Performance Monitors registers are trapped to EL3.

If the Performance Monitors Extension is not implemented, this field is RES0.
If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

Bits [5:0]
Reserved, RES0.
Accessing the MDCR_EL3:

To access the MDCR_EL3:

MRS <Xt>, MDCR_EL3 ; Read MDCR_EL3 into Xt
MSR MDCR_EL3, <Xt> ; Write Xt to MDCR_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>0001</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.3.19  MDRAR_EL1, Monitor Debug ROM Address Register

The MDRAR_EL1 characteristics are:

**Purpose**

Defines the base physical address of a 4KB-aligned memory-mapped debug component, usually a ROM table that locates and describes the memory-mapped debug components in the system. ARMv8 deprecates any use of this register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

ARMv8 deprecates any use of this register.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TDRA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register MDRAR_EL1 is architecturally mapped to AArch32 System register DBGDRAR.

**Attributes**

MDRAR_EL1 is a 64-bit register.

**Field descriptions**

The MDRAR_EL1 bit assignments are:

Bits [63:48]:

Reserved, RES0.

ROMADDR[47:12], bits [47:12]

Bits[47:12] of the ROM table physical address.

If the physical address size in bits (PAsize) is less than 48 then the register bits corresponding to ROMADDR [47:PAsize] are RES0.

Bits [11:0] of the ROM table physical address are zero.

ARM strongly recommends that bits ROMADDR[(PAsize-1):32] are zero in any system that supports AArch32 at the highest implemented Exception level.

In an implementation that includes EL3, ROMADDR is an address in Non-secure memory. It is IMPLEMENTATION DEFINED whether the ROM table is also accessible in Secure memory.
Bits [11:2]

Reserved, RES0.

Valid, bits [1:0]

This field indicates whether the ROM Table address is valid. The permitted values of this field are:

- 00: ROM Table address is not valid. Software must ignore ROMADDR.
- 11: ROM Table address is valid.

Other values are reserved.

**Accessing the MDRAR_EL1:**

To access the MDRAR_EL1:

MRS <Xt>, MDRAR_EL1 ; Read MDRAR_EL1 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.3.20  MDSCR_EL1, Monitor Debug System Control Register

The MDSCR_EL1 characteristics are:

**Purpose**

Main control register for the debug implementation.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see `Synchronous exception prioritization for exceptions taken to AArch64` on page D1-1548. Subject to the prioritization rules:

- If MDSCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDSCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register MDSCR_EL1 is architecturally mapped to AArch32 System register DBGDSCRExt.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MDSCR_EL1 is a 32-bit register.

**Field descriptions**

The MDSCR_EL1 bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 16 | 15 | 14 | 13 | 12 | 11 | 7  | 6  | 5  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES0 | RES0 | SS | ERR | TDCC | KDE | HDE | MDE |

**Bit [31]**

Reserved, RES0.
RXfull, bit [30]
Used for save/restore of EDSCR.RXfull.
When OSLR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When OSLR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.RXfull.
The architected behavior of this field determines the value it returns after a reset.

TXfull, bit [29]
Used for save/restore of EDSCR.TXfull.
When OSLR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When OSLR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.TXfull.
The architected behavior of this field determines the value it returns after a reset.

Bit [28]
Reserved, RES0.

RXO, bit [27]
Used for save/restore of EDSCR.RXO.
When OSLR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When OSLR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.RXO.
The architected behavior of this field determines the value it returns after a reset.

TXU, bit [26]
Used for save/restore of EDSCR.TXU.
When OSLR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When OSLR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.TXU.
The architected behavior of this field determines the value it returns after a reset.

Bits [25:24]
Reserved, RES0.

INTdis, bits [23:22]
Used for save/restore of EDSCR.INTdis.
When OSLR_EL1.OSLK == 0 (the OS lock is unlocked), this field is RO, and software must treat it as UNK/SBZP.
When OSLR_EL1.OSLK == 1 (the OS lock is locked), this field is RW and holds the value of EDSCR.INTdis.
The architected behavior of this field determines the value it returns after a reset.

TDA, bit [21]
Used for save/restore of EDSCR.TDA.
When OSLR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When OSLR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.TDA.
The architected behavior of this field determines the value it returns after a reset.

**Bits [20:19]**

Reserved, RES0.

**Bits [18:16]**

Reserved. Hardware must implement this field as RAZ/WI. Software must not rely on the register reading as zero, and must use a read-modify-write sequence to update the register.

**MDE, bit [15]**

Monitor debug events. Enable Breakpoint, Watchpoint, and Vector Catch exceptions.

- 0: Breakpoint, Watchpoint, and Vector Catch exceptions disabled.
- 1: Breakpoint, Watchpoint, and Vector Catch exceptions enabled.

This field resets to a value that is architecturally UNKNOWN.

**HDE, bit [14]**

Used for save/restore of EDSCR.HDE.

When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.

When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.HDE.

The architected behavior of this field determines the value it returns after a reset.

**KDE, bit [13]**

Local (kernel) debug enable. If EL0 is using AArch64, enable debug exceptions within EL0.

Permitted values are:

- 0: Debug exceptions, other than Breakpoint Instruction exceptions, disabled within EL0.
- 1: Breakpoint exceptions enabled within EL0.

RES0 if EL0 is using AArch32.

This field resets to a value that is architecturally UNKNOWN.

**TDCC, bit [12]**

Traps EL0 accesses to the DCC registers to EL1, from both Execution states:

- 0: EL0 using AArch64: EL0 accesses to the MDCCSR_EL0, DBGDTR_EL0, DBGDTRTX_EL0, and DBGDTRRX_EL0 registers are not trapped to EL1. EL0 using AArch32: EL0 accesses to the DBGDSCRint, DBGDTRRXint, DBGDTRTXint, DBGDIDR, DBGDSAR, and DBGDRAR registers are not trapped to EL1.

- 1: EL0 using AArch64: EL0 accesses to the MDCCSR_EL0, DBGDTR_EL0, DBGDTRTX_EL0, and DBGDTRRX_EL0 registers are trapped to EL1. EL0 using AArch32: EL0 accesses to the DBGDSCRint, DBGDTRRXint, DBGDTRTXint, DBGDIDR, DBGDSAR, and DBGDRAR registers are trapped to EL1.

**Note**

All accesses to these AArch32 registers are trapped, including LDC and STC accesses to DBGDTRTXint and DBGDTRRXint, and MRRC accesses to DBGDSAR and DBGDRAR.

Traps of AArch32 accesses to the DBGDTRRXint and DBGDTRTXint are ignored in Debug state.

Traps of AArch64 accesses to DBGDTR_EL0, DBGDTRRX_EL0, and DBGDTRTX_EL0 are ignored in Debug state.

This field resets to a value that is architecturally UNKNOWN.
Bits [11:7]
Reserved, RES0.

ERR, bit [6]

Used for save/restore of EDSCR.ERR.
When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.ERR.
The architected behavior of this field determines the value it returns after a reset.

Bits [5:1]
Reserved, RES0.

SS, bit [0]
Software step control bit. If ELD is using AArch64, enable Software step. Permitted values are:
0 Software step disabled
1 Software step enabled.
RES0 if ELD is using AArch32.
This field resets to a value that is architecturally UNKNOWN.

Accessing the MDSCR_EL1:

To access the MDSCR_EL1:

MRS <Xt>, MDSCR_EL1 ; Read MDSCR_EL1 into Xt
MSR MDSCR_EL1, <Xt> ; Write Xt to MDSCR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.3.21 OSDLR_EL1, OS Double Lock Register

The OSDLR_EL1 characteristics are:

**Purpose**

Used to control the OS Double Lock.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDOSA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDOSA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register OSDLR_EL1 is architecturally mapped to AArch32 System register DBGOSDLR.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

OSDLR_EL1 is a 32-bit register.

**Field descriptions**

The OSDLR_EL1 bit assignments are:

```
  31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0
   RES0  DLK
```

**Bits [31:1]**

Reserved, RES0.

**DLK, bit [0]**

OS Double Lock control bit. Possible values are:

- 0: OS Double Lock unlocked.
- 1: OS Double Lock locked, if DBGPRCR_EL1.CORENPDRQ (Core no powerdown request) bit is set to 0 and the PE is in Non-debug state.

When this register has an architecturally-defined reset value, this field resets to 0.
Accessing the OSDLR_EL1:

To access the OSDLR_EL1:

MRS <Xt>, OSDLR_EL1 ; Read OSDLR_EL1 into Xt
MSR OSDLR_EL1, <Xt> ; Write Xt to OSDLR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0001</td>
<td>0011</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.3.22  OSDTRRX_EL1, OS Lock Data Transfer Register, Receive

The OSDTRRX_EL1 characteristics are:

Purpose

Used for save/restore of DBGDTRRX_EL0. It is a component of the Debug Communications Channel.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

ARM deprecates reads and writes of OSDTRRX_EL1 when the OS lock is unlocked.

Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

Configurations

AArch64 System register OSDTRRX_EL1 is architecturally mapped to AArch32 System register DBGDTRRXext.

Attributes

OSDTRRX_EL1 is a 32-bit register.

Field descriptions

The OSDTRRX_EL1 bit assignments are:

31  0

| Update DTRRX without side-effect |

Bits [31:0]

Update DTRRX without side-effect.

Writes to this register update the value in DTRRX and do not change RXfull.

Reads of this register return the last value written to DTRRX and do not change RXfull.

For the full behavior of the Debug Communications Channel, see Chapter H4 *The Debug Communication Channel and Instruction Transfer Register*.

Accessing the OSDTRRX_EL1:

To access the OSDTRRX_EL1:

MRS <Xt>, OSDTRRX_EL1 ; Read OSDTRRX_EL1 into Xt
MSR OSDTRRX_EL1, <Xt> ; Write Xt to OSDTRRX_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.3.23 OSDTRTX_EL1, OS Lock Data Transfer Register, Transmit

The OSDTRTX_EL1 characteristics are:

Purpose

Used for save/restore of DBGDTRTX_EL0. It is a component of the Debug Communications Channel.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

ARM deprecates reads and writes of OSDTRTX_EL1 when the OS lock is unlocked.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

Configurations

AArch64 System register OSDTRTX_EL1 is architecturally mapped to AArch32 System register DBGDTRTXext.

Attributes

OSDTRTX_EL1 is a 32-bit register.

Field descriptions

The OSDTRTX_EL1 bit assignments are:

```
 31           0
            Return DTRTX without side-effect
```

Bits [31:0]

Return DTRTX without side-effect.

Reads of this register return the value in DTRTX and do not change TXfull.

Writes of this register update the value in DTRTX and do not change TXfull.

For the full behavior of the Debug Communications Channel, see Chapter H4 The Debug Communication Channel and Instruction Transfer Register.

Accessing the OSDTRTX_EL1:

To access the OSDTRTX_EL1:

MRS <Xt>, OSDTRTX_EL1 ; Read OSDTRTX_EL1 into Xt
MSR OSDTRTX_EL1, <Xt> ; Write Xt to OSDTRTX_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.3.24 OSECCR_EL1, OS Lock Exception Catch Control Register

The OSECCR_EL1 characteristics are:

**Purpose**

Provides a mechanism for an operating system to access the contents of EDECCR that are otherwise invisible to software, so it can save/restore the contents of EDECCR over powerdown on behalf of the external debugger.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register OSECCR_EL1 is architecturally mapped to AArch32 System register DBGOSECCR.

AArch64 System register OSECCR_EL1 is architecturally mapped to External register EDECCR.

If OSLSR_EL1.OSLK == 0 then OSECCR_EL1 returns an UNKNOWN value on reads and ignores writes.

**Attributes**

OSECCR_EL1 is a 32-bit register.

**Field descriptions**

The OSECCR_EL1 bit assignments are:

**When OSLSR.OSLK==1:**

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDECCR</td>
<td></td>
</tr>
</tbody>
</table>

EDECCR, bits [31:0]

Used for save/restore to EDECCR over powerdown.

**Accessing the OSECCR_EL1:**

To access the OSECCR_EL1:

MRS <Xt>, OSECCR_EL1 ; Read OSECCR_EL1 into Xt
MSR OSECCR_EL1, <Xt> ; Write Xt to OSECCR_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0000</td>
<td>0110</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.3.25 OSLAR_EL1, OS Lock Access Register

The OSLAR_EL1 characteristics are:

**Purpose**

Used to lock or unlock the OS lock.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TDOSA==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDOSA==1, write accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register OSLAR_EL1 is architecturally mapped to AArch32 System register DBGOSLAR.

AArch64 System register OSLAR_EL1 is architecturally mapped to External register OSLAR_EL1.

**Attributes**

OSLAR_EL1 is a 32-bit register.

**Field descriptions**

The OSLAR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:1]</th>
<th>Reserved, RES0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>OSLK, bit [0]</th>
</tr>
</thead>
</table>

On writes to OSLAR_EL1, bit[0] is copied to the OS lock.

Use OSLSR_EL1.OSLK to check the current status of the lock.

**Accessing the OSLAR_EL1:**

To access the OSLAR_EL1:

MSR OSLAR_EL1, <Xt> ; Write Xt to OSLAR_EL1
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0001</td>
<td>000</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.3.26 OSLSR_EL1, OS Lock Status Register

The OSLSR_EL1 characteristics are:

Purpose

Provides the status of the OS lock.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

1. If MDCR_EL2.TDOSA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
2. If MDCR_EL3.TDOSA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

Configurations

AArch64 System register OSLSR_EL1 is architecturally mapped to AArch32 System register DBGOSLSR.

This register is in the Cold reset domain. Some or all RW fields of this register have defined reset values. On a Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

Attributes

OSLR_EL1 is a 32-bit register.

Field descriptions

The OSLSR_EL1 bit assignments are:

31

---

RES0

4 3 2 1 0

OSLM[0]

OSLK

nTT

OSLM[1]

Bits [31:4]

Reserved, RES0.

OSLM[1], bit [3]

See below for description of the OSLM field.
nTT, bit [2]
Not 32-bit access. This bit is always RAZ. It indicates that a 32-bit access is needed to write the key to the OS Lock Access Register.

OSLK, bit [1]
OS Lock Status. The possible values are:
0  OS lock unlocked.
1  OS lock locked.
The OS lock is locked and unlocked by writing to the OS Lock Access Register.
When this register has an architecturally-defined reset value, this field resets to 1.

OSLM[0], bit [0]
OS lock model implemented. Identifies the form of OS save and restore mechanism implemented.
In ARMv8 these bits are as follows:
10  OS lock implemented. DBGOSRR not implemented.
All other values are reserved.

Accessing the OSLSR_EL1:
To access the OSLSR_EL1:
MRS <Xt>, OSLSR_EL1 ; Read OSLSR_EL1 into Xt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>000</td>
<td>0001</td>
<td>0001</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.3.27 SDER32_EL3, AArch32 Secure Debug Enable Register

The SDER32_EL3 characteristics are:

**Purpose**

Allows access to the AArch32 register SDER from AArch64 state only. Its value has no effect on execution in AArch64 state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register SDER32_EL3 is architecturally mapped to AArch32 System register SDER.

If EL1 is AArch64 only, this register is UNDEFINED.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

SDER32_EL3 is a 32-bit register.

**Field descriptions**

The SDER32_EL3 bit assignments are:

```
  31  2  1  0
  RES0 [SUIDEN SUNIDEN]

Bits [31:2]

Reserved, RES0.

SUNIDEN, bit [1]

Secure User Non-Invasive Debug Enable:

0    Performance Monitors event counting prohibited in Secure EL0 unless allowed by
     MDCR_EL3.SPME or the IMPLEMENTATION DEFINED authentication interface
     ExternalSecureNoninvasiveDebugEnabled().

1    Performance Monitors event counting allowed in Secure EL0.

This field resets to a value that is architecturally UNKNOWN.
SUIDEN, bit [0]

Secure User Invasive Debug Enable:

0  Debug exceptions other than Breakpoint Instruction exceptions from Secure EL0 are disabled, unless enabled by MDCR_EL3.SPD32.

1  Debug exceptions from Secure EL0 are enabled.

This field resets to a value that is architecturally UNKNOWN.

Accessing the SDER32_EL3:

To access the SDER32_EL3:

MRS <Xt>, SDER32_EL3 ; Read SDER32_EL3 into Xt
MSR SDER32_EL3, <Xt> ; Write Xt to SDER32_EL3

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>110</td>
<td>001</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.4 Performance Monitors registers

This section lists the Performance Monitoring registers in AArch64.
D7.4.1 PMCCFILTR_EL0, Performance Monitors Cycle Count Filter Register

The PMCCFILTR_EL0 characteristics are:

Purpose

Determines the modes in which the Cycle Counter, PMCCNTR_EL0, increments.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

PMCCFILTR_EL0 can also be accessed by using PMXEVTYPER_EL0 with PMSELR_EL0.SEL set to 0b11111.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register PMCCFILTR_EL0 is architecturally mapped to AArch32 System register PMCCFILTR.

AArch64 System register PMCCFILTR_EL0 is architecturally mapped to External register PMCCFILTR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMCCFILTR_EL0 is a 32-bit register.

Field descriptions

The PMCCFILTR_EL0 bit assignments are:

P, bit [31]

Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are:

- 0: Count cycles in EL1.

NSK

NSU

NSH
1 Do not count cycles in EL1.

**U, bit [30]**

User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are:

0 Count cycles in EL0.
1 Do not count cycles in EL0.

**NSK, bit [29]**

Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.

If the value of this bit is equal to the value of P, cycles in Non-secure EL1 are counted.

Otherwise, cycles in Non-secure EL1 are not counted.

**NSU, bit [28]**

Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.

If the value of this bit is equal to the value of U, cycles in Non-secure EL0 are counted.

Otherwise, cycles in Non-secure EL0 are not counted.

**NSH, bit [27]**

Non-secure EL2 (Hypervisor) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.

0 Do not count cycles in EL2.
1 Count cycles in EL2.

**M, bit [26]**

Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.

If the value of this bit is equal to the value of P, cycles in Secure EL3 are counted.

Otherwise, cycles in Secure EL3 are not counted.

Most applications can ignore this field and set its value to 0.

---

**Note**

This field is not visible in the AArch32 PMCCFILTR System register.

---

**Bits [25:0]**

Reserved, RES0.

### Accessing the PMCCFILTR_EL0:

To access the PMCCFILTR_EL0:

MRS <Xt>, PMCCFILTR_EL0 ; Read PMCCFILTR_EL0 into Xt
MSR PMCCFILTR_EL0, <Xt> ; Write Xt to PMCCFILTR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>1111</td>
<td>111</td>
</tr>
</tbody>
</table>

PMCCFILTR_EL0 can also be accessed by using PMXEVTYPEPER_EL0 with PMSELR_EL0.SEL set to 0b11111.
D7.4.2 PMCCNTR_EL0, Performance Monitors Cycle Count Register

The PMCCNTR_EL0 characteristics are:

**Purpose**

Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See *Time as measured by the Performance Monitors cycle counter* on page D5-1835 for more information.

PMCCFILTR_EL0 determines the modes and states in which the PMCCNTR_EL0 can increment.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WR</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.CR==0, and PMUSERENR_EL0.EN==0, read accesses to this register from EL0 are trapped to EL1.
- If PMUSERENR_EL0.EN==0, write accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMCCNTR_EL0 is architecturally mapped to AArch32 System register PMCCNTR.

AArch64 System register PMCCNTR_EL0 is architecturally mapped to External register PMCCNTR_EL0.

All counters are subject to any changes in clock frequency, including clock stopping caused by the WFI and WFE instructions. This means that it is CONSTRAINED UNPREDICTABLE whether or not PMCCNTR_EL0 continues to increment when clocks are stopped by WFI and WFE instructions.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMCCNTR_EL0 is a 64-bit register.

**Field descriptions**

The PMCCNTR_EL0 bit assignments are:

```
  63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
  CCNT

  0x-5
```

_iss10775_
CCNT, bits [63:0]

Cycle count. Depending on the values of PMCR_EL0.{LC,D}, this field increments in one of the following ways:

- Every processor clock cycle.
- Every 64th processor clock cycle.

Writing 1 to PMCR_EL0.C sets this field to 0.

**Accessing the PMCCNTR_EL0:**

To access the PMCCNTR_EL0:

MRS <Xt>, PMCCNTR_EL0 ; Read PMCCNTR_EL0 into Xt
MSR PMCCNTR_EL0, <Xt> ; Write Xt to PMCCNTR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1101</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.4.3 PMCEID0_EL0, Performance Monitors Common Event Identification register 0

The PMCEID0_EL0 characteristics are:

**Purpose**

Defines which common architectural and common microarchitectural feature events in the range 0x000 to 0x01F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMCEID0_EL0[31:0] is architecturally mapped to AArch32 System register PMCEID0.

AArch64 System register PMCEID0_EL0[31:0] is architecturally mapped to External register PMCEID0.

**Attributes**

PMCEID0_EL0 is a 32-bit register.

**Field descriptions**

The PMCEID0_EL0 bit assignments are:

```
  31   0
  ID[31:0]
```

**ID[31:0], bits [31:0]**

PMCEID0_EL0[n] maps to event n. For a list of event numbers and descriptions, see *Events, event numbers, and mnemonics on page D5-1848*.

For each bit:

- 0 The common event is not implemented.
- 1 The common event is implemented.

Bits that map to reserved event numbers are reserved to identify events that might be defined in future revisions to the architecture.

Events that do not require additional features in the PMU can be defined retrospectively, meaning that they can be implemented as part of a PMUv3 implementation.
Accessing the PMCEID0_EL0:

To access the PMCEID0_EL0:

MRS <Xt>, PMCEID0_EL0 ; Read PMCEID0_EL0 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>110</td>
</tr>
</tbody>
</table>
**D7.4.4 PMCEID1_EL0, Performance Monitors Common Event Identification register 1**

The PMCEID1_EL0 characteristics are:

**Purpose**

Defines which common architectural and common microarchitectural feature events in the range 0x020 to 0x03F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (Config-RO)</th>
<th>EL1 (NS, RO)</th>
<th>EL1 (S, RO)</th>
<th>EL2 (NS, RO)</th>
<th>EL3 (SCR.NS=1, RO)</th>
<th>EL3 (SCR.NS=0, RO)</th>
</tr>
</thead>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMCEID1_EL0[31:0] is architecturally mapped to AArch32 System register PMCEID1.

AArch64 System register PMCEID1_EL0[31:0] is architecturally mapped to External register PMCEID1.

**Attributes**

PMCEID1_EL0 is a 32-bit register.

**Field descriptions**

The PMCEID1_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID[63:32]</td>
<td></td>
</tr>
</tbody>
</table>

**ID[63:32], bits [31:0]**

PMCEID1_EL0[n] maps to event (n + 32). For a list of event numbers and descriptions, see *Events, event numbers, and mnemonics on page D5-1848*.

For each bit:

- 0: The common event is not implemented.
- 1: The common event is implemented.

Bits that map to reserved event numbers are reserved to identify events that might be defined in future revisions to the architecture.

Events that do not require additional features in the PMU can be defined retrospectively, meaning that they can be implemented as part of a PMUv3 implementation.
Accessing the PMCEID1_EL0:

To access the PMCEID1_EL0:

MRS <Xt>, PMCEID1_EL0 ; Read PMCEID1_EL0 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>111</td>
</tr>
</tbody>
</table>
D7.4.5 PMCNTENCLR_EL0, Performance Monitors Count Enable Clear register

The PMCNTENCLR_EL0 characteristics are:

Purpose

Disables the Cycle Count Register, PMCCNTR_EL0, and any implemented event counters PMEVCNTR<n>. Reading this register shows which counters are enabled.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register PMCNTENCLR_EL0 is architecturally mapped to AArch32 System register PMCNTENCLR.

AArch64 System register PMCNTENCLR_EL0 is architecturally mapped to External register PMCNTENCLR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMCNTENCLR_EL0 is a 32-bit register.

Field descriptions

The PMCNTENCLR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C P&lt;n&gt;, bit [n]</td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR_EL0 disable bit. Disables the cycle counter register. Possible values are:

0 When read, means the cycle counter is disabled. When written, has no effect.
1 When read, means the cycle counter is enabled. When written, disables the cycle counter.

P<n>, bit [n], for n = 0 to 30

Event counter disable bit for PMEVCNTR<n> EL0.
Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN. Otherwise, N is the value in PMCR_EL0.N.

Possible values of each bit are:

<table>
<thead>
<tr>
<th>0</th>
<th>When read, means that PMEVCNTR&lt;\text{n}&gt;_EL0 is disabled. When written, has no effect.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>When read, means that PMEVCNTR&lt;\text{n}&gt;_EL0 is enabled. When written, disables PMEVCNTR&lt;\text{n}&gt;_EL0.</td>
</tr>
</tbody>
</table>

**Accessing the PMCNTENCLR_EL0:**

To access the PMCNTENCLR_EL0:

- MRS <Xt>, PMCNTENCLR_EL0 ; Read PMCNTENCLR_EL0 into Xt
- MSR PMCNTENCLR_EL0, <Xt> ; Write Xt to PMCNTENCLR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.4.6 PMCNTENSET_EL0, Performance Monitors Count Enable Set register

The PMCNTENSET_EL0 characteristics are:

**Purpose**

Enables the Cycle Count Register, PMCCNTR_EL0, and any implemented event counters PMEVCNTR<n>. Reading this register shows which counters are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMCNTENSET_EL0 is architecturally mapped to AArch32 System register PMCNTENSET.

AArch64 System register PMCNTENSET_EL0 is architecturally mapped to External register PMCNTENSET_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMCNTENSET_EL0 is a 32-bit register.

**Field descriptions**

The PMCNTENSET_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;n&gt;, bit [n]</td>
</tr>
</tbody>
</table>

**C, bit [31]**

PMCCNTR_EL0 enable bit. Enables the cycle counter register. Possible values are:

- 0 When read, means the cycle counter is disabled. When written, has no effect.
- 1 When read, means the cycle counter is enabled. When written, enables the cycle counter.

**P<n>, bit [n], for n = 0 to 30**

Event counter enable bit for PMEVCNTR<n> EL0.
Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN. Otherwise, N is the value in PMCR_EL0.N.

Possible values of each bit are:

0  When read, means that PMEVCNTR<n>_EL0 is disabled. When written, has no effect.
1  When read, means that PMEVCNTR<n>_EL0 event counter is enabled. When written, enables PMEVCNTR<n>_EL0.

### Accessing the PMCNTENSET_EL0:

To access the PMCNTENSET_EL0:

```assembly
MRS <Xt>, PMCNTENSET_EL0 ; Read PMCNTENSET_EL0 into Xt
MSR PMCNTENSET_EL0, <Xt> ; Write Xt to PMCNTENSET_EL0
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.4.7 PMCR_EL0, Performance Monitors Control Register

The PMCR_EL0 characteristics are:

**Purpose**

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDCR_EL2.TPMCR==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMCR_EL0 is architecturally mapped to AArch32 System register PMCR.

AArch64 System register PMCR_EL0[6:0] is architecturally mapped to External register PMCR_EL0[6:0].

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMCR_EL0 is a 32-bit register.

**Field descriptions**

The PMCR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>16 15</th>
<th>11 10</th>
<th>7 6</th>
<th>5 4</th>
<th>3 2</th>
<th>1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP</td>
<td>IDCODE</td>
<td>N</td>
<td>RES0</td>
<td>LDCP</td>
<td>X</td>
<td>D</td>
<td>C</td>
</tr>
</tbody>
</table>

**IMP, bits [31:24]**

Implementer code. This field is RO with an IMPLEMENTATION DEFINED value.

The implementer codes are allocated by ARM. Values have the same interpretation as bits [31:24] of the MIDR.
IDCODE, bits [23:16]

Identification code. This field is RO with an IMPLEMENTATION DEFINED value.

Each implementer must maintain a list of identification codes that is specific to the implementer. A specific implementation is identified by the combination of the implementer code and the identification code.

N, bits [15:11]

Number of event counters. A RO field that indicates the number counters implemented. A value of 0b00000 in this field indicates that only the Cycle Count Register PMCCNTR_EL0 is implemented.

The value of this field is the number of event counters implemented. This value is in the range of 0b00000, in which case only the PMCCNTR_EL0 is implemented, to 0b11111, which indicates that the PMCCNTR_EL0 and 31 event counters are implemented.

In an implementation that includes EL2, reads of this field from Non-secure EL1 and Non-secure EL0 return the value of MDCR_EL2.HPMN.

Bits [10:7]

Reserved, RES0.

LC, bit [6]

Long cycle counter enable. Determines which PMCCNTR_EL0 bit generates an overflow recorded by PMOVSR[31].

0 Cycle counter overflow on increment that changes PMCCNTR_EL0[31] from 1 to 0.
1 Cycle counter overflow on increment that changes PMCCNTR_EL0[63] from 1 to 0.

ARM deprecates use of PMCR_EL0.LC = 0.

In an AArch64-only implementation, this field is RES1.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

DP, bit [5]

Disable cycle counter when event counting is prohibited. The possible values of this bit are:

0 PMCCNTR_EL0, if enabled, counts when event counting is prohibited.
1 PMCCNTR_EL0 does not count when event counting is prohibited.

Counting events is never prohibited in Non-secure state. However, there are some restrictions on counting events in Secure state. For more information about the interaction between the Performance Monitors and EL3, see Interaction with EL3 on page D5-1841.

If EL3 is not implemented, this field is RES0, otherwise it is an RW field.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

X, bit [4]

Enable export of events in an IMPLEMENTATION DEFINED event stream. The possible values of this bit are:

0 Do not export events.
1 Export events where not prohibited.

This field enables the exporting of events over an event bus to another device, for example to an OPTIONAL trace macrocell. If the implementation does not include such an event bus then this field is RAZ/WI, otherwise it is an RW field.

In an implementation that includes an event bus, no events are exported when counting is prohibited.

This field does not affect the generation of Performance Monitors overflow interrupt requests or signaling to a cross-trigger interface (CTI) that can be implemented as signals exported from the PE.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.
D, bit [3]

Clock divider. The possible values of this bit are:

0  When enabled, PMCCNTR_EL0 counts every clock cycle.
1  When enabled, PMCCNTR_EL0 counts once every 64 clock cycles.

In an AArch64-only implementation this field is RES0, otherwise it is an RW field. If PMCR_EL0.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.

ARM deprecates use of PMCR_EL0.D = 1.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

C, bit [2]

Cycle counter reset. This bit is WO. The effects of writing to this bit are:

0  No action.
1  Reset PMCCNTR_EL0 to zero.

This bit is always RAZ.

Resetting PMCCNTR_EL0 does not clear the PMCCNTR_EL0 overflow bit to 0.

P, bit [1]

Event counter reset. This bit is WO. The effects of writing to this bit are:

0  No action.
1  Reset all event counters accessible in the current EL, not including PMCCNTR_EL0, to zero.

This bit is always RAZ.

In Non-secure EL0 and EL1, if EL2 is implemented, a write of 1 to this bit does not reset event counters that MDCR_EL2.HPMN reserves for EL2 use.

In EL2 and EL3, a write of 1 to this bit resets all the event counters.

Resetting the event counters does not clear any overflow bits to 0.

E, bit [0]

Enable. The possible values of this bit are:

0  All counters that are accessible at Non-secure EL1, including PMCCNTR_EL0, are disabled.
1  All counters that are accessible at Non-secure EL1 are enabled by PMCNTENSET_EL0.

This bit is RW.

If EL2 is implemented, this bit does not affect the operation of event counters that MDCR_EL2.HPMN reserves for EL2 use.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the PMCR_EL0:

To access the PMCR_EL0:

MRS <Xt>, PMCR_EL0 ; Read PMCR_EL0 into Xt
MSR PMCR_EL0, <Xt> ; Write Xt to PMCR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.4.8  PMEVCNTR<n>_EL0, Performance Monitors Event Count Registers, n = 0 - 30

The PMEVCNTR<n>_EL0 characteristics are:

**Purpose**

Holds event counter n, which counts events, where n is 0 to 30.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

PMEVCNTR<n>_EL0 can also be accessed by using PMXEVCNTR_EL0 with PMSELR_EL0.SEL set to n.

If <n> is greater than or equal to the number of accessible counters, reads and writes of PMEVCNTR<n>_EL0 are CONstrained UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- For an access from Non-secure EL1, or an access from Non-secure EL0 when the value of PMUSERENR_EL0.EN is 1, if PMSELR_EL0.SEL is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2.

--- Note ---

In an implementation that includes EL2, in Non-secure state at EL0 and EL1, MDCR_EL2.HPMN identifies the number of accessible counters. Otherwise, the number of accessible counters is the number of implemented counters.

--- Traps and Enables ---

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548](https://developer.arm.com). Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.ER==0, read accesses to this register from EL0 are trapped to EL1.
- If PMUSERENR_EL0.EN==0, write accesses to this register from EL0 are trapped to EL1.

--- Configurations ---

AArch64 System register PMEVCNTR<n>_EL0 is architecturally mapped to AArch32 System register PMEVCNTR<n>.

AArch64 System register PMEVCNTR<n>_EL0 is architecturally mapped to External register PMEVCNTR<n>_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

--- Attributes ---

PMEVCNTR<n>_EL0 is a 32-bit register.
Field descriptions

The PMEVCNTR<n>_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Event counter n</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.

Accessing the PMEVCNTR<n>_EL0:

To access the PMEVCNTR<n>_EL0:

MRS <Xt>, PMEVCNTR<n>_EL0 ; Read PMEVCNTR<n>_EL0 into Xt, where n is in the range 0 to 30
MSR PMEVCNTR<n>_EL0, <Xt> ; Write Xt to PMEVCNTR<n>_EL0, where n is in the range 0 to 30

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>10:n&lt;4:3&gt;</td>
<td>n&lt;2:0&gt;</td>
</tr>
</tbody>
</table>

PMEVCNTR<n>_EL0 can also be accessed by using PMXEVCTR_EL0 with PMSELR_EL0.SEL set to the value of <n>. 
D7.4.9 PMEVTYPER<n>_EL0, Performance Monitors Event Type Registers, n = 0 - 30

The PMEVTYPER<n>_EL0 characteristics are:

**Purpose**

Configures event counter n, where n is 0 to 30.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

PMEVTYPER<n>_EL0 can also be accessed by using PMXEVTPYER_EL0 with PMSELR_EL0.SEL set to n.

If <n> is greater than or equal to the number of accessible counters, reads and writes of PMEVTYPER<n>_EL0 are CONSTRAINED UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a **NOP**.
- For an access from Non-secure EL1, or an access from Non-secure EL0 when the value of PMUSERENR_EL0.EN is 1, if PMSELR_EL0.SEL is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2.

**Note**

In an implementation that includes EL2, in Non-secure state at EL0 and EL1, MDCR_EL2.HPMN identifies the number of accessible counters. Otherwise, the number of accessible counters is the number of implemented counters.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMEVTYPER<n>_EL0 is architecturally mapped to AArch32 System register PMEVTYPER<n>.

AArch64 System register PMEVTYPER<n>_EL0 is architecturally mapped to External register PMEVTYPER<n>_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMEVTYPER<n>_EL0 is a 32-bit register.
Field descriptions

The PMEVTPER<\alpha>_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>P, bit [31]</td>
<td>Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are: 0 Count events in EL1. 1 Do not count events in EL1.</td>
</tr>
<tr>
<td>U, bit [30]</td>
<td>User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are: 0 Count events in EL0. 1 Do not count events in EL0.</td>
</tr>
<tr>
<td>NSK, bit [29]</td>
<td>Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0. If the value of this bit is equal to the value of P, events in Non-secure EL1 are counted. Otherwise, events in Non-secure EL1 are not counted.</td>
</tr>
<tr>
<td>NSU, bit [28]</td>
<td>Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0. If the value of this bit is equal to the value of U, events in Non-secure EL0 are counted. Otherwise, events in Non-secure EL0 are not counted.</td>
</tr>
<tr>
<td>NSH, bit [27]</td>
<td>Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0. 0 Do not count events in EL2. 1 Count events in EL2.</td>
</tr>
<tr>
<td>M, bit [26]</td>
<td>Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0. If the value of this bit is equal to the value of P, cycles in Secure EL3 are counted. Otherwise, cycles in Secure EL3 are not counted. Most applications can ignore this field and set its value to 0.</td>
</tr>
</tbody>
</table>

---

Note

This field is not visible in the AArch32 PMEVTPER System register.
MT, bit [25]
Multithreading. When the implementation is multi-threaded, the valid values for this bit are:
0 Count events only on controlling PE.
1 Count events from any PE with the same affinity at level 1 and above as this PE.
When the implementation is not multi-threaded, this bit is RES0.

--- Note ---
• An implementation is described as multi-threaded when the lowest level of affinity consists of logical PEs that are implemented using a multi-threading type approach. That is, the performance of PEs at the lowest affinity level is highly interdependent. On such an implementation, the value of MPIDR_EL1.MT, when read at the highest implemented Exception level, is 1.
• Events from a different thread of a multithreaded implementation are not Attributable to the thread counting the event.

Bits [24:10]
Reserved, RES0.

evtCount, bits [9:0]
Event to count. The event number of the event that is counted by event counter PMEVCNTR<n>_EL0.
Software must program this field with an event that is supported by the PE being programmed.
There are three ranges of event numbers:
• Event numbers in the range 0x000 to 0x03F are common architectural and microarchitectural events.
• Event numbers in the range 0x040 to 0x0BF are ARM recommended common architectural and microarchitectural events.
• Event numbers in the range 0x0C0 to 0x3FF are IMPLEMENTATION DEFINED events.
If evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the event type:
• For the range 0x000 to 0x03F, no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
• For IMPLEMENTATION DEFINED events, it is UNPREDICTABLE what event, if any, is counted, and the value returned by a direct or external read of the evtCount field is UNKNOWN.

--- Note ---
UNPREDICTABLE means the event must not expose privileged information.

ARM recommends that the behavior across a family of implementations is defined such that if a given implementation does not include an event from a set of common IMPLEMENTATION DEFINED events, then no event is counted and the value read back on evtCount is the value written.

Accessing the PMEVTYPER<n>_EL0:
To access the PMEVTYPER<n>_EL0:
MRS <Xt>, PMEVTYPER<n>_EL0 ; Read PMEVTYPER<n>_EL0 into Xt, where n is in the range 0 to 30
MSR PMEVTYPER<n>_EL0, <Xt> ; Write Xt to PMEVTYPER<n>_EL0, where n is in the range 0 to 30
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>110</td>
<td>n&lt;4:3&gt;</td>
<td>n&lt;2:0&gt;</td>
</tr>
</tbody>
</table>
D7.4.10 PMINTENCLR_EL1, Performance Monitors Interrupt Enable Clear register

The PMINTENCLR_EL1 characteristics are:

**Purpose**

Disables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR<\(n\)>_EL0. Reading the register shows which overflow interrupt requests are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register PMINTENCLR_EL1 is architecturally mapped to AArch32 System register PMINTENCLR.

AArch64 System register PMINTENCLR_EL1 is architecturally mapped to External register PMINTENCLR_EL1.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMINTENCLR_EL1 is a 32-bit register.

**Field descriptions**

The PMINTENCLR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31 30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;(n)&gt;, bit [n]</td>
</tr>
</tbody>
</table>

**C, bit [31]**

PMCCNTR_EL0 overflow interrupt request disable bit. Possible values are:

- 0 When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect.
- 1 When read, means the cycle counter overflow interrupt request is enabled. When written, disables the cycle count overflow interrupt request.

**P<\(n\)>, bit [n], for \(n = 0\) to 30**

Event counter overflow interrupt request disable bit for PMEVCNTR<\(n\)>_EL0.

When EL2 is implemented, in Non-secure EL1 and EL0, \(N\) is the value in MDCR_EL2.HPMN. Otherwise, \(N\) is the value in PMCR_EL0.N.
Bits [30:N] are RAZ/WI.

Possible values are:

0  When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is disabled. When written, has no effect.

1  When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is enabled. When written, disables the PMEVCNTR<n>_EL0 interrupt request.

**Accessing the PMINTENCLR_EL1:**

To access the PMINTENCLR_EL1:

MRS <Xt>, PMINTENCLR_EL1 ; Read PMINTENCLR_EL1 into Xt
MSR PMINTENCLR_EL1, <Xt> ; Write Xt to PMINTENCLR_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1001</td>
<td>1110</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.4.11 PMINTSET_EL1, Performance Monitors Interrupt Enable Set register

The PMINTSET_EL1 characteristics are:

**Purpose**

Enables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0. Reading the register shows which overflow interrupt requests are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

AArch64 System register PMINTSET_EL1 is architecturally mapped to AArch32 System register PMINTSET.

AArch64 System register PMINTSET_EL1 is architecturally mapped to External register PMINTSET_EL1.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMINTSET_EL1 is a 32-bit register.

**Field descriptions**

The PMINTSET_EL1 bit assignments are:

- **C, bit [31]**
  - **PMCCNTR_EL0** overflow interrupt request enable bit. Possible values are:
    - 0: When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect.
    - 1: When read, means the cycle counter overflow interrupt request is enabled. When written, enables the cycle count overflow interrupt request.

- **P<n>, bit [n]**, for n = 0 to 30
  - Event counter overflow interrupt request enable bit for PMEVCNTR<n>_EL0.
    - When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN.
    - Otherwise, N is the value in PMCR_EL0.N.
Bits [30:N] are RAZ/WI.

Possible values are:

0  When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is disabled. When written, has no effect.
1  When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is enabled. When written, enables the PMEVCNTR<n>_EL0 interrupt request.

**Accessing the PMINTENSET_EL1:**

To access the PMINTENSET_EL1:

```
MRS <Xt>, PMINTENSET_EL1 ; Read PMINTENSET_EL1 into Xt
MSR PMINTENSET_EL1, <Xt> ; Write Xt to PMINTENSET_EL1
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>1001</td>
<td>1110</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.4.12 PMOVSCLR_EL0, Performance Monitors Overflow Flag Status Clear Register

The PMOVSCLR_EL0 characteristics are:

Purpose

Contains the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0, and each of the implemented event counters PMEVCNTR<n>. Writing to this register clears these bits.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This register is accessible at EL0 when PMUSERENR_EL0.EN is set to 1.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register PMOVSCLR_EL0 is architecturally mapped to AArch32 System register PMOVSR.

AArch64 System register PMOVSCLR_EL0 is architecturally mapped to External register PMOVSCLR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMOVSCLR_EL0 is a 32-bit register.

Field descriptions

The PMOVSCLR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR_EL0 overflow bit. Possible values are:

- 0: When read, means the cycle counter has not overflowed. When written, has no effect.
- 1: When read, means the cycle counter has overflowed. When written, clears the overflow bit to 0.

PMCR_EL0.LC controls whether an overflow is detected from PMCCNTR_EL0[31] or from PMCCNTR_EL0.
P<\text{n}>, \text{bit}[\text{n}], \text{for} \ \text{n} = 0 \ \text{to} \ 30

Event counter overflow clear bit for \text{PMEVCNTR}<\text{n}>_\text{EL0}.

Bits [30:N] are RAZ/WI.

When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN. Otherwise, N is the value in PMCR_EL0.N.

Possible values of each bit are:

0  When read, means that \text{PMEVCNTR}<\text{n}>_\text{EL0} has not overflowed. When written, has no effect.
1  When read, means that \text{PMEVCNTR}<\text{n}>_\text{EL0} has overflowed. When written, clears \text{PMEVCNTR}<\text{n}>_\text{EL0} overflow bit to 0.

Accessing the PMOVSCLR_EL0:

To access the PMOVSCLR_EL0:

MRS <\text{Xt}>, PMOVSCLR_EL0 ; Read PMOVSCLR_EL0 into Xt
MSR PMOVSCLR_EL0, <\text{Xt}> ; Write X into PMOVSCLR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>011</td>
</tr>
</tbody>
</table>
### PMOVSSET_EL0, Performance Monitors Overflow Flag Status Set register

The PMOVSSET_EL0 characteristics are:

**Purpose**
Sets the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0, and each of the implemented event counters PMEVCNTR<n>.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**
AArch64 System register PMOVSSET_EL0 is architecturally mapped to AArch32 System register PMOVSSET.
AArch64 System register PMOVSSET_EL0 is architecturally mapped to External register PMOVSSET_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
PMOVSSET_EL0 is a 32-bit register.

**Field descriptions**
The PMOVSSET_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td><strong>C</strong>, bit [31]</td>
</tr>
<tr>
<td>30</td>
<td><strong>P&lt;n&gt;</strong>, bit [n]</td>
</tr>
</tbody>
</table>

**C**, bit [31]
PMCCNTR_EL0 overflow bit. Possible values are:

- 0: When read, means the cycle counter has not overflowed. When written, has no effect.
- 1: When read, means the cycle counter has overflowed. When written, sets the overflow bit to 1.

**P<n>**, bit [n], for n = 0 to 30
Event counter overflow set bit for PMEVCNTR<n>_EL0.
Bits [30:N] are RAZ/WI.
When EL2 is implemented, in Non-secure EL1 and EL0, \( N \) is the value in \texttt{MDCR\_EL2.HPMN}. Otherwise, \( N \) is the value in \texttt{PMCR\_EL0.N}.

Possible values are:

0  When read, means that \texttt{PMEVCNTR\_n\_EL0} has not overflowed. When written, has no effect.

1  When read, means that \texttt{PMEVCNTR\_n\_EL0} has overflowed. When written, sets the \texttt{PMEVCNTR\_n\_EL0} overflow bit to 1.

**Accessing the PMOVSSET\_EL0:**

To access the PMOVSSET\_EL0:

\[
\text{MRS <Xt>, PMOVSSET\_EL0} \quad \text{Read PMOVSSET\_EL0 into Xt}
\]

\[
\text{MSR PMOVSSET\_EL0, <Xt>} \quad \text{Write Xt to PMOVSSET\_EL0}
\]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1110</td>
<td>011</td>
</tr>
</tbody>
</table>
D7.4.14 PMSELR_EL0, Performance Monitors Event Counter Selection Register

The PMSELR_EL0 characteristics are:

**Purpose**

Selects the current event counter PMEVCNTR<\(n\)> or the cycle counter, CCNT.

PMSELR_EL0 is used in conjunction with PMXEVTYPER_EL0 to determine the event that increments a selected event counter, and the modes and states in which the selected counter increments.

It is also used in conjunction with PMXEVCNTR_EL0, to determine the value of a selected event counter.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.ER==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMSELR_EL0 is architecturally mapped to AArch32 System register PMSELR.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMSELR_EL0 is a 32-bit register.

**Field descriptions**

The PMSELR_EL0 bit assignments are:

```
  31  5  4  0
   RES0     SEL
```

**Bits [31:5]**

Reserved, RES0.

**SEL, bits [4:0]**

Selects event counter, PMEVCNTR<\(n\)> where \(n\) is the value held in this field. This value identifies which event counter is accessed when a subsequent access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 occurs.
This field can take any value from 0 (0b00000) to (PMCR.N)-1, or 31 (0b11111). When PMSELR_EL0.SEL is 0b11111 it selects the cycle counter and:

- A read of the PMXEVTYPER_EL0 returns the value of PMCCFILTR_EL0.
- A write of the PMXEVTYPER_EL0 writes to PMCCFILTR_EL0.
- A read or write of PMXEVCNTR_EL0 has CONSTRAINED UNPREDICTABLE effects, that can be one of the following:
  - Access to PMXEVCNTR_EL0 is UNDEFINED.
  - Access to PMXEVCNTR_EL0 behaves as a NOP.
  - Access to PMXEVCNTR_EL0 behaves as if the register is RAZ/WI.
  - Access to PMXEVCNTR_EL0 behaves as if the PMSELR_EL0.SEL field contains an UNKNOWN value.

If this field is set to a value greater than or equal to the number of implemented counters, but not equal to 31, the results of access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 are CONSTRAINED UNPREDICTABLE, and can be one of the following:

- Access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 is UNDEFINED.
- Access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 behaves as a NOP.
- Access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 behaves as if the register is RAZ/WI.
- Access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 behaves as if the PMSELR_EL0.SEL field contains an UNKNOWN value.
- Access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 behaves as if the PMSELR_EL0.SEL field contains 0b11111.

Direct reads of this field return an UNKNOWN value.

**Accessing the PMSELR_EL0:**

To access the PMSELR_EL0:

MRS <Xt>, PMSELR_EL0 ; Read PMSELR_EL0 into Xt
MSR PMSELR_EL0, <Xt> ; Write Xt to PMSELR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>101</td>
</tr>
</tbody>
</table>
D7.4.15  PMSWINC_EL0, Performance Monitors Software Increment register

The PMSWINC_EL0 characteristics are:

**Purpose**

Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see SW_INCR.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, write accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.SW==0, write accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMSWINC_EL0 is architecturally mapped to AArch32 System register PMSWINC.

AArch64 System register PMSWINC_EL0 is architecturally mapped to External register PMSWINC_EL0.

**Attributes**

PMSWINC_EL0 is a 32-bit register.

**Field descriptions**

The PMSWINC_EL0 bit assignments are:

```
  31 30             0
  [P<n>, bit [n]]   
    RES0
```

**Bit [31]**

Reserved, RES0.

**P<n>, bit [n], for n = 0 to 30**

Event counter software increment bit for PMEVCNTR<n>_EL0.

Bits [30:N] are WI.

When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN. Otherwise, N is the value in PMCR.N.
The effects of writing to this bit are:

0  No action. The write to this bit is ignored.
1  If PMEVCNTR<n>_EL0 is enabled and configured to count the software increment event, increments PMEVCNTR<n>_EL0 by 1. If PMEVCNTR<n>_EL0 is disabled, or not configured to count the software increment event, the write to this bit is ignored.

**Accessing the PMSWINC_EL0:**

To access the PMSWINC_EL0:

MSR PMSWINC_EL0, <Xt> ; Write Xt to PMSWINC_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1100</td>
<td>100</td>
</tr>
</tbody>
</table>
D7.4.16 PMUSERENR_EL0, Performance Monitors User Enable Register

The PMUSERENR_EL0 characteristics are:

**Purpose**

Enables or disables EL0 access to the Performance Monitors.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.

**Configurations**

AArch64 System register PMUSERENR_EL0 is architecturally mapped to AArch32 System register PMUSERENR.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMUSERENR_EL0 is a 32-bit register.

**Field descriptions**

The PMUSERENR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:4]**

Reserved, RES0.

**ER, bit [3]**

Event counter read trap control:

- 0: EL0 using AArch64: EL0 reads of the PMXEVCNTR_EL0 and PMEVCNTR<n>_EL0, and EL0 read/write accesses to the PMSELR_EL0, are trapped to EL1 if PMUSERENR_EL0.EN is also 0.
EL0 using AArch32: EL0 reads of the PMXEVCNTR and PMEVCNTR<\text{n}>, and EL0 read/write accesses to the PMSELR, are trapped to EL1 if PMUSERENR_EL0.EN is also 0.

EL0 using AArch64: EL0 reads of the PMXEVCNTR_EL0 and PMEVCNTR<\text{n}>_EL0, and EL0 read/write accesses to the PMSELR_EL0, are not trapped to EL1.

CR, bit [2]
Cycle counter read trap control:

0  EL0 using AArch64: EL0 read accesses to the PMCCNTR_EL0 are trapped to EL1 if PMUSERENR_EL0.EN is also 0.
EL0 using AArch32: EL0 read accesses to the PMCCNTR are trapped to EL1 if PMUSERENR_EL0.EN is also 0.

1  EL0 using AArch64: EL0 read accesses to the PMCCNTR_EL0 are not trapped to EL1.
EL0 using AArch32: EL0 read accesses to the PMCCNTR are not trapped to EL1.

SW, bit [1]
Software Increment write trap control:

0  EL0 using AArch64: EL0 writes to the PMSWINC_EL0 are trapped to EL1 if PMUSERENR_EL0.EN is also 0.
EL0 using AArch32: EL0 writes to the PMSWINC are trapped to EL1 if PMUSERENR_EL0.EN is also 0.

1  EL0 using AArch64: EL0 writes to the PMSWINC_EL0 are not trapped to EL1.
EL0 using AArch32: EL0 writes to the PMSWINC are not trapped to EL1.

EN, bit [0]
Traps EL0 accesses to the Performance Monitors registers to EL1, from both Execution states:

0  EL0 accesses to the Performance Monitors registers are trapped to EL1, unless enabled by one of PMUSERENR_EL0.{ER, CR, SW}.

1  EL0 accesses to the Performance Monitors registers are not trapped to EL1. Software can access all PMU registers at EL0.

Note
- The PMUSERENR_EL0 and PMUSERENR registers are always RO at EL0 and not trapped by this bit.
- EL0 cannot read or write PMINTENSET_EL1 and PMINTENCLR_EL1, or PMINTENSET and PMINTENCLR.

Accessing the PMUSERENR_EL0:

To access the PMUSERENR_EL0:

MRS <Xt>, PMUSERENR_EL0 ; Read PMUSERENR_EL0 into Xt
MSR PMUSERENR_EL0, <Xt> ; Write Xt to PMUSERENR_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1110</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.4.17 PMXEVCNTR_EL0, Performance Monitors Selected Event Count Register

The PMXEVCNTR_EL0 characteristics are:

**Purpose**

Reads or writes the value of the selected event counter, PMEVCNTR\(<n>\) _EL0_.
PMSELR_EL0.SEL determines which event counter is selected.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If PMSELR_EL0.SEL is greater than or equal to the number of accessible counters then reads and writes of PMXEVCNTR_EL0 are CONSTRAINED UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- Accesses to the register behave as if PMSELR_EL0.SEL has an UNKNOWN value less than the number of counters accessible at the current Exception level and Security state.
- Accesses to the register behave as if PMSELR_EL0.SEL is 31.
- For an access from Non-secure EL1, or an access from Non-secure EL0 when the value of PMUSERENR_EL0.EN is 1, if PMSELR_EL0.SEL is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2.

**Note**

In an implementation that includes EL2, in Non-secure state at EL0 and EL1, MDCR_EL2.HPMN identifies the number of accessible counters. Otherwise, the number of accessible counters is the number of implemented counters.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.ER==0, read accesses to this register from EL0 are trapped to EL1.
- If PMUSERENR_EL0.EN==0, write accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register PMXEVCNTR_EL0 is architecturally mapped to AArch32 System register PMXEVCNTR.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMXEVCNTR_EL0 is a 32-bit register.
Field descriptions

The PMXEVcntr_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>PMXEVcntr_EL0</th>
<th>bits [31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMXEVcntr_EL0, bits [31:0]</td>
<td>Value of the selected event counter, PMXEVcntr_EL0, where n is the value stored in PMSELR_EL0.SEL.</td>
</tr>
</tbody>
</table>

Accessing the PMXEVcntr_EL0:

To access the PMXEVcntr_EL0:

MRS <Xt>, PMXEVcntr_EL0 ; Read PMXEVcntr_EL0 into Xt
MSR PMXEVcntr_EL0, <Xt> ; Write Xt to PMXEVcntr_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1101</td>
<td>010</td>
</tr>
</tbody>
</table>
PMXEVTYPE_EL0, Performance Monitors Selected Event Type Register

The PMXEVTYPE_EL0 characteristics are:

Purpose

When PMSELR_EL0.SEL selects an event counter, this accesses a PMEVTYPE<\(n\)>_EL0 register. When PMSELR_EL0.SEL selects the cycle counter, this accesses PMCCFILTR_EL0.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If PMSELR_EL0.SEL is greater than or equal to the number of accessible counters then reads and writes of PMXEVTYPE_EL0 are CONstrained UNpredictable, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- Accesses to the register behave as if PMSELR_EL0.SEL has an UNKNOWN value less than the number of counters accessible at the current Exception level and Security state.
- Accesses to the register behave as if PMSELR_EL0.SEL is 31.
- For an access from Non-secure EL1, or an access from Non-secure EL0 when the value of PMUSERENR_EL0.EN is 1, if PMSELR_EL0.SEL is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2.

Note

In an implementation that includes EL2, in Non-secure state at EL0 and EL1, MDCR_EL2.HPMN identifies the number of accessible counters. Otherwise, the number of accessible counters is the number of implemented counters.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register PMXEVTYPE_EL0 is architecturally mapped to AArch32 System register PMXEVTYPE.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMXEVTYPE_EL0 is a 32-bit register.
### Field descriptions

The PMXEVTYPER_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Event type register or PMCCFILTR_EL0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Event type register or PMCCFILTR_EL0.<br>
When PMSELR_EL0.SEL == 31, this register accesses PMCCFILTR_EL0.<br>Otherwise, this register accesses PMEVTPYR<n>_EL0 where n is the value in PMSELR_EL0.SEL.

### Accessing the PMXEVTYPER_EL0:

To access the PMXEVTYPER_EL0:

MRS <Xt>, PMXEVTYPER_EL0 ; Read PMXEVTYPER_EL0 into Xt<br>MSR PMXEVTYPER_EL0, <Xt> ; Write Xt to PMXEVTYPER_EL0<br>

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1001</td>
<td>1101</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.5  **Generic Timer registers**

This section lists the Generic Timer registers in AArch64.
D7.5.1  CNTFRQ_EL0, Counter-timer Frequency register

The CNTFRQ_EL0 characteristics are:

**Purpose**

This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.

**Usage constraints**

If EL1 is the highest exception level implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is the highest exception level implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Can only be written at the highest Exception level implemented. For example, if EL3 is the highest implemented Exception level, CNTFRQ_EL0 can only be written at EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch64](#) on page D1-1548. Subject to the prioritization rules:

- If CNTKCTL_EL1.EL0PCTEN==0, and CNTKCTL_EL1.EL0VCTEN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register CNTFRQ_EL0 is architecturally mapped to AArch32 System register CNTFRQ.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTFRQ_EL0 is a 32-bit register.

**Field descriptions**

The CNTFRQ_EL0 bit assignments are:
Bits [31:0]

Clock frequency. Indicates the system counter clock frequency, in Hz.

Accessing the CNTFRQ_EL0:

To access the CNTFRQ_EL0:

MRS <Xt>, CNTFRQ_EL0 ; Read CNTFRQ_EL0 into <Xt>
MSR CNTFRQ_EL0, <Xt> ; Write <Xt> to CNTFRQ_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.5.2   **CNTHCTL_EL2, Counter-timer Hypervisor Control register**

The CNTHCTL_EL2 characteristics are:

**Purpose**  
Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 to the physical counter and the Non-secure EL1 physical timer.

**Usage constraints**  
This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**  
There are no traps or enables affecting this register.

**Configurations**  
AArch64 System register CNTHCTL_EL2 is architecturally mapped to AArch32 System register CNTHCTL.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**  
CNTHCTL_EL2 is a 32-bit register.

**Field descriptions**  
The CNTHCTL_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **RES0**  
  Reserved, RES0.

- **EVNTI, bits [7:4]**  
  Selects which bit (0 to 15) of the counter register CNTPCT_EL0 is the trigger for the event stream generated from that counter, when that stream is enabled.

- **EVNTDIR, bit [3]**  
  Controls which transition of the counter register CNTPCT_EL0 trigger bit, defined by EVNTI, generates an event when the event stream is enabled:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>A 0 to 1 transition of the trigger bit triggers an event.</td>
</tr>
<tr>
<td>1</td>
<td>A 1 to 0 transition of the trigger bit triggers an event.</td>
</tr>
</tbody>
</table>
EVNTEN, bit [2]

Enables the generation of an event stream from the counter register CNTPCT_EL0:

0  Disables the event stream.
1  Enables the event stream.

EL1PCEN, bit [1]

Traps Non-secure EL0 and EL1 accesses to the physical timer registers to EL2.

0  From AArch64 state: Non-secure EL0 and EL1 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 are trapped to EL2.
From AArch32 state: Non-secure EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are trapped to EL2.
1  From AArch64 state: Non-secure EL0 and EL1 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 are not trapped to EL2.
From AArch32 state: Non-secure EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are not trapped to EL2.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.

EL1PCTEN, bit [0]

Traps Non-secure EL0 and EL1 accesses to the physical counter register to EL2.

0  From AArch64 state: Non-secure EL0 and EL1 accesses to the CNTPCT_EL0 are trapped to EL2.
From AArch32 state: Non-secure EL0 and EL1 accesses to the CNTPCT are trapped to EL2.
1  From AArch64 state: Non-secure EL0 and EL1 accesses to the CNTPCT_EL0 are not trapped to EL2.
From AArch32 state: Non-secure EL0 and EL1 accesses to the CNTPCT are not trapped to EL2.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.

Accessing the CNTHCTL_EL2:

To access the CNTHCTL_EL2:

MRS <Xt>, CNTHCTL_EL2 ; Read CNTHCTL_EL2 into Xt
MSR CNTHCTL_EL2, <Xt> ; Write Xt to CNTHCTL_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1110</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
**D7.5.3 CNTHP_CTL_EL2, Counter-timer Hypervisor Physical Timer Control register**

The CNTHP_CTL_EL2 characteristics are:

**Purpose**
Control register for the EL2 physical timer.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>R</td>
<td>W</td>
<td>R</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register CNTHP_CTL_EL2 is architecturally mapped to AArch32 System register CNTHP_CTL.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
CNTHP_CTL_EL2 is a 32-bit register.

**Field descriptions**
The CNTHP_CTL_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:3]**
Reserved, RES0.

**ISTATUS, bit [2]**
The status of the timer. This bit indicates whether the timer condition is met:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Timer condition not met.</td>
</tr>
<tr>
<td>1</td>
<td>Timer condition is met.</td>
</tr>
</tbody>
</table>

When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see *Operation of the CompareValue views of the timers* on page D6-1884 and *Operation of the TimerValue views of the timers* on page D6-1885.

This bit is read-only.
IMASK, bit [1]

Timer interrupt mask bit. Permitted values are:
0 Timer interrupt is not masked by the IMASK bit.
1 Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

ENABLE, bit [0]

Enables the timer. Permitted values are:
0 Timer disabled.
1 Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTHP_TVVAL_EL2 continues to count down.

--- Note ---
Disabling the output signal might be a power-saving option.

**Accessing the CNTHP_CTL_EL2:**

To access the CNTHP_CTL_EL2:

MRS <Xt>, CNTHP_CTL_EL2 ; Read CNTHP_CTL_EL2 into Xt
MSR CNTHP_CTL_EL2, <Xt> ; Write Xt to CNTHP_CTL_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1110</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.5.4 CNTHP_CVAL_EL2, Counter-timer Hypervisor Physical Timer CompareValue register

The CNTHP_CVAL_EL2 characteristics are:

**Purpose**
Holds the compare value for the EL2 physical timer.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch64 System register CNTHP_CVAL_EL2 is architecturally mapped to AArch32 System register CNTHP_CVAL.
If EL2 is not implemented, this register is RES0 from EL3.
RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
CNTHP_CVAL_EL2 is a 64-bit register.

**Field descriptions**
The CNTHP_CVAL_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>EL2 physical timer compare value</td>
</tr>
</tbody>
</table>

**Accessing the CNTHP_CVAL_EL2:**
To access the CNTHP_CVAL_EL2:

MRS <Xt>, CNTHP_CVAL_EL2 ; Read CNTHP_CVAL_EL2 into Xt
MSR CNTHP_CVAL_EL2, <Xt> ; Write Xt to CNTHP_CVAL_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1110</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.5 CNTHP_TVAL_EL2, Counter-timer Hypervisor Physical Timer TimerValue register

The CNTHP_TVAL_EL2 characteristics are:

**Purpose**

Holds the timer value for the EL2 physical timer.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTHP_CTL_EL2.ENABLE is 0:

- A write to CNTHP_TVAL_EL2 updates the register
- The value held in CNTHP_TVAL_EL2 continues to decrement
- A read of CNTHP_TVAL_EL2 returns an UNKNOWN value.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register CNTHP_TVAL_EL2 is architecturally mapped to AArch32 System register CNTHP_TVAL.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTHP_TVAL_EL2 is a 32-bit register.

**Field descriptions**

The CNTHP_TVAL_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EL2 physical timer value</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

EL2 physical timer value.

**Accessing the CNTHP_TVAL_EL2:**

To access the CNTHP_TVAL_EL2:

MRS <Xt>, CNTHP_TVAL_EL2 ; Read CNTHP_TVAL_EL2 into Xt
MSR CNTHP_TVAL_EL2, <Xt> ; Write Xt to CNTHP_TVAL_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1110</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
CNTKCTL_EL1, Counter-timer Kernel Control register

The CNTKCTL_EL1 characteristics are:

**Purpose**

Controls the generation of an event stream from the virtual counter, and access from EL0 to the physical counter, virtual counter, EL1 physical timers, and the virtual timer.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch64 System register CNTKCTL_EL1 is architecturally mapped to AArch32 System register CNTKCTL.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTKCTL_EL1 is a 32-bit register.

**Field descriptions**

The CNTKCTL_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>10</td>
<td>EVNTI</td>
</tr>
<tr>
<td>9</td>
<td>EL0PCTEN</td>
</tr>
<tr>
<td>8</td>
<td>EL0VCTEN</td>
</tr>
<tr>
<td>7</td>
<td>EVNTEN</td>
</tr>
<tr>
<td>6</td>
<td>EVNTDIR</td>
</tr>
<tr>
<td>5</td>
<td>EL0VTEN</td>
</tr>
<tr>
<td>4</td>
<td>EL0OPTEN</td>
</tr>
</tbody>
</table>

**Bits [31:10]**

Reserved, RES0.

**EL0PTEN, bit [9]**

Traps EL0 accesses to the physical timer registers to EL1.

0 EL0 using AArch64: EL0 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 registers are trapped to EL1.

EL0 using AArch32: EL0 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers are trapped to EL1.

1 EL0 using AArch64: EL0 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 registers are not trapped to EL1.
EL0 using AArch32: EL0 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers are not trapped to EL1.

EL0VTEN, bit [8]
Traps EL0 accesses to the virtual timer registers to EL1.

0: EL0 using AArch64: EL0 accesses to the CNTV_CTL_EL0, CNTV_CVAL_EL0, and CNTV_TVAL_EL0 registers are trapped to EL1.
   EL0 using AArch32: EL0 accesses to the CNTV_CTL, CNTV_CVAL, and CNTV_TVAL registers are trapped to EL1.

1: EL0 using AArch64: EL0 accesses to the CNTV_CTL_EL0, CNTV_CVAL_EL0, and CNTV_TVAL_EL0 registers are not trapped to EL1.
   EL0 using AArch32: EL0 accesses to the CNTV_CTL, CNTV_CVAL, and CNTV_TVAL registers are not trapped to EL1.

EVNTI, bits [7:4]
Selects which bit (0 to 15) of the counter register CNTVCT_EL0 is the trigger for the event stream generated from that counter, when that stream is enabled.

EVNDIR, bit [3]
Controls which transition of the counter register CNTVCT_EL0 trigger bit, defined by EVNTI, generates an event when the event stream is enabled:

0: A 0 to 1 transition of the trigger bit triggers an event.
1: A 1 to 0 transition of the trigger bit triggers an event.

EVNTEN, bit [2]
Enables the generation of an event stream from the counter register CNTVCT_EL0:

0: Disables the event stream.
1: Enables the event stream.

EL0VCTEN, bit [1]
Traps EL0 accesses to the frequency register and virtual counter register to EL1.

0: EL0 using AArch64: EL0 accesses to the CNTVCT_EL0 are trapped to EL1.
   EL0 using AArch64: EL0 accesses to the CNTFRQ_EL0 register are trapped to EL1, if CNTKCTL_EL1.EL0PCTEN is also 0.
   EL0 using AArch32: EL0 accesses to the CNTVCT are trapped to EL1.
   EL0 using AArch32: EL0 accesses to the CNTFRQ register are trapped to EL1, if CNTKCTL_EL1.EL0VCTEN is also 0.

1: EL0 using AArch64: EL0 accesses to the CNTFRQ_EL0 and CNTVCT_EL0 are not trapped to EL1.
   EL0 using AArch32: EL0 accesses to the CNTFRQ and CNTVCT are not trapped to EL1.

EL0PCTEN, bit [0]
Traps EL0 accesses to the frequency register and physical counter register to EL1.

0: EL0 using AArch64: EL0 accesses to the CNTPCT_EL0 are trapped to EL1.
   EL0 using AArch64: EL0 accesses to the CNTFRQ_EL0 register are trapped to EL1, if CNTKCTL_EL1.EL0PCTEN is also 0.
   EL0 using AArch32: EL0 accesses to the CNTPCT are trapped to EL1.
   EL0 using AArch32: EL0 accesses to the CNTFRQ and register are trapped to EL1, if CNTKCTL_EL1.EL0VCTEN is also 0.

1: EL0 using AArch64: EL0 accesses to the CNTFRQ_EL0 and CNTPCT_EL0 are not trapped to EL1.
EL0 using AArch32: EL0 accesses to the CNTFRQ and CNTPCT are not trapped to EL1.

**Accessing the CNTKCTL_EL1:**

To access the CNTKCTL_EL1:

MRS <Xt>, CNTKCTL_EL1 ; Read CNTKCTL_EL1 into Xt  
MSR CNTKCTL_EL1, <Xt> ; Write Xt to CNTKCTL_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>110</td>
<td>001</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.5.7  CNTP_CTL_EL0, Counter-timer Physical Timer Control register

The CNTP_CTL_EL0 characteristics are:

**Purpose**
Control register for the EL1 physical timer.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If CNTHCTL_EL2.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2.EL1PCEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL_EL1.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**
AArch64 System register CNTP_CTL_EL0 is architecturally mapped to AArch32 System register CNTP_CTL.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
CNTP_CTL_EL0 is a 32-bit register.

**Field descriptions**
The CNTP_CTL_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:3]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISTATUS, bit [2]</td>
<td>The status of the timer. This bit indicates whether the timer condition is met: 0 Timer condition is not met. 1 Timer condition is met.</td>
</tr>
</tbody>
</table>
When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see Operation of the CompareValue views of the timers on page D6-1884 and Operation of the TimerValue views of the timers on page D6-1885.

This bit is read-only.

**IMASK, bit [1]**

Timer interrupt mask bit. Permitted values are:

- 0 Timer interrupt is not masked by the IMASK bit.
- 1 Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

**ENABLE, bit [0]**

Enables the timer. Permitted values are:

- 0 Timer disabled.
- 1 Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTP_TV AL_EL0 continues to count down.

---

**Note**

Disabling the output signal might be a power-saving option.

---

**Accessing the CNTP_CTL_EL0:**

To access the CNTP_CTL_EL0:

- MRS <Xt>, CNTP_CTL_EL0 ; Read CNTP_CTL_EL0 into Xt
- MSR CNTP_CTL_EL0, <Xt> ; Write Xt to CNTP_CTL_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.5.8 CNTP_CV AL_EL0, Counter-timer Physical Timer CompareValue register

The CNTP_CV AL_EL0 characteristics are:

Purpose

Holds the compare value for the EL1 physical timer.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If CNTHCTL_EL2.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2.EL1PCEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL_EL1.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register CNTP_CV AL_EL0 is architecturally mapped to AArch32 System register CNTP_CV AL.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CNTP_CV AL_EL0 is a 64-bit register.

Field descriptions

The CNTP_CV AL_EL0 bit assignments are:

Bits [63:0]

EL1 physical timer compare value.

Accessing the CNTP_CV AL_EL0:

To access the CNTP_CV AL_EL0:

MRS <Xt>, CNTP_CV AL_EL0 ; Read CNTP_CV AL_EL0 into Xt
MSR CNTP_CV AL_EL0, <Xt> ; Write Xt to CNTP_CV AL_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.5.9  **CNTP_TVAL_EL0, Counter-timer Physical Timer TimerValue register**

The CNTP_TVAL_EL0 characteristics are:

**Purpose**

Holds the timer value for the EL1 physical timer.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTP_CTL_EL0.ENABLE is 0:

- A write to CNTP_TV AL_EL0 updates the register
- The value held in CNTP_TV AL_EL0 continues to decrement
- A read of CNTP_TV AL_EL0 returns an UNKNOWN value.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If CNTHCTL_EL2.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2.EL1PCEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL_EL1.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register CNTP_TVAL_EL0 is architecturally mapped to AArch32 System register CNTP_TVAL.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTP_TVAL_EL0 is a 32-bit register.

**Field descriptions**

The CNTP_TVAL_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL1 physical timer value</td>
<td></td>
</tr>
</tbody>
</table>

**Accessing the CNTP_TVAL_EL0:**

To access the CNTP_TVAL_EL0:

MRS <Xt>, CNTP_TVAL_EL0 ; Read CNTP_TVAL_EL0 into Xt
MSR CNTP_TVAL_EL0, <Xt> ; Write Xt to CNTP_TVAL_EL0
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.5.10  CNTPCT_EL0, Counter-timer Physical Count register

The CNTPCT_EL0 characteristics are:

**Purpose**

Holds the 64-bit physical count value.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If CNTHCTL_EL2.EL1PCTEN==0, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2.EL1PCTEN==0, and CNTKCTL_EL1.EL0PCTEN==1, Non-secure read accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL_EL1.EL0PCTEN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register CNTPCT_EL0 is architecturally mapped to AArch32 System register CNTPCT.

**Attributes**

CNTPCT_EL0 is a 64-bit register.

**Field descriptions**

The CNTPCT_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
<th>Physical count value</th>
</tr>
</thead>
<tbody>
<tr>
<td>63-0</td>
<td></td>
</tr>
</tbody>
</table>

**Accessing the CNTPCT_EL0:**

To access the CNTPCT_EL0:

MRS <Xt>, CNTPCT_EL0 ; Read CNTPCT_EL0 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.5.11   CNTPS_CTL_EL1, Counter-timer Physical Secure Timer Control register

The CNTPS_CTL_EL1 characteristics are:

Purpose
Control register for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Config-RW</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

Traps and Enables
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:
- If SCR_EL3.ST==0, Secure accesses to this register from EL1 are trapped to EL3.

Configurations
RW fields in this register reset to architecturally UNKNOWN values.

Attributes
CNTPS_CTL_EL1 is a 32-bit register.

Field descriptions
The CNTPS_CTL_EL1 bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    | RES0 | ENABLE | IMASK | ISTATUS |

Bits [31:3]
Reserved, RES0.

ISTATUS, bit [2]
The status of the timer. This bit indicates whether the timer condition is met:
0 Timer condition is not met.
1 Timer condition is met.

When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see Operation of the CompareValue views of the timers on page D6-1884 and Operation of the TimerValue views of the timers on page D6-1885.

This bit is read-only.
IMASK, bit [1]

Timer interrupt mask bit. Permitted values are:

0   Timer interrupt is not masked by the IMASK bit.
1   Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

ENABLE, bit [0]

Enables the timer. Permitted values are:

0   Timer disabled.
1   Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTPS_TVAL_EL1 continues to count down.

Note

Disabling the output signal might be a power-saving option.

Accessing the CNTPS_CTL_EL1:

To access the CNTPS_CTL_EL1:

MRS <Xt>, CNTPS_CTL_EL1 ; Read CNTPS_CTL_EL1 into Xt
MSR CNTPS_CTL_EL1, <Xt> ; Write Xt to CNTPS_CTL_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>111</td>
<td>1110</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.5.12 CNTPS_CVAL_EL1, Counter-timer Physical Secure Timer CompareValue register

The CNTPS_CVAL_EL1 characteristics are:

**Purpose**

Holds the compare value for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Config-RW</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If SCR_EL3.ST==0, Secure accesses to this register from EL1 are trapped to EL3.

**Configurations**

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTPS_CVAL_EL1 is a 64-bit register.

**Field descriptions**

The CNTPS_CVAL_EL1 bit assignments are:

```
Bits [63:0] Secure physical timer compare value
```

**Accessing the CNTPS_CVAL_EL1:**

To access the CNTPS_CVAL_EL1:

MRS <Xt>, CNTPS_CVAL_EL1; Read CNTPS_CVAL_EL1 into Xt
MSR CNTPS_CVAL_EL1, <Xt>; Write Xt to CNTPS_CVAL_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>111</td>
<td>1110</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.5.13  **CNTPS_TVAL_EL1, Counter-timer Physical Secure Timer TimerValue register**

The CNTPS_TVAL_EL1 characteristics are:

**Purpose**

Holds the timer value for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Config-RW</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTPS_CTL_EL1.ENABLE is 0:

- A write to CNTPS_TVAL_EL1 updates the register
- The value held in CNTPS_TVAL_EL1 continues to decrement
- A read of CNTPS_TVAL_EL1 returns an **UNKNOWN** value.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If SCR_EL3.ST==0, Secure accesses to this register from EL1 are trapped to EL3.

**Configurations**

RW fields in this register reset to architecturally **UNKNOWN** values.

**Attributes**

CNTPS_TVAL_EL1 is a 32-bit register.

**Field descriptions**

The CNTPS_TVAL_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:0]</th>
<th>Secure physical timer value</th>
</tr>
</thead>
</table>

**Accessing the CNTPS_TVAL_EL1:**

To access the CNTPS_TVAL_EL1:

MRS <Xt>, CNTPS_TVAL_EL1 ; Read CNTPS_TVAL_EL1 into Xt
MSR CNTPS_TVAL_EL1, <Xt> ; Write Xt to CNTPS_TVAL_EL1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>111</td>
<td>1110</td>
<td>0010</td>
<td>00</td>
</tr>
</tbody>
</table>
D7.5.14  CNTV_CTL_EL0, Counter-timer Virtual Timer Control register

The CNTV_CTL_EL0 characteristics are:

**Purpose**
Control register for the virtual timer.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548. Subject to the prioritization rules:

- If CNTKCTL_EL1.EL0VTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**
AArch64 System register CNTV_CTL_EL0 is architecturally mapped to AArch32 System register CNTV_CTL.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
CNTV_CTL_EL0 is a 32-bit register.

**Field descriptions**
The CNTV_CTL_EL0 bit assignments are:

![Diagram of CNTV_CTL_EL0]

<table>
<thead>
<tr>
<th>Bits [31:3]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISTATUS, bit [2]</td>
<td>The status of the timer. This bit indicates whether the timer condition is met:</td>
</tr>
<tr>
<td>0</td>
<td>Timer condition is not met.</td>
</tr>
<tr>
<td>1</td>
<td>Timer condition is met.</td>
</tr>
</tbody>
</table>

When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see *Operation of the CompareValue views of the timers* on page D6-1884 and *Operation of the TimerValue views of the timers* on page D6-1885.
This bit is read-only.

**IMASK, bit [1]**

Timer interrupt mask bit. Permitted values are:

0  Timer interrupt is not masked by the IMASK bit.
1  Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

**ENABLE, bit [0]**

Enables the timer. Permitted values are:

0  Timer disabled.
1  Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTV_TVAL_EL0 continues to count down.

--- Note ---

Disabling the output signal might be a power-saving option.

**Accessing the CNTV_CTL_EL0:**

To access the CNTV_CTL_EL0:

MRS <Xt>, CNTV_CTL_EL0 ; Read CNTV_CTL_EL0 into Xt
MSR CNTV_CTL_EL0, <Xt> ; Write Xt to CNTV_CTL_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>110</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>
D7.5.15 CNTV_CVAL_EL0, Counter-timer Virtual Timer CompareValue register

The CNTV_CVAL_EL0 characteristics are:

**Purpose**

Holds the compare value for the virtual timer.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548*. Subject to the prioritization rules:

- If CNTKCTL_EL1.ELOVTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch64 System register CNTV_CVAL_EL0 is architecturally mapped to AArch32 System register CNTV_CVAL.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTV_CVAL_EL0 is a 64-bit register.

**Field descriptions**

The CNTV_CVAL_EL0 bit assignments are:

- **Bits [63:0]**
  - Virtual timer compare value

**Accessing the CNTV_CVAL_EL0:**

To access the CNTV_CVAL_EL0:

- MRS <Xt>, CNTV_CVAL_EL0 ; Read CNTV_CVAL_EL0 into Xt
- MSR CNTV_CVAL_EL0, <Xt> ; Write Xt to CNTV_CVAL_EL0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.5.16   CNTV_TVAL_EL0, Counter-timer Virtual Timer TimerValue register

The CNTV_TVAL_EL0 characteristics are:

Purpose

Holds the timer value for the virtual timer.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTV_CTL_EL0.ENABLE is 0:

- A write to CNTV_TVAL_EL0 updates the register
- The value held in CNTV_TVAL_EL0 continues to decrement
- A read of CNTV_TVAL_EL0 returns an UNKNOWN value.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If CNTKCTL_EL1.EL0VTEN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register CNTV_TVAL_EL0 is architecturally mapped to AArch32 System register CNTV_TVAL.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CNTV_TVAL_EL0 is a 32-bit register.

Field descriptions

The CNTV_TVAL_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Virtual timer value</td>
</tr>
</tbody>
</table>

Accessing the CNTV_TVAL_EL0:

To access the CNTV_TVAL_EL0:

MRS <Xt>, CNTV_TVAL_EL0 ; Read CNTV_TVAL_EL0 into Xt
MSR CNTV_TVAL_EL0, <Xt> ; Write Xt to CNTV_TVAL_EL0
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>011</td>
<td>1110</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
D7.5.17  CNTVCT_EL0, Counter-timer Virtual Count register

The CNTVCT_EL0 characteristics are:

Purpose

Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value visible in CNTPCT_EL0 minus the virtual offset visible in CNTVOFF_EL2.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548. Subject to the prioritization rules:

- If CNTKCTL_EL1.EL0VCTEN==0, read accesses to this register from EL0 are trapped to EL1.

Configurations

AArch64 System register CNTVCT_EL0 is architecturally mapped to AArch32 System register CNTVCT.

The virtual count value is equal to the physical count value visible in CNTPCT_EL0 minus the virtual offset visible in CNTVOFF_EL2.

When EL2 is not implemented, CNTVOFF_EL2 is RES0, and the value of this register is the same as the value of CNTPCT_EL0.

Attributes

CNTVCT_EL0 is a 64-bit register.

Field descriptions

The CNTVCT_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
<th>Virtual count value</th>
</tr>
</thead>
</table>

Accessing the CNTVCT_EL0:

To access the CNTVCT_EL0:

MRS <Xt>, CNTVCT_EL0 ; Read CNTVCT_EL0 into Xt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>01</td>
<td>1110</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
D7.5.18  CNTVOFF_EL2, Counter-timer Virtual Offset register

The CNTVOFF_EL2 characteristics are:

Purpose
Holds the 64-bit virtual offset. This is the offset between the physical count value visible in CNTPCT_EL0 and the virtual count value visible in CNTVCT_EL0.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables
There are no traps or enables affecting this register.

Configurations
AArch64 System register CNTVOFF_EL2 is architecturally mapped to AArch32 System register CNTVOFF.
If EL2 is not implemented, this register is RES0 from EL3 and the virtual counter uses a fixed virtual offset of zero.
RW fields in this register reset to architecturally UNKNOWN values.

Attributes
CNTVOFF_EL2 is a 64-bit register.

Field descriptions
The CNTVOFF_EL2 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
<th>Virtual offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Accessing the CNTVOFF_EL2:
To access the CNTVOFF_EL2:

MRS <Xt>, CNTVOFF_EL2 ; Read CNTVOFF_EL2 into Xt
MSR CNTVOFF_EL2, <Xt> ; Write Xt to CNTVOFF_EL2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>100</td>
<td>1110</td>
<td>0000</td>
<td>011</td>
</tr>
</tbody>
</table>
D7 AArch64 System Register Descriptions
D7.5 Generic Timer registers
Part E

The AArch32 Application Level Architecture
Chapter E1
The AArch32 Application Level Programmers’ Model

This chapter gives an Application level description of the programmers’ model for software executing in AArch32 state. This means it describes execution in EL0 when EL0 is using AArch32. It contains the following sections:

- About the Application level programmers’ model on page E1-2288.
- The Application level programmers’ model in AArch32 state on page E1-2289.
- Advanced SIMD and floating-point instructions on page E1-2300.
- About the AArch32 System register interface on page E1-2312.
- Exceptions on page E1-2313.
E1.1 About the Application level programmers’ model

This chapter contains the programmers’ model information required for the development of applications that will execute in AArch32 state.

The information in this chapter is distinct from the system information required to service and support application execution under an operating system, or higher level of system software. However, some knowledge of that system information is needed to put the Application level programmers' model into context.

Depending on the implementation, the architecture supports multiple levels of execution privilege. These privilege levels are indicated by different Exception levels that number upwards from EL0, where EL0 corresponds to the lowest privilege level and is often described as unprivileged. The Application level programmers’ model is the programmers’ model for software executing at EL0. For more information see ARMv8 architectural concepts on page A1-33.

System software determines the Exception level, and therefore the level of privilege, at which application software runs. When an operating system supports execution at both EL1 and EL0, an application usually runs unprivileged. This has the following effects:

- It means that the operating system can allocate system resources to an application in a unique or shared manner.
- It provides a degree of protection from other processes, and so helps protect the operating system from malfunctioning software.

This chapter indicates where some System level understanding is helpful, and if appropriate it gives a reference to the System level description.

When included in an implementation:

- EL3 provides two Security states, Secure and Non-secure. Secure state provides additional hardware features that support the development of secure applications.
- EL2 provides virtualization of operation in Non-secure state.

However, application level software is generally unaware of its Security state, and of any virtualization. For more information, see The ARMv8-A security model on page G1-3789 and The effect of implementing EL2 on the Exception model on page G1-3794.

--- Note ---

- When an implementation includes EL3, application and operating system software normally executes in Non-secure state.
- EL2, that provides the virtualization features, is implemented only in Non-secure state.
- Older documentation, describing implementations or architecture versions that support only two privilege levels, often refers to execution at EL1 as privileged execution.
- In this manual, the terms CONstrained UNpredictable, IMPLEMENTATION DEFINED, OPTIONAL, RES0, RES1, UNDEFINED, UNKNOWN, and UNpredictable have ARM-specific meanings, as defined in the Glossary. In body text, these terms are shown in SMALL CAPS, for example IMPLEMENTATION DEFINED.
E1.2 The Application level programmers’ model in AArch32 state

The following sections give more information about the Application level programmers’ model in AArch32 state:

- Instruction sets, arithmetic operations, and register files.
- Core data types and arithmetic in AArch32 state.
- The general-purpose registers, and the PC, in AArch32 state on page E1-2291.
- Process state, PSTATE on page E1-2294.
- Jazelle support on page E1-2299.

E1.2.1 Instruction sets, arithmetic operations, and register files

The A32 and T32 instruction sets both provide a wide range of integer arithmetic and logical operations, that operate on a register file of sixteen 32-bit registers, that are comprised of the AArch32 general-purpose registers and the PC. As described in The general-purpose registers, and the PC, in AArch32 state on page E1-2291, these registers include the registers SP (R13) and LR (R14), which have specialized uses. Core data types and arithmetic in AArch32 state gives more information about these operations.

In addition, an implementation that implements the T32 and A32 instruction sets includes both:

- Scalar floating-point instructions.
- The Advanced SIMD vector instructions.

Floating-point and vector instructions operate on a separate common register file, described in The SIMD and floating-point register file on page E1-2300. Advanced SIMD and floating-point instructions on page E1-2300 gives more information about these instructions.

E1.2.2 Core data types and arithmetic in AArch32 state

When executing in AArch32 state, a PE supports the following data types in memory:

- **Byte**  8 bits
- **Halfword**  16 bits
- **Word**  32 bits
- **Doubleword**  64 bits.

PE registers are 32 bits in size. The instruction sets provide instructions that use the following data types for data held in registers:

- 32-bit pointers.
- Unsigned or signed 32-bit integers.
- Unsigned 16-bit or 8-bit integers, held in zero-extended form.
- Signed 16-bit or 8-bit integers, held in sign-extended form.
- Two 16-bit integers packed into a register.
- Four 8-bit integers packed into a register.
- Unsigned or signed 64-bit integers held in two registers.

Load and store operations can transfer bytes, halfwords, or words to and from memory. Loads of bytes or halfwords zero-extend or sign-extend the data as it is loaded, as specified in the appropriate load instruction.

The instruction sets include load and store operations that transfer two or more words to and from memory. Software can load and store doublewords using these instructions.

--- Note ---

For information about the atomicity of memory accesses see Atomicity in the ARM architecture on page E2-2328.

When any of the data types is described as *unsigned*, the N-bit data value represents a non-negative integer in the range 0 to 2^(N-1), using normal binary format.

When any of these types is described as *signed*, the N-bit data value represents an integer in the range -2^(N-1) to +2^(N-1)-1, using two's complement format.
The instructions that operate on packed halfwords or bytes include some multiply instructions that use only one of
two halfwords, and SIMD instructions that perform parallel addition or subtraction on all of the halfwords or bytes.

Note

These SIMD instructions operate on values held in the general-purpose registers, and must not be confused with the
Advanced SIMD instructions that operate on a separate register file that provides registers of up 128 bits.

Direct instruction support for 64-bit integers is limited, and most 64-bit operations require sequences of two or more
instructions to synthesize them.

Integer arithmetic

The instruction set provides a wide range of operations on the values in registers, including bitwise logical
operations, shifts, additions, subtractions, multiplications, and divisions. The pseudocode described in
Appendix K11 ARM Pseudocode Definition defines these operations, usually in one of three ways:

- By direct use of the pseudocode operators and built-in functions defined in Operators on page K11-5638.
- By use of pseudocode helper functions defined in the main text. See Appendix K12 Pseudocode Index.
- By a sequence of the form:
  1. Use of the $Int(), $UInt(), and $Int() built-in functions defined in Converting bitstrings to integers on
     page K11-5651 to convert the bitstring contents of the instruction operands to the unbounded integers
     that they represent as two's complement or unsigned integers.
  2. Use of mathematical operators, built-in functions and helper functions on those unbounded integers to
calculate other such integers.
  3. Use of either the bitstring extraction operator defined in Bitstring concatenation and slicing on
     page K11-5639 or of the saturation helper functions described in Pseudocode description of saturation
     on page E1-2291 to convert an unbounded integer result into a bitstring result that can be written to a
     register.

Shift and rotate operations

The following types of shift and rotate operations are used in instructions:

Logical Shift Left

The **LSL**() pseudocode function moves each bit of a bitstring left by a specified number of bits. Zeros
are shifted in at the right end of the bitstring. Bits that are shifted off the left end of the bitstring are
discarded, except that the last such bit can be produced as a carry output.

Logical Shift Right

The **LSR**() pseudocode function moves each bit of a bitstring right by a specified number of bits.
Zeros are shifted in at the left end of the bitstring. Bits that are shifted off the right end of the
bitstring are discarded, except that the last such bit can be produced as a carry output.

Arithmetic Shift Right

The **ASR**() pseudocode function moves each bit of a bitstring right by a specified number of bits.
Copies of the leftmost bit are shifted in at the left end of the bitstring. Bits that are shifted off the right end of the
bitstring are discarded, except that the last such bit can be produced as a carry output.

Rotate Right

The **ROR**() pseudocode function moves each bit of a bitstring right by a specified number of bits.
Each bit that is shifted off the right end of the bitstring is re-introduced at the left end. The last bit
shifted off the right end of the bitstring can be produced as a carry output.

Rotate Right with Extend

The **RRX**() pseudocode function moves each bit of a bitstring right by one bit. A carry input is shifted
in at the left end of the bitstring. The bit shifted off the right end of the bitstring can be produced as a
carry output.
**Pseudocode description of addition and subtraction**

In pseudocode, addition and subtraction can be performed on any combination of unbounded integers and bitstrings, provided that if they are performed on two bitstrings, the bitstrings must be identical in length. The result is another unbounded integer if both operands are unbounded integers, and a bitstring of the same length as the bitstring operand or operands otherwise. For the definition of these operations, see *Addition and subtraction* on page K1-5640.

The main addition and subtraction instructions can produce status information about both unsigned carry and signed overflow conditions. When necessary, multi-word additions and subtractions can be synthesized from this status information. In pseudocode the `AddWithCarry()` function provides an addition with a carry input and a set of output Condition flags including carry output and overflow:

An important property of the `AddWithCarry()` function is that if:

\[
\text{result, nzcv} = \text{AddWithCarry}(x, \text{NOT}(y), \text{carry}_\text{in})
\]

Then:

- If `carry_in` = ‘1’, then `result` = `x` - `y` with:
  - `nzcv<0>` = ‘1’ if signed overflow occurred during the subtraction.
  - `nzcv<1>` = ‘1’ if unsigned borrow did not occur during the subtraction, that is, if `x` ≥ `y`.
- If `carry_in` = ‘0’, then `result` = `x` - `y` - 1 with:
  - `nzcv<0>` = ‘1’ if signed overflow occurred during the subtraction.
  - `nzcv<1>` = ‘1’ if unsigned borrow did not occur during the subtraction, that is, if `x` ≥ `y`.

Taken together, this means that the `carry_in` and `nzcv<1>` output in `AddWithCarry()` calls can act as NOT borrow flags for subtractions as well as carry flags for additions.

**Pseudocode description of saturation**

Some instructions perform *saturating arithmetic*, that is, if the result of the arithmetic overflows the destination signed or unsigned N-bit integer range, the result produced is the largest or smallest value in that range, rather than wrapping around modulo $2^N$. This is supported in pseudocode by:

- The `SignedSatQ()` and `UnsignedSatQ()` functions when an operation requires, in addition to the saturated result, a Boolean argument that indicates whether saturation occurred.
- The `SignedSat()` and `UnsignedSat()` functions when only the saturated result is required.

`SatQ(i, N, unsigned)` returns either `UnsignedSatQ(i, N)` or `SignedSatQ(i, N)` depending on the value of its third argument, and `Sat(i, N, unsigned)` returns either `UnsignedSat(i, N)` or `SignedSat(i, N)` depending on the value of its third argument.

**E1.2.3 The general-purpose registers, and the PC, in AArch32 state**

In the AArch32 Application level view, a PE has:

- Fifteen general-purpose 32-bit registers, R0 to R14, of which R13 and R14 have alternative names reflecting how they are, or can be, used:
  - R13 is usually identified as SP.
  - R14 is usually identified as LR.
- The PC (program counter), that can be described as R15.
The specialized uses of the SP (R13), LR (R14), and PC (R15) are:

**SP, the stack pointer**

The PE uses SP as a pointer to the active stack.

In the T32 instruction set, some instructions cannot access SP. Instructions that can access SP can use SP as a general-purpose register.

The A32 instruction set provides more general access to SP, and it can be used as a general-purpose register.

--- Note ---

Using SP for any purpose other than as a stack pointer might break the requirements of operating systems, debuggers, and other software systems, causing them to malfunction.

---

Software can refer to SP as R13.

**LR, the link register**

The link register can be used to hold return link information, and some cases described in this manual require this use of the LR. When software does not require the LR for linking, it can use it for other purposes. Software can refer to LR as R14.

**PC, the program counter**

- When executing an A32 instruction, PC reads as the address of the current instruction plus 8.
- When executing a T32 instruction, PC reads as the address of the current instruction plus 4.
- Writing an address to PC causes a branch to that address.

Most T32 instructions cannot access PC.

The A32 instruction set provides more general access to the PC, and many A32 instructions can use the PC as a general-purpose register. However, ARM deprecates the use of PC for any purpose other than as the program counter. See Writing to the PC for more information.

Software can refer to PC as R15.

See AArch32 general-purpose registers, the PC, and the Special-purpose registers on page G1-3801 for the system level view of these registers.

--- Note ---

In general, ARM strongly recommends using the names SP, LR and PC instead of R13, R14 and R15. However, sometimes it is simpler to use the R13-R15 names when referring to a group of registers. For example, it is simpler to refer to registers R8 to R15, rather than to registers R8 to R12, the SP, LR and PC. These two descriptions of the group of registers have exactly the same meaning.

---

**Writing to the PC**

In the A32 and T32 instruction sets, many data-processing instructions can write to the PC. Writes to the PC are handled as follows:

- In T32 state, the following 16-bit T32 instruction encodings branch to the value written to the PC:
  - Encoding T2 of ADD, ADDS (register) on page F5-2573.
  - Encoding T1 of MOV, MOVS (register) on page F5-2815.

  The value written to the PC is forced to be halfword-aligned by ignoring its least significant bit, treating that bit as being 0.

- The B, BL, CBNZ, CBZ, CKHA, HB, HBL, HBLP, HBP, TBB, and TBH instructions remain in the same instruction set state and branch to the value written to the PC.

  The definition of each of these instructions ensures that the value written to the PC is correctly aligned for the current instruction set state.
• The BLX (immediate) instruction switches between A32 and T32 states and branches to the value written to the PC. Its definition ensures that the value written to the PC is correctly aligned for the new instruction set state.

• The following instructions write a value to the PC, treating that value as an interworking address to branch to, with low-order bits that determine the new instruction set state:
  — BLX (register), BX, and BXJ.
  — LDR instructions with <rt> equal to the PC.
  — POP and all forms of LDM except LDM (exception return), when the register list includes the PC.
  — In A32 state only, ADD, ADD, ADD, AND, ASR (immediate), BIC, EOR, LSL (immediate), LSR (immediate), MOV, MVR, ORR, ORR (immediate), RX, RSB, RSC, SBC, and SUB instructions with <Rd> equal to the PC and without flag-setting specified.

For details of how an interworking address specifies the new instruction set state and instruction address, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC.

Note

The register-shifted register instructions, that are available only in the A32 instruction set and are summarized in Data-processing register (register shift) on page F4-2513, are CONSTRAINED UNPREDICTABLE if they attempt to write to the PC, see Using R15 on page K1-5457.

• Some instructions are treated as exception return instructions, and write both the PC and the CPSR. For more information, including which instructions are exception return instructions, see Exception return to an Exception level using AArch32 on page G1-3834.

• Some instructions cause an exception, and the exception handler address is written to the PC as part of the exception entry.

Pseudocode description of operations on the AArch32 general-purpose registers and the PC

In pseudocode, the uses of the R[] function, with an index parameter n, are:

• Reading or writing R0-R12, SP, and LR, using n = 0-12, 13, and 14 respectively.
• Reading the PC, using n = 15.

Pseudocode description of general-purpose register and PC operations on page G1-3803 describes accesses to these registers.

Descriptions of A32 store instructions that store the PC value use the PCStoreValue() pseudocode function to specify the PC value stored by the instruction.

Writing an address to the PC causes either a simple branch to that address or an interworking branch that also selects the instruction set to execute after the branch. A simple branch is performed by the BranchWritePC() function.

An interworking branch is performed by the BXWritePC() function.

The LoadWritePC() and ALUWritePC() functions are used for two cases where the behavior was systematically modified between architecture versions.
E1.2.4 Process state, PSTATE

Process state or PSTATE is an abstraction of process state information. All of the instruction sets provide instructions that operate on elements of PSTATE.

--- Note ---

In this chapter, references to PSTATE link to the more appropriate of:
• The Application-level view of PSTATE given in this section.
• The System-level description in Process state, PSTATE on page G1-3805.

The following PSTATE information is accessible at EL0:

The condition flags

Flag-setting instructions set these. They are:

N  Negative condition flag. If the result of the instruction is regarded as a two's complement signed integer, the PE sets this to:
  • 1 if the result is negative.
  • 0 if the result is positive or zero.

Z  Zero condition flag. Set to:
  • 1 if the result of the instruction is zero.
  • 0 otherwise.
  A result of zero often indicates an equal result from a comparison.

C  Carry condition flag. Set to:
  • 1 if the instruction results in a carry condition, for example an unsigned overflow that is the result of an addition.
  • 0 otherwise.

V  Overflow condition flag. Set to:
  • 1 if the instruction results in an overflow condition, for example a signed overflow that is the result of an addition.
  • 0 otherwise.
  Conditional instructions test the N, Z, C, and V condition flags, combining them with the condition code for the instruction, to determine whether the instruction must be executed. In this way, execution of the instruction is conditional on the result of a previous operation. For more information about conditional execution, see Conditional execution on page F2-2407.

The overflow or saturation flag

Q  Some instructions can set this. For those instructions that can, the PE:
  • Sets it to 1 if the instruction indicates overflow or saturation.
  • Leaves it unchanged otherwise.
  For more information, see Pseudocode description of saturation on page E1-2291.

The greater than or equal flags

GE[3:0]  The instructions described in Parallel addition and subtraction instructions on page F1-2378 update these to indicate the results from individual bytes or halfwords of the operation. These flags can control a later SEL instruction. For more information, see SEL on page F5-2964.
PSTATE also contains PE state controls. There is no direct access to these from application level instructions, but they can be changed by side-effects of application level instructions. They are:

**Instruction set state**

**J, T**

The current instruction set state, as shown in Table E1-1. In ARMv8, the J bit is RES0, see the Note in this section.

<table>
<thead>
<tr>
<th>J</th>
<th>T</th>
<th>Instruction set state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>A32</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>T32</td>
</tr>
</tbody>
</table>

A32  The PE is executing the A32 instruction set, summarized in Chapter F4 *The A32 Instruction Set Encoding*.

T32  The PE is executing the T32 instruction set, summarized in Chapter F3 *The T32 Instruction Set Encoding*.

**Note**

**Encoding with J==1 before ARMv8, Jazelle and T32EE states**

In previous versions of the ARM architecture, the encoding {1, 0} selected Jazelle state, and encoding {1, 1} selected T32EE state. ARMv8 does not support either of these states, and these are encodings for unimplemented instruction set states, see *Unimplemented instruction sets* on page G1-3810.

ARMv8 AArch32 state requires a Trivial Jazelle implementation, see *Trivial implementation of the Jazelle extension* on page G1-3810.

**The IT block state**

**IT[7:0]**

The If-Then controls for the T32 IT instruction, that applies to the IT block of instructions that immediately follow the IT instruction. See IT on page F5-2681 for a description of the IT instruction and its associated IT block.

For more information about the use of PSTATE,IT see *Use of PSTATE.IT* on page E1-2297.

**Endianness mapping**

**E**

For data accesses, controls the endianness:

<table>
<thead>
<tr>
<th>E</th>
<th>Endianness</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Little-endian.</td>
</tr>
<tr>
<td>1</td>
<td>Big-endian.</td>
</tr>
</tbody>
</table>

If an implementation does not provide:

- Big-endian support for data accesses, this bit is RES0.
- Little-endian support for data accesses, this bit is RES1.

Instruction fetches are always little-endian, and ignore PSTATE.E.
Accessing PSTATE fields at EL0

The following sections describe which PSTATE fields can be directly accessed at EL0, and how they can be accessed:

- The Application Program Status Register, APSR.
- The SETEND instruction.

The Application Program Status Register, APSR

At EL0, some PSTATE fields can be accessed using the Special-purpose Application Program Status Register (APSR). The APSR can be directly read using the MRS instruction, and directly written using the MSR (register) and MSR (immediate) instructions.

The APSR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>N, Z, C, V, bits [31:28]</td>
</tr>
<tr>
<td>27</td>
<td>Q, bit [27]</td>
</tr>
<tr>
<td>26:24</td>
<td>Reserved</td>
</tr>
<tr>
<td>23</td>
<td>GE[3:0], bits [19:16]</td>
</tr>
<tr>
<td>15</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Condition flags

- N, Z, C, V, bits [31:28]
  The PSTATE condition flags.
- Q, bit [27]
  The PSTATE overflow or saturation flag.
- Bits[26:24] Reserved, RAZ/SBZP. Software can use MSR instructions that write the top byte of the APSR without using a read-modify-write sequence. If it does this, it must write zeros to bits[26:24].
- Bits[23:20, 15:0] Reserved bits that are allocated to system features, or are available for future expansion. Unprivileged execution ignores writes to fields that are accessible only at EL1 or higher. However, application level software that writes to the APSR must treat reserved bits as Do-Not-Modify (DNM) bits. For more information about the reserved bits, see The Current Program Status Register, CPSR on page G1-3807.

GE[3:0], bits [19:16]

- The PSTATE greater than or equal flags.

The other PSTATE fields cannot be accessed by using the APSR.

The system level alias for the APSR is the CPSR. The CPSR is a superset of the APSR. See The Current Program Status Register, CPSR on page G1-3807.

Writers to the PSTATE fields have side-effects on various aspects of PE operation. All of these side-effects, except side-effects on memory accesses associated with fetching instructions, are synchronous to the APSR write. This means they are guaranteed:

- Not to be visible to earlier instructions in the execution stream.
- To be visible to later instructions in the execution stream.

The SETEND instruction

The A32 and T32 instruction sets both include an instruction to manipulate PSTATE.E:

- SETEND BE Sets PSTATE.E to 1, for big-endian operation.
- SETEND LE Sets PSTATE.E to 0, for little-endian operation.

The SETEND instruction is unconditional. For more information, see SETEND on page F5-2966. ARM deprecates use of the SETEND instruction.
Use of PSTATE.IT

PSTATE.IT provides the If-Then controls for the T32 IT instruction, that applies to the IT block of instructions that immediately follow the IT instruction.

PSTATE.IT divides into two subfields:

**IT[7:5]**
Holds the base condition for the current IT block. The base condition is the top three bits of the condition code specified by the <firstcond> field of the IT instruction.

**IT[4:0]**
Encodes:

- Implicitly, the size of the IT block. This is the number of instructions that are to be conditionally executed. The size of the block is indicated by the position of the least significant 1 in this field, as shown in Table E1-2.

- For each instruction in the IT block, the least significant bit of the condition code. This is encoded in the IT block entries that Table E1-2 shows as Nx.

**Note**
Changing the least significant bit of a condition code from 0 to 1 has the effect of inverting the condition code.

Both subfields are all zeros when no IT block is active.

When an IT instruction is executed, PSTATE.IT is set according to the <firstcond> field of the instruction and the Then and Else (T and E) parameters in the instruction, see IT on page F5-2681. This means that, on executing an IT instruction, the initial state of PSTATE.IT depends on the number of instructions in the IT block, as Table E1-2 shows:

---

**Table E1-2 Initial state of PSTATE.IT on executing an IT instruction**

<table>
<thead>
<tr>
<th>Number of instructions in IT block</th>
<th>PSTATE.IT bitsa</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>cond_base N1 N2 N3 N4 1 -</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>cond_base N1 N2 N3 1 0 -</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>cond_base N1 N2 1 0 0 -</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>cond_base N1 1 0 0 0 -</td>
<td></td>
</tr>
<tr>
<td>Not executing an IT instruction</td>
<td>000 0 0 0 0 0</td>
<td>No IT block is active</td>
</tr>
</tbody>
</table>

---

a. Combinations of the IT bits not shown in this table are reserved.

In Table E1-2, N1 refers to the first instruction in the IT block, and N2, N3, and N4 refer to the second, third, and fourth instructions in the IT block if they are present.

When permitted, an instruction in an IT block is conditional, see Conditional instructions on page F1-2369 and Conditional execution on page F2-2407. The condition code used is the current value of IT[7:4]. When an instruction in an IT block completes its execution normally, PSTATE.IT[4:0] is left-shifted by one bit, so that PSTATE[4] always relates to the next instruction to be executed. Table E1-3 on page E1-2298 shows how PSTATE.IT during the execution of an IT instruction with four instructions in the IT block.
A few instructions, for example BKPT, cannot be conditional and therefore are always executed ignoring the current value of PSTATE.IT.

For details of what happens if an instruction in an IT block takes an exception, see Overview of exception entry on page G1-3819.

An instruction that might complete its normal execution by branching is only permitted in an IT block as the last instruction in the block. This means that normal execution of the instruction always results in PSTATE.IT advancing to execution where no IT block is active.

For performance reasons, ARMv8 deprecates the use of IT other than with a single 16-bit T32 instruction from a specified subset of the 16-bit T32 instructions, see Partial deprecation of IT on page K5-5531. In addition, implementations can provide a set of ITD control fields, SCTLR.ITD, SCTLR_EL1.ITD, and HSCTLR.ITD, to disable these deprecated uses, making them UNDEFINED. When an implementation includes ITD control fields, Changes to an ITD control by an instruction in an IT block describes the permitted CONSTRAINED UNPREDICTABLE behaviors if an instruction in an IT block changes the value of an ITD control to disable the use of the IT instruction.

On a branch or an exception return, if PSTATE.IT is set to a value that is not consistent with the instruction stream being branched to or returned to, then instruction execution is CONSTRAINED UNPREDICTABLE.

PSTATE.IT affects instruction execution only in T32 state. In A32 state, PSTATE.IT must be 0b00000000, otherwise the behavior is CONSTRAINED UNPREDICTABLE.

For more information see CONSTRAINED UNPREDICTABLE behavior associated with IT instructions and PSTATE.IT on page K1-5458.

Changes to an ITD control by an instruction in an IT block

In an implementation that includes SCTLR.ITD, SCTLR_EL1.ITD, and HSCTLR.ITD controls, if an instruction in an IT block changes an ITD control so that the IT instruction using the IT block would be disabled, then one of the following behaviors applies:

- The change to the ITD field, once synchronized, has no effect on the execution of instructions in the current IT block, but applies only to any subsequent execution of an IT instruction to which the control applies.

- Synchronizing the change to the ITD field guarantees that all bits of PSTATE.IT are cleared to 0.

In addition, after the change to the ITD field has been synchronized, any remaining instructions in the IT block that would be made UNDEFINED by the new value of ITD are either:

- Executed normally.

- Treated as UNDEFINED.

The choice between the options described in this section is determined by the implementation, and any choice can vary between different changes to an ITD control by an instruction in an IT block.

<table>
<thead>
<tr>
<th>IT block instruction being executed</th>
<th>PSTATE.IT bits</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>First</td>
<td>cond_base N1 N2 N3 N4 1 -</td>
<td></td>
</tr>
<tr>
<td>Second</td>
<td>cond_base N2 N3 N4 1 0 0 -</td>
<td></td>
</tr>
<tr>
<td>Third</td>
<td>cond_base N3 N4 1 0 0 0 -</td>
<td></td>
</tr>
<tr>
<td>Fourth</td>
<td>cond_base N4 1 0 0 0 0 -</td>
<td></td>
</tr>
<tr>
<td>Not executing an IT instruction</td>
<td>000 0 0 0 0 0</td>
<td>No IT block is active</td>
</tr>
</tbody>
</table>


Pseudocode description of PSTATE PE state fields

The pseudocode function `CurrentInstrSet()` returns the current instruction set. The pseudocode function `SelectInstrSet()` selects a new instruction set.

PSTATE.IT advances after normal execution of an IT block instruction. This is described by the `AArch32.ITAdvance()` pseudocode function.

The pseudocode function `InITBlock()` tests whether the current instruction is in an IT block. The pseudocode function `LastInITBlock()` tests whether the current instruction is the last instruction in an IT block.

The `BigEndian()` pseudocode function tests whether big-endian data memory accesses are currently selected.

E1.2.5 Jazelle support

ARMv8 requires AArch32 state to include a trivial implementation of the Jazelle extension, as described in `Trivial implementation of the Jazelle extension` on page G1-3810.
Advanced SIMD and floating-point instructions

In general, ARMv8 requires implementation of Advanced SIMD and floating-point instructions in the T32 and A32 instruction sets, but see Implications of not including Advanced SIMD and floating-point support on page E1-2306.

The Advanced SIMD instructions perform packed Single Instruction Multiple Data (SIMD) operations, either integer or single-precision floating-point. The floating-point instructions perform single-precision or double-precision scalar floating-point operations.

These instructions permit floating-point exceptions, such as overflow or division by zero, to be handled without trapping. When handled in this way, a floating-point exception causes a cumulative status register bit to be set to 1 and a default result to be produced by the operation. ARMv8 also optionally supports the trapping of floating-point exceptions, see Trapping of floating-point exceptions on page E1-2302. For more information about floating-point exceptions see Floating-point exceptions on page E1-2303.

The floating-point and Advanced SIMD instructions also provide conversion functions in both directions between half-precision floating-point and single-precision floating-point.

Some Advanced SIMD instructions support polynomial arithmetic over \{0, 1\}, as described in Polynomial arithmetic over \{0, 1\} on page A1-45.

For system level information about the Advanced SIMD and Floating-point implementation see Advanced SIMD and floating-point support on page G1-3880.

The following sections give more information about the Advanced SIMD and floating-point instructions:

• The SIMD and floating-point register file.
• Data types supported by the Advanced SIMD implementation on page E1-2302.
• Advanced SIMD and floating-point System registers on page E1-2302.
• Trapping of floating-point exceptions on page E1-2302.
• Floating-point data types and arithmetic on page E1-2303.
• Floating-point exceptions on page E1-2303.
• Controls of Advanced SIMD operation that do not apply to floating-point operation on page E1-2306.
• Implications of not including Advanced SIMD and floating-point support on page E1-2306.
• Pseudocode description of floating-point operations on page E1-2306.

E1.3.1 The SIMD and floating-point register file

The Advanced SIMD and floating-point instructions use the same register file, that comprises 32 registers. This is distinct from the register file that holds the general-purpose registers and the PC.

The Advanced SIMD and floating-point views of the register file are different. The following sections describe these different views. Figure E1-1 on page E1-2301 shows the views of the register file, and the way the word, doubleword, and quadword registers overlap.

Advanced SIMD views of the register file

Advanced SIMD can view this register file as:

• Sixteen 128-bit quadword registers, Q0–Q15.
• Thirty-two 64-bit doubleword registers, D0–D31.

These views can be used simultaneously. For example, a program might hold 64-bit vectors in D0 and D1 and a 128-bit vector in Q1.
Floating-point views of the register file

The Advanced SIMD and floating-point register file consists of thirty-two doubleword registers, that can be viewed as:

- Thirty-two 64-bit doubleword registers, $D0-D31$. This view is also available to Advanced SIMD instructions.
- Thirty-two 32-bit single word registers, $S0-S31$. Only half of the set is accessible in this view.

The two views can be used simultaneously.

SIMD and Floating-point register file mapping onto registers

Figure E1-1 shows the different views of the SIMD and floating-point register file, and the relationship between them.

```
<table>
<thead>
<tr>
<th>S0-S31 Floating-point only</th>
<th>D0-D31 Floating-point or Advanced SIMD</th>
<th>Q0-Q15 Advanced SIMD only</th>
</tr>
</thead>
<tbody>
<tr>
<td>S0</td>
<td>D0</td>
<td>Q0</td>
</tr>
<tr>
<td>S1</td>
<td>D1</td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>D2</td>
<td>Q1</td>
</tr>
<tr>
<td>S3</td>
<td>D3</td>
<td></td>
</tr>
<tr>
<td>S4</td>
<td></td>
<td>Q2</td>
</tr>
<tr>
<td>S5</td>
<td></td>
<td>Q3</td>
</tr>
<tr>
<td>S6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S28</td>
<td>D14</td>
<td>Q7</td>
</tr>
<tr>
<td>S29</td>
<td>D15</td>
<td></td>
</tr>
<tr>
<td>S30</td>
<td></td>
<td>Q8</td>
</tr>
<tr>
<td>S31</td>
<td></td>
<td>Q9</td>
</tr>
</tbody>
</table>
```

For example, software can access the least significant half of the elements of a vector in $Q6$ by referring to $D12$, and the most significant half of the elements by referring to $D13$. 
Pseudocode description of the SIMD and Floating-point register file

The functions _Dclone[], S[], and D[] provide the S0-S31, D0-D31, and Q0-Q15 views of the Advanced SIMD and floating-point registers:

The _Din[] function returns a Doubleword register from the _Dclone[] copy of the SIMD and Floating-point register file, and the _Qin[] function returns a Quadword register from that register file.

Note

The CheckAdvSIMDEnabled() function copies the D[] register file to _Dclone[], see Pseudocode description of enabling SIMD and floating-point functionality on page G1-3919.

E1.3.2 Data types supported by the Advanced SIMD implementation

Advanced SIMD instructions can operate on integer and floating-point data, and the implementation defines a set of data types that support the required data formats. Vector formats in AArch32 state on page A1-38 describes these formats.

Advanced SIMD vectors

In an implementation that includes support for Advanced SIMD operation, a register can hold one or more packed elements, all of the same size and type. The combination of a register and a data type describes a vector of elements. The vector is considered to be an array of elements of the data type specified in the instruction. The number of elements in the vector is implied by the size of the data elements and the size of the register.

Vector indices are in the range 0 to (number of elements – 1). An index of 0 refers to the least significant end of the vector. In Vector formats in AArch32 state on page A1-38, Figure A1-3 on page A1-40 shows the Advanced SIMD vector formats.

Pseudocode description of Advanced SIMD vectors

The pseudocode function Elem[] accesses the element of a specified index and size in a vector.

E1.3.3 Advanced SIMD and floating-point System registers

The Advanced SIMD and floating-point instructions have a shared register space for System registers. Only one register in this space is accessible at the Application level, see FPSCR, Floating-Point Status and Control Register on page G6-4335.

Writes to the FPSCR can have side-effects on various aspects of PE operation. All of these side-effects are synchronous to the FPSCR write. This means they are guaranteed not to be visible to earlier instructions in the execution stream, and they are guaranteed to be visible to later instructions in the execution stream.

See Advanced SIMD and floating-point System registers on page G1-3882 for the system level view of the registers. These registers can be described as the SIMD and floating-point System registers.

E1.3.4 Trapping of floating-point exceptions

It is IMPLEMENTATION DEFINED whether the floating-point implementation supports the trapping of floating-point exceptions:

- If it does, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable the exception traps.
- Otherwise, the FPSCR trap bits are RES0.

Trapped exception handling never causes the corresponding cumulative exception bit of the FPSCR to be set to 1. If this behavior is desired, the trap handler routine must use a read, modify, write sequence on the FPSCR to set the cumulative exception bit.
E1.3.5 Floating-point data types and arithmetic

The T32 and A32 floating-point instructions support single-precision (32-bit) and double-precision (64-bit) data types and arithmetic as defined by the IEEE 754 floating-point standard. They also support the half-precision (16-bit) floating-point data type for data storage only, by supporting conversions between single-precision and half-precision data types.

ARM standard floating-point arithmetic means IEEE 754 floating-point arithmetic with the restrictions described in Floating-point and Advanced SIMD support on page A1-46, including supporting only the input and output values described in ARM standard floating-point input and output values on page A1-49.

The AArch32 Advanced SIMD instructions support only single-precision ARM standard floating-point arithmetic.

The following sections describe the Advanced SIMD and floating-point formats:


The following sections describe features of Advanced SIMD and floating-point processing:


E1.3.6 Floating-point exceptions

ARM Advanced SIMD and floating-point instructions record the following floating-point exceptions in the FPSCR cumulative bits, unless the floating-point exception is trapped and generates an exception:

**FPSCR.IOC** Invalid Operation. The bit is set to 1 if the result of an operation has no mathematical value or cannot be represented. Cases include, for example:
- \((\text{infinity}) \times 0\).
- \((+\text{infinity}) + (\text{-infinity})\).

These tests are made after flush-to-zero processing. For example, if flush-to-zero mode is selected, multiplying a denormalized number and an infinity is treated as \((0 \times \text{infinity})\), and causes an Invalid Operation floating-point exception.

IOC is also set on any floating-point operation with one or more signaling NaNs as operands, except for negation and absolute value, as described in Floating-point negation and absolute value on page E1-2307.

**FPSCR.DZC** Division by Zero. The bit is set to 1 if a divide operation has a zero divisor and a dividend that is not zero, an infinity or a NaN. These tests are made after flush-to-zero processing, so if flush-to-zero processing is selected, a denormalized dividend is treated as zero and prevents Division by Zero from occurring, and a denormalized divisor is treated as zero and causes Division by Zero to occur if the dividend is a normalized number.

For the reciprocal and reciprocal square root estimate functions the dividend is assumed to be \(+1.0\). This means that a zero or denormalized operand to these functions sets the DZC bit.

**FPSCR.OFC** Overflow. The bit is set to 1 if the absolute value of the result of an operation, produced after rounding, is greater than the maximum positive normalized number for the destination precision.

**FPSCR.UFC** Underflow. The bit is set to 1 if the absolute value of the result of an operation, produced before rounding, is less than the minimum positive normalized number for the destination precision, and the rounded result is inexact.

The criteria for the Underflow exception to occur are different in Flush-to-zero mode. For details, see Flush-to-zero on page A1-49.

**FPSCR.IXC** Inexact. The bit is set to 1 if the result of an operation is not equivalent to the value that would be produced if the operation were performed with unbounded precision and exponent range.

The criteria for the Inexact exception to occur are different in Flush-to-zero mode. For details, see Flush-to-zero on page A1-49.
**FPSCR.IDC**  Input Denormal. The bit is set to 1 if a denormalized input operand is replaced in the computation by a zero, as described in *Flush-to-zero* on page A1-49.

For Advanced SIMD instructions, and for floating-point instructions when floating-point exception trapping is not supported, these are non-trapping exceptions and the data-processing instructions do not generate any trapped exceptions.

For floating-point instructions when floating-point exception trapping is supported:

- These exceptions can be trapped, by setting trap enable bits in the FPSCR, see *Trapping of floating-point exceptions* on page E1-2302 and *Floating-point exception traps* on page G1-3883, and:
  - When a trap is not enabled the corresponding floating-point exception updates the corresponding FPSCR cumulative bit does not generate an exception.
  - When a trap is enabled the corresponding floating-point exception does not update the FPSCR, but generates an exception. In this case, bits in the FPEXC indicate which floating-point exceptions have occurred.

- The definition of the Underflow exception is different in the trapped and cumulative exception cases. In the trapped case the definition is:
  - The trapped Underflow exception occurs if the absolute value of the result of an operation, produced before rounding, is less than the minimum positive normalized number for the destination precision, regardless of whether the rounded result is inexact.

- As with cumulative exceptions, higher priority trapped exceptions can prevent lower priority exceptions from occurring, as described in *Combinations of floating-point exceptions* on page E1-2305.

- For Invalid Operation exceptions, for details of which quiet NaN is produced as the default result see *NaN handling and the Default NaN* on page A1-50.

- For Overflow exceptions, the sign bit of the default result is determined normally for the overflowing operation.

- For Division by Zero exceptions, the sign bit of the default result is determined normally for a division. This means it is the exclusive OR of the sign bits of the two operands.

Table E1-4 shows the results of untrapped floating-point exceptions. That table uses the following abbreviations:

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MaxNorm</strong></td>
<td>The maximum normalized number of the destination precision.</td>
</tr>
<tr>
<td><strong>RM</strong></td>
<td>Round towards Minus Infinity mode, as defined in the IEEE 754 standard.</td>
</tr>
<tr>
<td><strong>RN</strong></td>
<td>Round to Nearest mode, as defined in the IEEE 754 standard.</td>
</tr>
<tr>
<td><strong>RP</strong></td>
<td>Round towards Plus Infinity mode, as defined in the IEEE 754 standard.</td>
</tr>
<tr>
<td><strong>RZ</strong></td>
<td>Round towards Zero mode, as defined in the IEEE 754 standard.</td>
</tr>
</tbody>
</table>

For more information about the IEEE 754 descriptions of the rounding modes see *Floating-point standards, and terminology* on page A1-48.

**Table E1-4 Results of untrapped floating-point exceptions**

<table>
<thead>
<tr>
<th>Exception type</th>
<th>Default result for positive sign</th>
<th>Default result for negative sign</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOC, Invalid Operation</td>
<td>Quiet NaN</td>
<td>Quiet NaN</td>
</tr>
<tr>
<td>DZC, Division by Zero</td>
<td>+infinity</td>
<td>-infinity</td>
</tr>
<tr>
<td>OFC, Overflow</td>
<td>RN, RP: +infinity</td>
<td>RN, RM: -infinity</td>
</tr>
<tr>
<td></td>
<td>RM, RZ: +MaxNorm</td>
<td>RP, RZ: -MaxNorm</td>
</tr>
<tr>
<td>UFC, Underflow</td>
<td>Normal rounded result</td>
<td>Normal rounded result</td>
</tr>
<tr>
<td>IXC, Inexact</td>
<td>Normal rounded result</td>
<td>Normal rounded result</td>
</tr>
<tr>
<td>IDC, Input Denormal</td>
<td>Normal rounded result</td>
<td>Normal rounded result</td>
</tr>
</tbody>
</table>
Combinations of floating-point exceptions

Many pseudocode functions perform floating-point operations, including `FixedToFP()`, `FPAdd()`, `FPCompare()`, `FPCompareEQ()`, `FPCompareGE()`, `FPCompareGT()`, `FPDiv()`, `FPMax()`, `FPMin()`, `FPMul()`, `FPMulAdd()`, `FPRecipEstimate()`, `FPRecipStep()`, `FPRSqrtEstimate()`, `FPRSqrtStep()`, `FPSqrt()`, `FPSub()`, and `FPToFixed()`. All of these operations can generate floating-point exceptions.

**Note**

`FPAbs()` and `FPNeg()` are not classified as floating-point operations because:
- They cannot generate floating-point exceptions.
- The floating-point operation behavior described in the following sections does not apply to them:

More than one exception can occur on the same operation. The only combinations of exceptions that can occur are:
- Overflow with Inexact.
- Underflow with Inexact.
- Input Denormal with other exceptions.

When none of the exceptions caused by an operation is trapped, any exception that occurs causes the associated cumulative bit in the FPSCR to be set.

When one or more exceptions caused by an operation are trapped, the behavior of the instruction depends on the priority of the exceptions. The Inexact exception is treated as lowest priority, and Input Denormal as highest priority:
- If the higher priority exception is trapped, its trap handler is called. It is IMPLEMENTATION DEFINED whether any information about the lower priority exception is provided.
  - Information about the lower priority exception might be provided in:
    - The FPEXC, if the exception generated by the trap is taken to an Exception level that is using AArch32.
    - The ESR_ELx.ISS field, if the exception generated by the trap is taken to an Exception level that is using AArch64.
  - However, information might be provided in another IMPLEMENTATION DEFINED way, for example using an IMPLEMENTATION DEFINED register.
- Apart from this, the lower priority exception is ignored in this case.
- If the higher priority exception is untrapped, its cumulative bit is set to 1 and its default result is evaluated. Then the lower priority exception is handled normally, using this default result.

Some floating-point instructions specify more than one floating-point operation, as indicated by the pseudocode descriptions of the instruction. In such cases, an exception on one operation is treated as higher priority than an exception on another operation if the occurrence of the second exception depends on the result of the first operation. Otherwise, it is CONSTRAINED UNPREDICTABLE which exception is treated as higher priority.

For example, a `VMLA.F32` instruction specifies a floating-point multiplication followed by a floating-point addition. The addition can generate Overflow, Underflow and Inexact exceptions, all of which depend on both operands to the addition and so are treated as lower priority than any exception on the multiplication. The same applies to Invalid Operation exceptions on the addition caused by adding opposite-signed infinities. The addition can also generate an Input Denormal exception, caused by the addend being a denormalized number while in Flush-to-zero mode. It is CONSTRAINED UNPREDICTABLE which of an Input Denormal exception on the addition and an exception on the multiplication is treated as higher priority, because the occurrence of the Input Denormal exception does not depend on the result of the multiplication. The same applies to an Invalid Operation exception on the addition caused by the addend being a signaling NaN.
The **VFMA** instruction performs a vector addition and a vector multiplication as a single operation. The **VFMS** instruction performs a vector subtraction and a vector multiplication as a single operation.

### E1.3.7 Controls of Advanced SIMD operation that do not apply to floating-point operation

ARMv7 permitted implementation of either, both, or neither of the Advanced SIMD and floating-point additions to the base instruction set, and provided some controls that applied to the Advanced SIMD functionality but not to the floating-point functionality. In ARMv8, Advanced SIMD functionality cannot be separated from floating-point functionality, but in AArch32 state these controls function as they did in ARMv7. This means they apply only to the following instructions and instruction encodings:

- All instructions with encodings defined in:
  - Advanced SIMD data-processing on page F3-2454, for the T32 instruction set.
  - Advanced SIMD data-processing on page F4-2541, for the A32 instruction set.
- All instructions with encodings defined in:
  - Advanced SIMD element or structure Load/Store on page F3-2479, for the T32 instruction set.
  - Advanced SIMD element or structure Load/Store on page F4-2553, for the A32 instruction set.
- The form of the **VDUP** instruction described in VDUP (general-purpose register) on page F6-3394.
- The byte and halfword forms of the VMOV instructions described in each of:
  - VMOV (general-purpose register to scalar) on page F6-3512.
  - VMOV (scalar to general-purpose register) on page F6-3516.

The controls of this functionality are:

- The **CPACR.ASEDIS** field.
- The **HCPTR.TASE** field.

In an implementation that supports Advanced SIMD functionality, support for each of these controls is optional:

- If the **CPACR.ASEDIS** control is not supported then the **CPACR.ASEDIS** field is RAZ/W1. This is equivalent to the control permitting the execution of Advanced SIMD instructions at EL1 and EL0.
- If the **HCPTR.TASE** control is not supported then the **HCPTR.TASE** field is RAZ/W1. This means the **HCPTR** does not provide a control that can trap Non-secure execution of Advanced SIMD instructions to Hyp mode.

### E1.3.8 Implications of not including Advanced SIMD and floating-point support

In general, ARMv8 requires the inclusion of the Advanced SIMD and floating-point instructions in all instruction sets. Exceptionally, for implementation targeting specialized markets, ARM might produce or license an ARMv8-A implementation that does not provide any support for Advanced SIMD and floating-point instructions. In such an implementation, in AArch32 state:

- Each of the **CPACR.{cp10, cp11}** fields is **RES0**.
- The **CPACR.ASEDIS** bit is **RES0**.
- Each of the **HCPTR.{TASE, TCP10, TCP11}** fields is **RES1**.
- Each of the **NSACR.{NSASEDIS, cp10, cp11}** fields is **RES0**.
- The **FPEXC** register is **UNDEFINED**.

### E1.3.9 Pseudocode description of floating-point operations

The following subsections contain pseudocode definitions of the floating-point functionality supported by the ARMv8 architecture:

- Generation of specific floating-point values on page E1-2307.
- Floating-point negation and absolute value on page E1-2307.
• Floating-point value unpacking.
• Floating-point exception and NaN handling.
• Floating-point rounding.
• Selection of ARM standard floating-point arithmetic on page E1-2308.
• Floating-point comparisons on page E1-2308.
• Floating-point maximum and minimum on page E1-2308.
• Floating-point addition and subtraction on page E1-2308.
• Floating-point multiplication and division on page E1-2308.
• Floating-point fused multiply-add on page E1-2308.
• Floating-point reciprocal estimate and step on page E1-2308.
• Floating-point square root on page E1-2309.
• Floating-point reciprocal square root estimate and step on page E1-2309.
• Floating-point conversions on page E1-2311.

Generation of specific floating-point values

The following pseudocode functions generate specific floating-point values. The sign argument is '0' for the positive version and '1' for the negative version:
• FPInfinity().
• FPMAXNormal().
• FPZero().
• FPTwo().
• FPTHREE().
• FPDefaultNaN().

Floating-point negation and absolute value

The floating-point negation and absolute value operations only affect the sign bit. They do not treat NaN operands specially, nor denormalized number operands when flush-to-zero is selected.

The floating-point negation operation is described by the pseudocode function FPNeg(). The floating-point absolute value operation is described by the pseudocode function FPAbs().

Floating-point value unpacking

The FPUpack() function determines the type of a floating-point number, defined by FPTYPE{}, and its numerical value. It also does flush-to-zero processing on input operands.

Floating-point exception and NaN handling

The FPProcessException() procedure checks whether a floating-point exception is trapped, and handles it accordingly. The floating-point exception types are defined by FPEXc{}.

The FPProcessNaN() function processes a NaN operand, producing the correct result value and generating an Invalid Operation exception if necessary. The FPProcessNaNs() function performs the standard NaN processing for a two-operand operation. The FPProcessNaNs3() function performs the standard NaN processing for a three-operand operation.

Floating-point rounding

The FPRound() function rounds and encodes a floating-point result value to a specified destination format. This includes processing Overflow, Underflow and Inexact floating-point exceptions and performing flush-to-zero processing on result values.
Selection of ARM standard floating-point arithmetic

The `StandardFPSCRValue()` function returns the FPSCR value that selects ARM standard floating-point arithmetic. Most of the arithmetic functions have a Boolean `fpscr_controlled` argument that is `TRUE` for Floating-point operations and `FALSE` for Advanced SIMD operations, and that selects between using the real FPSCR value and this value.

Floating-point comparisons

The `FPCompare()` function compares two floating-point numbers, producing a {N, Z, C, V} Condition flags result as shown in Table E1-5:

<table>
<thead>
<tr>
<th>Comparison result</th>
<th>N</th>
<th>Z</th>
<th>C</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Equal</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Less than</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Greater than</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Unordered</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

This result defines the operation of the VCMP floating-point instruction. The VCMP instruction writes these flag values in the FPSCR. After using a VMRS instruction to transfer them to the APSR, they can control conditional execution as shown in Table F2-1 on page F2-2407.

The `FPCompareEQ()`, `FPCompareGE()`, and `FPCompareGT()` functions describe the operation of Advanced SIMD instructions that perform floating-point comparisons.

Floating-point maximum and minimum

The `FPMax()` function returns the maximum of two floating-point numbers. The `FPMin()` function returns the minimum of two floating-point numbers.

Floating-point addition and subtraction

The `FPAdd()` function adds two floating-point numbers. The `FPSub()` function subtracts one floating-point number from another floating-point number.

Floating-point multiplication and division

The `FPMul()` function multiplies two floating-point numbers. The `FPDiv()` function divides one floating-point number by another floating-point number.

Floating-point fused multiply-add

The `FPMulAdd()` function performs a floating-point fused multiply-add.

Floating-point reciprocal estimate and step

The Advanced SIMD implementation includes instructions that support Newton-Raphson calculation of the reciprocal of a number.

The VRECPE instruction produces the initial estimate of the reciprocal. It uses the pseudocode functions:

- `FPRecipEstimate()`
- `UnsignedRecipEstimate()`. This pseudocode function calls the C function `recip_estimate()`:
  ```
  double recip_estimate(double a)
  ```
int q, s;
double r;
q = (int)(a * 512.0);        /* a in units of 1/512 rounded down */
r = 1.0 / (((double)q + 0.5) / 512.0); /* reciprocal r */
s = (int)((256.0 * r + 0.5)); /* r in units of 1/256 rounded to nearest */
return (double)s / 256.0;
}

Table E1-6 shows the results where input values are out of range.

Table E1-6 VRECPE results for out of range inputs

<table>
<thead>
<tr>
<th>Number type</th>
<th>Input Vm[i]</th>
<th>Result Vd[i]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer</td>
<td>&lt;= 0x7FFFFFFF</td>
<td>0xFFFFFFFF</td>
</tr>
<tr>
<td>Floating-point</td>
<td>NaN</td>
<td>Default NaN</td>
</tr>
<tr>
<td>Floating-point</td>
<td>±0 or denormalized number</td>
<td>±infinity a</td>
</tr>
<tr>
<td>Floating-point</td>
<td>±infinity</td>
<td>±0</td>
</tr>
<tr>
<td>Floating-point</td>
<td>Absolute value &gt;= 2^{126}</td>
<td>±0</td>
</tr>
</tbody>
</table>

a. FPSCR.DZE is set to 1

The Newton-Raphson iteration:

\[ x_{n+1} = x_n (2 - dx_n) \]

converges to \((1/d)\) if \(x_0\) is the result of VRECPE applied to \(d\).

The VRECPS instruction performs a \((2 - op1 \times op2)\) calculation and can be used with a multiplication to perform a step of this iteration. The functionality of this instruction is defined by the FPRRecipStep() pseudocode function.

Table E1-7 shows the results where input values are out of range.

Table E1-7 VRECPS results for out of range inputs

<table>
<thead>
<tr>
<th>Input Vn[i]</th>
<th>Input Vm[i]</th>
<th>Result Vd[i]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any NaN</td>
<td>-</td>
<td>Default NaN</td>
</tr>
<tr>
<td>-</td>
<td>Any NaN</td>
<td>Default NaN</td>
</tr>
<tr>
<td>±0.0 or denormalized number</td>
<td>±infinity</td>
<td>2.0</td>
</tr>
<tr>
<td>±infinity</td>
<td>±0.0 or denormalized number</td>
<td>2.0</td>
</tr>
</tbody>
</table>

Floating-point square root

The FPSqrt() function returns the square root of a floating-point number.

Floating-point reciprocal square root estimate and step

The Advanced SIMD implementation includes instructions that support Newton-Raphson calculation of the reciprocal of the square root of a number.

The VRSQRTE instruction produces the initial estimate of the reciprocal of the square root. It uses the pseudocode functions:

- FPRSqrtEstimate()
- UnsignedRISqrtEstimate(). This pseudocode function calls the C function recip_sqrt_estimate().
**double recip_sqrt_estimate(double a)**

```c
int q0, q1, s;
double r;
if (a < 0.5) /* range 0.25 <= a < 0.5 */
    q0 = (int)(a * 512.0); /* a in units of 1/512 rounded down */
    r = 1.0 / sqrt(((double)q0 + 0.5) / 512.0); /* reciprocal root r */
else /* range 0.5 <= a < 1.0 */
    q1 = (int)(a * 256.0); /* a in units of 1/256 rounded down */
    r = 1.0 / sqrt(((double)q1 + 0.5) / 256.0); /* reciprocal root r */
    s = (int)(256.0 * r + 0.5); /* r in units of 1/256 rounded to nearest */
    return (double)s / 256.0;
```

Table E1-8 shows the results where input values are out of range.

### Table E1-8 VRSQRTE results for out of range inputs

<table>
<thead>
<tr>
<th>Number type</th>
<th>Input Vm[i]</th>
<th>Result Vd[i]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer</td>
<td>&lt;= 0xFFFFFFFF</td>
<td>0xFFFFFFFF</td>
</tr>
<tr>
<td>Floating-point</td>
<td>NaN, (normalized number), –infinity</td>
<td>Default NaN</td>
</tr>
<tr>
<td>Floating-point</td>
<td>–0 or (denormalized number)</td>
<td>– infinity a</td>
</tr>
<tr>
<td>Floating-point</td>
<td>+0 or +(denormalized number)</td>
<td>+infinity a</td>
</tr>
<tr>
<td>Floating-point</td>
<td>+infinity</td>
<td>+0</td>
</tr>
</tbody>
</table>

a. FPSCR.DZC is set to 1.

The Newton-Raphson iteration:

\[ x_{n+1} = x_n \left(3 - dx_n^2\right)/2 \]

converges to \(1/\sqrt{d}\) if \(x_0\) is the result of VRSQRTE applied to \(d\).

The VRSQRTS instruction performs a \((3 - op1\times op2)/2\) calculation and can be used with two multiplications to perform a step of this iteration. The functionality of this instruction is defined by the FPRSqrtStep() pseudocode function.

Table E1-9 shows the results where input values are out of range.

### Table E1-9 VRSQRTS results for out of range inputs

<table>
<thead>
<tr>
<th>Input Vn[i]</th>
<th>Input Vm[i]</th>
<th>Result Vd[i]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any NaN</td>
<td>-</td>
<td>Default NaN</td>
</tr>
<tr>
<td>-</td>
<td>Any NaN</td>
<td>Default NaN</td>
</tr>
<tr>
<td>±0.0 or denormalized number</td>
<td>±infinity</td>
<td>1.5</td>
</tr>
<tr>
<td>±infinity</td>
<td>±0.0 or denormalized number</td>
<td>1.5</td>
</tr>
</tbody>
</table>

FPRSqrtStep() calls the FPHalvedSub() pseudocode function.
Floating-point conversions

The `FPConvert()` pseudocode function performs conversions between half-precision, single-precision, and double-precision floating-point numbers.

The `FPToFixed()` and `FixedToFP()` functions perform conversions between floating-point numbers and integers or fixed-point numbers.
E1.4 **About the AArch32 System register interface**

AArch32 state provides a System register encoding space, that is indexed by the parameter set \{coproc, opc1, Crn, \(\text{CRn}, \text{opc2}\}\}, and a set of System register access instructions. This encoding space is used for:

- System registers.
- System instructions, for:
  - Cache and branch predictor maintenance.
  - Address translation.
  - TLB maintenance.

In ARMv8, this encoding space uses only the coproc values 0b111x.

--- **Note** ---

The encoding space with coproc values 0b101x is redefined to provide Advanced SIMD and floating-point functionality.

---

In ARMv8:

- The (coproc==0b1111) encodings provide system control functionality, by providing access to System registers and System instructions. This includes architecture and feature identification, as well as control, status information and configuration support.

  The following sections give a general description of these encodings:
  - *About the System registers for VMSAv8-32* on page G4-4148.
  - *VMSAv8-32 organization of registers in the (coproc==0b1111) encoding space* on page G4-4175.
  - *Functional grouping of VMSAv8-32 System registers* on page G4-4193.

  These encodings also provide the Performance monitor registers, see *Chapter D5 The Performance Monitors Extension*.

- The (coproc==0b1110) encodings provide access to additional registers, that support:
  - Debug, see *Chapter G2 AArch32 Self-hosted Debug*.
  - The Jazelle identification registers, see *Jazelle support on page E1-2299*.

**UNPREDICTABLE, CONSTRAINED UNPREDICTABLE, and UNDEFINED behavior for AArch32 System register accesses** on page G4-4151 gives information more information about permitted accesses to the System registers in AArch32 state.

Most functionality in the (coproc==0b111x) encoding space cannot be accessed by software executing at EL0. This manual clearly identifies those functions that can be accessed at EL0.

For more information:

- About this encoding space, including the naming of the parameters that index the space, see *The AArch32 System register interface* on page G1-3877.
- About the System interface access instructions, see *System register access instructions* on page F1-2387.
E1.5 Exceptions

The ARM architecture uses the following terms to describe various types of exceptional condition:

Exceptions

In the ARM architecture, an exception causes entry to EL1, EL2, or EL3. If the Exception level that is entered is using AArch32, it also causes entry to the PE mode in which the exception must be taken. A software handler for the exception is then executed.

Note

The term floating-point exception does not use this meaning of exception. This term is described later in this list.

Exceptions include:

- Reset.
- Interrupts.
- Memory system aborts.
- Undefined instructions.
- Supervisor calls (SVCs), Secure Monitor calls (SMCs), and hypervisor calls (HVCs).
- Debug exceptions.

Most details of exception handling are not visible to application level software, and are described in Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812. In an ARMv8 implementation that includes all the Exception levels, aspects that are visible to application level software are:

- The SVC instruction causes a Supervisor Call exception. This provides a mechanism for unprivileged software to make a call to the operating system, or other system component that is accessible only at EL1.
- The SMC instruction causes a Secure Monitor Call exception, but only if software execution is at EL1 or higher. Unprivileged software can only cause a Secure Monitor Call exception by methods defined by the operating system, or by another component of the software system that executes at EL1 or higher.
- The HVC instruction causes a Hypervisor Call exception, but only if software execution is at EL1 or higher. Unprivileged software can only cause a Hypervisor Call exception by methods defined by the hypervisor, or by another component of the software system that executes at EL1 or higher.
- The BKPT instruction causes a Breakpoint Instruction exception, that is taken as a Prefetch Abort exception. This provides a mechanism for a debugger to insert breakpoints into unprivileged software, or for unprivileged software to make a call into a debugger that is accessible at EL1.
- The WFI (Wait for Interrupt) instruction provides a hint that nothing needs to be done until an interrupt or another WFI wake-up event occurs, see Wait For Interrupt on page G1-3875. This means the hardware might enter a low-power state until the wake-up event occurs.
- The WFE (Wait for Event) instruction provides a hint that nothing needs to be done until either an SEV instruction generates an event, or another WFE wake-up event occurs, see Wait For Event and Send Event on page G1-3872. This means the hardware might enter a low-power state until the wake-up event occurs.

Floating-point exceptions

These relate to exceptional conditions encountered during floating-point arithmetic, such as division by zero or overflow. For more information see:

- Floating-point exceptions on page E1-2303.
- FPEXC, Floating-Point Exception Control register on page G6-4330.
- FPSCR, Floating-Point Status and Control Register on page G6-4335.
E1 The AArch32 Application Level Programmers’ Model

E1.5 Exceptions
Chapter E2
The AArch32 Application Level Memory Model

This chapter gives an application level description of the memory model for software executing in AArch32 state. This means it describes the memory model for execution in EL0 when EL0 is using AArch32 in the following sections:

- Address space on page E2-2316.
- Memory type overview on page E2-2317.
- Caches and memory hierarchy on page E2-2318.
- Alignment support on page E2-2323.
- Endian support on page E2-2325.
- Atomicity in the ARM architecture on page E2-2328.
- Memory ordering on page E2-2332.
- Memory types and attributes on page E2-2342.
- Mismatched memory attributes on page E2-2352.
- Synchronization and semaphores on page E2-2355

Note
In this chapter, System register names usually link to the description of the register in Chapter G6 AArch32 System Register Descriptions, for example SCTLR.
E2.1 Address space

Address calculations are performed using 32-bit registers. Supervisory software determines the valid address range. Attempting to access an address that is not valid generates an MMU fault.

Address calculations are performed modulo $2^{32}$.

The result of an address calculation is **UNKNOWN** if it overflows or underflows the 32-bit address range $A[31:0]$.

Memory accesses use the `MemA[]`, `MemO[]`, `MemU[]`, and `MemU_unpriv[]` pseudocode functions:

- The `MemA[]` function makes an aligned access of the required type.
- The `MemO[]` function makes an ordered access of the required type.
- The `MemU[]` function makes an unaligned access of the required type
- The `MemU_unpriv[]` function makes an unaligned, unprivileged access of the required type.

Each of these functions calls `Mem_with_type[]` function, that specifies the required access. This calls `AArch32.MemSingle[]`, which performs an atomic, little-endian read of `size` bytes.

The `AccType` enumeration defines the different access types.

---

**Note**

- Chapter G3 *The AArch32 System Level Memory Model* and Chapter G4 *The AArch32 Virtual Memory System Architecture* include descriptions of memory system features that are transparent to the application, including memory access, address translation, memory maintenance instructions, and alignment checking and the associated fault handling. These chapters also reference pseudocode descriptions of these operations.

- For references to the pseudocode that relates to memory accesses, see *Basic memory access* on page G3-4017, *Unaligned memory access* on page G3-4018, and *Aligned memory access* on page G3-4018.
E2.2 Memory type overview

ARMv8 provides the following mutually-exclusive memory types:

**Normal**
This is generally used for bulk memory operations, both read-write and read-only operations.

**Device**
The ARM architecture forbids speculative reads of any type of Device memory. This means Device memory types are suitable attributes for read-sensitive locations.
Locations of the memory map that are assigned to peripherals are usually assigned the Device memory attribute.
Device memory has additional attributes that have the following effects:

- They prevent aggregation of reads and writes, maintaining the number and size of the specified memory accesses. See Gathering on page E2-2348.
- They preserve the access order and synchronization requirements, both for accesses to a single peripheral and where there is a synchronization requirement on the observability of one or more memory write and read accesses. See Reordering on page E2-2349.
- They indicate whether a write can be acknowledged other than at the end point. See Early Write Acknowledgement on page E2-2350.

For more information on Normal memory and Device memory, see Memory types and attributes on page E2-2342.

---

**Note**

Earlier versions of the ARM architecture defined a single Device memory type and a Strongly-Ordered memory type. A Note in Device memory on page E2-2346 describes how these memory types map onto the ARMv8 memory types.
E2.3  Caches and memory hierarchy

The implementation of a memory system depends heavily on the microarchitecture and therefore many details of the memory system are IMPLEMENTATION DEFINED. ARMv8 defines the application level interface to the memory system, including a hierarchical memory system with multiple levels of cache. This section describes an application level view of this system. It contains the subsections:

- Introduction to caches.
- Memory hierarchy.
- Implication of caches for the application programmer on page E2-2320.
- Preloading caches on page E2-2321.

E2.3.1  Introduction to caches

A cache is a block of high-speed memory that contains a number of entries, each consisting of:

- Main memory address information, commonly known as a tag.
- The associated data.

Caches increase the average speed of a memory access and take account of two principles of locality:

Spatial locality

An access to one location is likely to be followed by accesses to adjacent locations. Examples of this principle are:

- Sequential instruction execution.
- Accessing a data structure.

Temporal locality

An access to an area of memory is likely to be repeated in a short time period. An example of this principle is the execution of a software loop.

To minimize the quantity of control information stored, the spatial locality property groups several locations together under the same tag. This logical block is commonly known as a cache line. When data is loaded into a cache, access times for subsequent loads and stores are reduced, resulting in overall performance benefits. An access to information already in a cache is known as a cache hit, and other accesses are called cache misses.

Normally, caches are self-managing, with the updates occurring automatically. Whenever the PE accesses a cacheable memory location, the cache is checked. If the access is a cache hit, the access occurs in the cache. Otherwise, the access is made to memory. Typically, when making this access, a cache location is allocated and the cache line loaded from memory. ARMv8 permits different cache topologies and access policies, provided they comply with the memory coherency model described in this manual.

Caches introduce a number of potential problems, mainly because:

- Memory accesses can occur at times other than when the programmer would expect them.
- A data item can be held in multiple physical locations.

E2.3.2  Memory hierarchy

Typically memory close to a PE has very low latency, but is limited in size and expensive to implement. Further from the PE it is common to implement larger blocks of memory but these have increased latency. To optimize overall performance, an ARMv8 memory system can include multiple levels of cache in a hierarchical memory system that exploits this trade-off between size and latency. Figure E2-1 on page E2-2319 shows an example of such a system in an ARMv8-A system that supports virtual addressing.
In this manual, in a hierarchical memory system, Level 1 refers to the level closest to the PE, as shown in Figure E2-1.

Instructions and data can be held in separate caches or in a unified cache. A cache hierarchy can have one or more levels of separate instruction and data caches, with one or more unified caches located at the levels closest to the main memory. Memory coherency for cache topologies can be defined by two conceptual points:

**Point of Unification (PoU)**

The point at which the instruction cache, data cache, and translation table walks of a particular PE are guaranteed to see the same copy of a memory location. In many cases, the point of unification is the point in a uniprocessor memory system by which the instruction and data caches and the translation table walks have merged. The point of unification might coincide with the point of coherency.

**Point of Coherency (PoC)**

The point at which all agents that can access memory are guaranteed to see the same copy of a memory location. In many cases this is effectively the main system memory, although the architecture does not prohibit the implementation of caches beyond the PoC that have no effect on the coherency between memory system agents.

--- Note ---

The presence of system caches can affect the definition of the point of coherency as described in System level caches on page D3-1713.

---

See also *About cache maintenance in ARMv8* on page G3-3995.

**The Cacheability and Shareability memory attributes**

Cacheability and Shareability are two attributes that describe the memory hierarchy in a multiprocessing system:

**Cacheability** This term defines whether memory locations are allowed to be allocated into a cache or not. Cacheability is defined independently for Inner and Outer Cacheability locations.

**Shareability** This term defines whether memory locations are shareable between different agents in a system. Marking a memory location as shareable for a particular domain requires hardware to ensure that the location is coherent for all agents in that domain. Shareability is defined independently for Inner and Outer Shareability domains.

For more information about the Cacheability and Shareability attributes see *Memory types and attributes* on page E2-2342.
E2.3.3 Implication of caches for the application programmer

In normal operation, the caches are largely invisible to the application programmer. However they can become visible when there is a breakdown in the coherency of the caches. Such a breakdown can occur:

- When memory locations are updated by other agents in the system that do not use hardware management of coherency.
- When memory updates made from the application software must be made visible to other agents in the system, without the use of hardware management of coherency.

For example:

- In the absence of hardware management of coherency of DMA accesses, in a system with a DMA controller that reads memory locations that are held in the data cache of a PE, a breakdown of coherency occurs when the PE has written new data in the data cache, but the DMA controller reads the old data held in memory.
- In a Harvard cache implementation, where there are separate instruction and data caches, a breakdown of coherency occurs when new instruction data has been written into the data cache, but the instruction cache still contains the old instruction data.

Data coherency issues

Software can ensure the data coherency of caches in the following ways:

- By not using the caches in situations where coherency issues can arise. This can be achieved by:
  - Using Non-cacheable or, in some cases, Write-Through Cacheable memory.
  - Not enabling caches in the system.
- By using system calls to functions using cache maintenance instructions that execute at a higher Exception level.
- By using hardware coherency mechanisms to ensure the coherency of data accesses to memory for cacheable locations by observers within the different shareability domains, see Non-shareable Normal memory on page E2-2344 and Shareable, Inner Shareable, and Outer Shareable Normal memory on page E2-2343.

Note

The performance of these hardware coherency mechanisms is highly implementation-specific. In some implementations the mechanism suppresses the ability to cache shareable locations. In other implementations, cache coherency hardware can hold data in caches while managing coherency between observers within the shareability domains.

Synchronization and coherency issues between data and instruction accesses

How far ahead of the current point of execution instructions are fetched from is IMPLEMENTATION DEFINED. Such prefetching can be either a fixed or a dynamically varying number of instructions, and can follow any or all possible future execution paths. For all types of memory:

- The PE might have fetched the instructions from memory at any time since the last Context synchronization event on that PE.
- Any instructions fetched in this way might be executed multiple times, if this is required by the execution of the program, without being re-fetched from memory.

The ARM architecture does not require the hardware to ensure coherency between instruction caches and memory, even for locations of shared memory.

If software requires coherency between instruction execution and memory, it must manage this coherency using Context synchronization events, DSb memory barriers, and cache maintenance instructions. See Context synchronization event. These can only be accessed from an Exception level that is higher than EL0, and therefore require a system call, see Exception-generating and exception-handling instructions on page F1-2386. The following code sequence can be used for this purpose:
; Coherency example for data and instruction accesses within the same Inner Shareable domain.
; Enter this code with <Rt> containing a new 32-bit instruction,
; to be held in Cacheable space at a location pointed to by Rn. Use STRH in the first line
; instead of STR for a 16-bit instruction.
STR Rt, [Rn]
DCOMVAU Rn ; Clean data cache by MVA to point of unification (PoU)
DSB ; Ensure visibility of the data cleaned from cache
ICIMVAU Rn ; Invalidate instruction cache by MVA to PoU
BPIMVA Rn ; Invalidate branch predictor by MVA to PoU
DSB ; Ensure completion of the invalidations
ISB ; Synchronize the fetched instruction stream

--- Note ---

• For accesses that are Non-cacheable or Write-Through, the clean data cache instruction is not required. For
  accesses that are Non-cacheable, the invalidate instruction cache is not required, because in AArch32 state
  these accesses are not permitted to be held in an instruction cache.

• This code can be used when the thread of execution modifying the code is the same thread of execution that
  is executing the code. The ARMv8 architecture limits the set of instructions that can be executed by one
  thread of execution as they are being modified by another thread of execution without requiring explicit
  synchronization. See Concurrent modification and execution of instructions on page E2-2330.

--- E2.3.4 Preloading caches ---

The ARM architecture provides the memory system hints PLD (Preload Data), PLDW (Preload Data With Intent To
Write) and PLI (Preload Instruction) that software can use to communicate the expected use of memory locations to
the hardware. The memory system can respond by taking actions that are expected to speed up the memory accesses
if they occur. The effect of these memory system hints is IMPLEMENTATION DEFINED. Typically, implementations
use this information to bring data or instruction locations into caches.

The Preload instructions are hints, and so implementations can treat them as NOPs without affecting the functional
behavior of the device. The instructions cannot generate synchronous Data Abort exceptions, but the resulting
memory system operations might, under exceptional circumstances, generate an asynchronous external abort, which
is reported using an SError interrupt and taken using an asynchronous Data Abort exception. For more information,
see Data Abort exception on page G1-3859.

A PLD, PLDW, or PLI instruction can only cause allocation to software-visible caching structures such caches or TLBs
for memory locations that can be accessed, according to the permissions defined by the current translation regime
or a translation regime for a higher Exception level in the current Security state, by any of:

• Reads.
• Writes.
• Instruction fetches.

A PLD, PLDW, or PLI instruction can access any memory location in Normal memory that can be accessed, according
to the permissions defined by the current translation regime or a translation regime for a higher Exception level in
the current Security state, by any of:

• Reads.
• Writes.
• Instruction fetches.

--- Note ---

In each case, the entire list applies to each of PLD, PLDW, and PLI.

--- Note ---

A PLD, PLDW, or PLI instruction is guaranteed not to access any type of Device memory.

A PLI instruction must not perform any access that cannot be performed by a speculative instruction fetch by the
processor. Therefore in a VMSA implementation, if all associated MMUs are disabled, a PLI instruction cannot
access any memory location that cannot be accessed by instruction fetches.
The pseudocode enumeration `PrefetchHint` defines the prefetch hint types.

The `Hint_Prefetch()` pseudocode function signals to the memory system that memory accesses of the type hint to or from the specified address are likely to occur in the near future. The memory system might take some action to speed up the memory accesses when they do occur, such as preloading the specified address into one or more caches as indicated by the innermost cache level target and non-temporal hint stream.

For more information on PLD, PLI, and PLDW, see:
- `PLD, PLDW (immediate)` on page F5-2869.
- `PLD (literal)` on page F5-2871.
- `PLD, PLDW (register)` on page F5-2873.
- `PLI (immediate, literal)` on page F5-2875.
- `PLI (register)` on page F5-2878.
E2.4 Alignment support

This section describes alignment support. It contains the following subsections:

- Instruction alignment.
- Unaligned data access.
- Cases where unaligned accesses are CONSTRAINED UNPREDICTABLE on page E2-2324.
- Unaligned data access restrictions on page E2-2324.

E2.4.1 Instruction alignment

A32 instructions are word-aligned.

T32 instructions are halfword-aligned.

E2.4.2 Unaligned data access

An ARMv8 implementation must support unaligned data accesses to Normal memory by some load and store instructions. As Table E2-1 shows, software can control whether a misaligned access to Normal memory by one of these instructions causes an Alignment fault Data Abort exception:

- By setting SCTLR.A, for unaligned accesses from any mode other than Hyp mode.
- By setting HSCTLR.A, for unaligned accesses from Hyp mode.

Table E2-1 Alignment requirements of load/store instructions

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Alignment check</th>
<th>Result if check fails when:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SCTLR.A or</td>
<td></td>
</tr>
<tr>
<td></td>
<td>HSCTLR.A is 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SCTLR.A or</td>
<td></td>
</tr>
<tr>
<td></td>
<td>HSCTLR.A is 1</td>
<td></td>
</tr>
<tr>
<td>LDRB, LDREXB, LDRBT, LDRSBT, LDRSB, STRB, STREXB, STRBT, TBB</td>
<td>None</td>
<td>-</td>
</tr>
<tr>
<td>LDRH, LDRHT, LDRSH, LDRSHT, STRH, STRHT, TBH</td>
<td>Halfword</td>
<td>Unaligned access</td>
</tr>
<tr>
<td>LDREXH, STREXH, LDAH, STLH, LDAEXH, STLEXH</td>
<td>Halfword</td>
<td>Alignment fault</td>
</tr>
<tr>
<td>LDR, LDRT, STR, STRT</td>
<td>Word</td>
<td>Unaligned access</td>
</tr>
<tr>
<td>PUSH, encodings T3 and A2 only</td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP, encodings T3 and A2 only</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDREX, STREX, LDA, STL, LDAEX, STLEX</td>
<td>Word</td>
<td>Alignment fault</td>
</tr>
<tr>
<td>LDREXD, STREXD, LDAEXD, STLEXD</td>
<td>Doubleword</td>
<td>Alignment fault</td>
</tr>
<tr>
<td>All forms of LDM and STM, LDRD, RFE, SRS, STRD</td>
<td>Word</td>
<td>Alignment fault</td>
</tr>
<tr>
<td>LDC, STC</td>
<td>Word</td>
<td>Alignment fault</td>
</tr>
<tr>
<td>VLDm, VLDR, VPOP, VPUSH, VSTM, VSTR</td>
<td>Word</td>
<td>Alignment fault</td>
</tr>
<tr>
<td>VLD1, VLD2, VLD3, VLD4, VST1, VST2, VST3, VST4, all with standard alignment</td>
<td>Element size</td>
<td>Unaligned access</td>
</tr>
<tr>
<td>VLD1, VLD2, VLD3, VLD4, VST1, VST2, VST3, VST4, all with :&lt;align&gt; specified¹</td>
<td>As specified by :&lt;align&gt;</td>
<td>Alignment fault</td>
</tr>
</tbody>
</table>

¹ Previous versions of this manual used @<align> to specify alignment. Both forms are supported, see Chapter F6 T32 and A32 Advanced SIMD and floating-point Instruction Descriptions for more information.
E2.4 Alignment support

--- Note ---

Any unaligned access to any type of Device memory generates an Alignment fault, see Alignment faults on page G4-4117.

---

E2.4.3 Cases where unaligned accesses are CONSTRAINED UNPREDICTABLE

Any load instruction that is not faulted by the alignment restrictions shown in Table E2-1 on page E2-2323 and that loads the PC has CONSTRAINED UNPREDICTABLE behavior if the address it loads from is not word-aligned, see Loads and Stores to unaligned locations on page K1-5458. This overrules any permitted Load/Store behavior shown in Table E2-1 on page E2-2323.

E2.4.4 Unaligned data access restrictions

The following points apply to unaligned data accesses in ARMv8:

- Accesses are not guaranteed to be single-copy atomic except at the byte access level, see Atomicity in the ARM architecture on page E2-2328.
- Unaligned accesses typically take a number of additional cycles to complete compared to a naturally-aligned access.
- An operation that performs an unaligned access can abort on any memory access that it makes, and can abort on more than one access. This means that an unaligned access that occurs across a page boundary can generate an abort on either side of the boundary.
E2.5 Endian support

*General description of endianness in the ARM architecture* describes the relationship between endianness and memory addressing in the ARM architecture.

The following subsections then describe the endianness schemes supported by the architecture:

- *Instruction endianness.*
- *Data endianness* on page E2-2326.

E2.5.1 General description of endianness in the ARM architecture

This section only describes memory addressing and the effects of endianness for data elements up to doubleword of 64 bits. However, this description can be extended to apply to larger data elements.

For an address A, Figure E2-2 shows, for big-endian and little-endian memory systems, the relationship between:

- The doubleword at address A.
- The words at addresses A and A+4.
- The halfwords at addresses A, A+2, A+4, and A+6.
- The bytes at addresses A, A+1, A+2, A+3, A+4, A+5, A+6, and A+7.

The terms in Figure E2-2 have the following definitions:

- **MSByte** Most-significant byte.
- **LSByte** Least-significant byte.

![Figure E2-2 Endianness relationships in AArch32 state](image)

In this figure, *Byte, A+1* is an abbreviation for *Byte at address A+1*

**E2.5.2 Instruction endianness**

In ARMv8-A, the mapping of instruction memory is always little-endian.
### E2.5.3 Data endianness

The size of the data value that is loaded or stored is the size that is used for the purpose of endian conversion for floating-point, Advanced SIMD, and general-purpose register loads and stores.

Table E2-2 shows the element sizes of all the load/store instructions, for all instruction sets.

#### Table E2-2 Element size of load/store instructions

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Element size</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDRB, LDREXB, LDRBT, LDRSB, LDRSBT, STRB, STREXB, STRBT, TBB</td>
<td>Byte</td>
</tr>
<tr>
<td>LDRH, LDREXH, LDRHT, LDRSH, LDRSHT, STRH, STREXH, STRHT, TBB</td>
<td>Halfword</td>
</tr>
<tr>
<td>LDR, LDRT, LDREX, STR, STRT, STREX</td>
<td>Word</td>
</tr>
<tr>
<td>LDRD, LDREXD, STRD, STREXD</td>
<td>Word</td>
</tr>
<tr>
<td>All forms of LDM, PUSH, POP, RFE, SRS, all forms of STM,</td>
<td>Word</td>
</tr>
<tr>
<td>LDC, STC</td>
<td>Word</td>
</tr>
</tbody>
</table>

CPSR.E determines the data endianness.

The data size used for endianness conversions:

- Is the size of the data value that is loaded or stored for Advanced SIMD and floating-point register and general-purpose register loads and stores.
- Is the size of the data element that is loaded or stored for Advanced SIMD element and data structure loads and stores. For more information see Endianness in Advanced SIMD on page E2-2327.

#### Instructions to reverse bytes in registers

An application or device driver might have to interface to memory-mapped peripheral registers or shared memory structures that are not the same endianness as the internal data structures. Similarly, the endianness of the operating system might not match that of the peripheral registers or shared memory. In these cases, the PE requires an efficient method to transform explicitly the endianness of the data.

Table E2-3 shows the instructions that provide this functionality in the A32 and T32 instruction sets.

#### Table E2-3 Byte reversal instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>T32 / A32 Instruction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reverse bytes in whole register</td>
<td>REV</td>
<td>For use with general purpose registers.</td>
</tr>
<tr>
<td>Reverse bytes in 16-bit halfwords</td>
<td>REV16</td>
<td>For use with general purpose registers.</td>
</tr>
<tr>
<td>Reverse bytes in halfword and sign-extend</td>
<td>REVSH</td>
<td>For use with general purpose registers.</td>
</tr>
<tr>
<td>Reverse elements in doublewords, vector</td>
<td>VREV64</td>
<td>For use with registers in the SIMD and floating-point register file</td>
</tr>
<tr>
<td>Reverse elements in words, vector</td>
<td>VREV32</td>
<td>For use with registers in the SIMD and floating-point register file</td>
</tr>
<tr>
<td>Reverse elements in halfwords, vector</td>
<td>VREV16</td>
<td>For use with registers in the SIMD and floating-point register file</td>
</tr>
</tbody>
</table>
Endianness in Advanced SIMD

Advanced SIMD element Load/Store instructions transfer vectors of elements between memory and the SIMD and floating-point register file. An instruction specifies both the length of the transfer and the size of the data elements being transferred. This information is used by the PE to load and store data correctly in both big-endian and little-endian systems.

Consider, for example, the A32 or T32 instruction:

\[ \text{VLD1.16 \{D0\}, [R1]} \]

This loads a 64-bit register with four 16-bit values. The four elements appear in the register in array order, with the lowest indexed element fetched from the lowest address. The order of bytes in the elements depends on the endianness configuration, as shown in Figure E2-3. Therefore, the order of the elements in the registers is the same regardless of the endianness configuration.

For information about the alignment of Advanced SIMD instructions see Alignment support on page E2-2323.

The BigEndian() pseudocode function determines the current endianness of the data.

The BigEndianReverse() pseudocode function reverses the endianness of a bitstring.

The BigEndian() and BigEndianReverse() functions are defined in Chapter J1 ARMv8 Pseudocode.
E2.6 Atomicity in the ARM architecture

Atomicity is a feature of memory accesses, described as atomic accesses. The ARM architecture description refers to two types of atomicity, single-copy atomicity and multi-copy atomicity. In the ARMv8 architecture, the atomicity requirements for memory accesses depend on the memory type, and whether the access is explicit or implicit. For more information see:

• Requirements for single-copy atomicity.
• Properties of single-copy atomic accesses on page E2-2329.
• Multi-copy atomicity on page E2-2329.
• Requirements for multi-copy atomicity on page E2-2330.
• Concurrent modification and execution of instructions on page E2-2330.

For more information about the memory types, see Memory type overview on page E2-2317.

E2.6.1 Requirements for single-copy atomicity

In AArch32 state, the single-copy atomic PE accesses are:

• All byte accesses.
• All halfword accesses to halfword-aligned locations.
• All word accesses to word-aligned locations.
• Memory accesses caused by LDREXD and STREXD instructions to doubleword-aligned locations.

LDM, LDC, LDRD, STM, STC, STRD, PUSH, POP, RFE, SRS, VLDM, VLD, VSTM, and VSTR instructions are executed as a sequence of word-aligned word accesses. Each 32-bit word access is guaranteed to be single-copy atomic. The architecture does not require subsequences of two or more word accesses from the sequence to be single-copy atomic.

LDRD and STRD accesses to 64-bit aligned locations are 64-bit single-copy atomic as seen by translation table walks and accesses to translation tables.

Note

This requirement has been added to avoid the need for complex measures to avoid atomicity issues when changing translation table entries, without creating a requirement that all locations in the memory system are 64-bit single-copy atomic. This addition means:

• The system designer must ensure that all writable memory locations that might be used to hold translations, such as bulk SDRAM, can be accessed with 64-bit single-copy atomicity.
• Software must ensure that translation tables are not held in memory locations that cannot meet this atomicity requirement, such as peripherals that are typically accessed using a narrow bus.

This requirement places no burden on read-only memory locations for which reads have no side effects, since it is impossible to detect the size of memory accesses to such locations.

Advanced SIMD element and structure loads and stores are executed as a sequence of accesses of the element or structure size. The architecture requires the element accesses to be single-copy atomic if and only if both:

• The element size is 64 bits, or smaller.
• The elements are naturally aligned.

Accesses to 64-bit elements or structures that are 32-bit aligned are executed as a sequence of 32-bit accesses, each of which is single-copy atomic. The architecture does not require subsequences of two or more 32-bit accesses from the sequence to be single-copy atomic.

When an access is not single-copy atomic by the rules described in this section, it is executed as a sequence of one or more accesses that aggregate to the size of the original access. Each of the accesses in this sequence is single-copy atomic, at least at the byte level.
**Note**

In this section, the terms *before the write operation* and *after the write operation* mean before or after the write operation has had its effect on the coherence order of the bytes of the memory location accessed by the write operation.

If, according to these rules, an instruction is executed as a sequence of accesses, a synchronous Data Abort exception or Debug state entry can be taken during that sequence. This causes execution of the instruction to be abandoned. See *Data Abort exception on page G1-3859*.

If the synchronous Data Abort exception is returned from using the preferred return address, the instruction that generated the sequence of accesses is re-executed and so any access that was performed before the exception was taken is repeated. This also applies to an exit from Debug state.

**Note**

The exception behavior for these multiple access instructions means they are not suitable for use for writes to memory for the purpose of software synchronization.

For implicit accesses:

- Cache linefills and evictions have no effect on the single-copy atomicity of explicit transactions or instruction fetches.
- Instruction fetches are single-copy atomic:
  - At 32-bit granularity in A32 state.
  - At 16-bit granularity in T32 state.
- *Concurrent modification and execution of instructions on page E2-2330* describes additional constraints on the behavior of instruction fetches.
- Translation table walks are performed using accesses that are single-copy atomic:
  - At 32-bit granularity when using Short-descriptor format translation tables.
  - At 64-bit granularity when using Long-descriptor format translation tables.

**E2.6.2 Properties of single-copy atomic accesses**

A read or write operation that is *single-copy atomic* has the following properties:

1. For a single-copy atomic store, if the store overlaps another single-copy atomic store, then all of the writes from one of the stores are inserted into the *Coherence order* of each overlapping byte before any of the writes of the other store are inserted into the *Coherence orders* of the overlapping bytes.
2. If a single-copy atomic load overlaps a single-copy atomic store and for any of the overlapping bytes the load returns the data written by the write inserted into the *Coherence order* of that byte by the single-copy atomic store then the load must return data from a point in the *Coherence order* no earlier than the writes inserted into the *Coherence order* by the single-copy atomic store of all of the overlapping bytes.

**E2.6.3 Multi-copy atomicity**

In a multiprocessor system, writes to a memory location are *multi-copy atomic* if the following conditions are both true:

- All writes to the same location are *serialized*, meaning they are observed in the same order by all observers, although some observers might not observe all of the writes.
- A read of a location does not return the value of a write until all observers observe that write.

**Note**

Writes that are not coherent are not multi-copy atomic.
E2.6.4 Requirements for multi-copy atomicity

For Normal memory, writes are not required to be multi-copy atomic.

For Device memory with the non-Gathering attribute, writes that are single-copy atomic are also multi-copy atomic.

For Device memory with the Gathering attribute, writes are not required to be multi-copy atomic.

E2.6.5 Concurrent modification and execution of instructions

The ARMv8 architecture limits the set of instructions that can be executed by one thread of execution as they are being modified by another thread of execution without requiring explicit synchronization.

Concurrent modification and execution of instructions can lead to the resulting instruction performing any behavior that can be achieved by executing any sequence of instructions that can be executed from the same Exception level, except where the instruction before modification and the instruction after modification is a:

- B, BL, NOP, BKPT, SVC, HVC, or SMC A32 instruction
- B, BL, BLX, NOP, BKPT, or SVC 16-bit T32 instruction.

In addition, for the T32 instructions, for which Instruction encodings on page F2-2402 describes the meaning of \{hw1, hw2\}:

- hw1 of a 32-bit BL (immediate) instruction can be concurrently modified to hw1 of another BL (immediate) instruction:
  - This means that some of the most significant bits of the immediate value can be modified.

- hw1 of a 32-bit BLX (immediate) instruction can be concurrently modified to hw1 of another BLX immediate instruction:
  - This means that some of the most significant bits of the immediate value can be modified.

- hw1 of a 32-bit BL (immediate) or BLX (immediate) instruction can be concurrently modified to a T32 16-bit B, BL, BLX, BKPT, or SVC instruction. This modification also works in reverse.

- hw2 of a 32-bit BL (immediate) instruction can be concurrently modified to hw2 of another BL (immediate) instruction with a different immediate:
  - This means that some bits of the immediate value, including the least significant bits, can be modified.

- hw2 of a 32-bit BLX (immediate) instruction can be concurrently modified to hw2 of another BLX (immediate) instruction with a different immediate:
  - This means that some bits of the immediate value, including the least significant bits, can be modified.

- hw2 of a 32-bit B (immediate) instruction with a condition field can be concurrently modified to hw2 of another 32-bit B (immediate) instruction with a condition field with a different immediate:
  - This means that some bits of the immediate value, including the least significant bits, can be modified.

- hw2 of a 32-bit B (immediate) instruction without a condition field can be concurrently modified to hw2 of another 32-bit B (immediate) instruction without a condition field:
  - This means that some bits of the immediate value, including the least significant bits, can be modified.

Note

In the T32 instruction set:

- The only encodings of BKPT and SVC are 16-bit.
- The only encoding of BL is 32-bit.

For the instructions explicitly identified in this section, the architecture guarantees that, after modification of the instruction, behavior is consistent with execution of either:

- The instruction originally fetched.
- A fetch of the modified instruction.
The instructions to which this applies are the B, BL, NOP, BKPT, SVC, HVC, and SMC instructions.

For both instruction sets, if one thread of execution changes a conditional branch instruction to another conditional branch instruction, and the change affects both the condition field and the branch target, execution of the changed instruction by another thread of execution before the change is synchronized can lead to either:

- The old condition being associated with the new target address.
- The new condition being associated with the old target address.

These possibilities apply regardless of whether the condition, either before or after the change to the branch instruction, is the *always* condition.

For all other instructions, to avoid UNPREDICTABLE or CONSTRAINED UNPREDICTABLE behavior, instruction modifications must be explicitly synchronized before they are executed. The required synchronization is as follows:

1. No PE must be executing an instruction when another PE is modifying that instruction.

2. To ensure that the modified instructions are observable, the PE that modified the instructions must issue the following sequence of instructions and operations:
   
   ```c
   ; Coherency example for self-modifying code
   ; Enter this code with <Rt> containing a new 32-bit instruction,
   ; to be held in Cacheable space at a location pointed to by Rn. Use STRH in the first
   ; line instead of STR for a 16-bit instruction.
   STR <Rt>, [Rn]
   DCCMVAU Rn  ; Clean data cache by MVA to point of unification (PoU)
   DSB          ; Ensure visibility of the data stored
   ICIMVAU Rn  ; Invalidate instruction cache by VA to PoU
   BPIMVA Rn   ; Invalidate branch predictor by MVA to PoU
   DSB          ; Ensure completion of the invalidations
   ```

   **Note**
   
   The DCCMVAU operation is not required if the area of memory is either Non-cacheable or Write-through Cacheable.

3. In a multiprocessor system, the ICIMVAU and BPIMVA are broadcast to all PEs within the Inner Shareable domain of the PE running this sequence. However, once the modified instructions are observable, each PE that is executing the modified instructions must issue the following instruction to ensure execution of the modified instructions:
   
   ```c
   ISB                        ; Synchronize fetched instruction stream
   ```

   For more information about the required synchronization operation, see *Synchronization and coherency issues between data and instruction accesses* on page E2-2320.

   **Note**
   
   For information about memory accesses caused by instruction fetches, see *Ordering requirements* on page E2-2333.
E2.7 Memory ordering

This section describes observation ordering. It contains the following subsections:

- Observability and completion.
- Ordering requirements on page E2-2333.
- Memory barriers on page E2-2335.
- Summary of the memory ordering rules on page E2-2339.

For information on endpoint ordering of memory accesses, see Reordering on page E2-2349.

In the ARMv8 memory model, the shareability memory attribute indicates whether hardware must ensure memory coherency.

The ARMv8 memory system architecture defines additional attributes and associated behaviors, defined in the system level section of this manual. See:

- Chapter G3 The AArch32 System Level Memory Model.
- Chapter G4 The AArch32 Virtual Memory System Architecture.

See also Mismatched memory attributes on page E2-2352.

E2.7.1 Observability and completion

An observer is a master in the system that is capable of observing memory accesses. For a PE, the following mechanisms must be treated as independent observers:

- The mechanism that performs reads or writes to memory.
- A mechanism that causes an instruction cache to be filled from memory or that fetches instructions to be executed directly from memory. These are treated as reads.
- A mechanism that performs translation table walks. These are treated as reads.

The set of observers that can observe a memory access is defined by the system.

In the definitions in this subsection, subsequent means whichever of the following is appropriate to the context:

- After the point in time where the location is observed by that observer.
- After the point in time where the location is globally observed.

For all memory:

- A write to a location in memory is said to be observed by an observer when:
  - A subsequent read of the location by the same observer returns the value written by the observed write, or written by a write to that location by any observer that is sequenced in the Coherence order of the location after the observed write.
  - A subsequent write of the location by the same observer is sequenced in the Coherence order of the location after the observed write.

- A write to a location in memory is said to be globally observed for a shareability domain or set of observers when:
  - A subsequent read of the location by any observer in that shareability domain returns the value written by the globally observed write, or written by a write to that location by any observer that is sequenced in the Coherence order of the location after the globally observed write.
  - A subsequent write of the location by any observer in that shareability domain is sequenced in the Coherence order of the location after the globally observed write.

- A read of a location in memory is said to be observed by an observer when a subsequent write to the location by the same observer has no effect on the value returned by the read.

- A read of a location in memory is said to be globally observed for a shareability domain when a subsequent write to the location by any observer in that shareability domain has no effect on the value returned by the read.
Additionally, for Device-nGnRnE memory:

- A read or write of a memory-mapped location in a peripheral that exhibits side-effects is said to be observed, and globally observed, only when the read or write:
  - Meets the general conditions listed.
  - Can begin to affect the state of the memory-mapped peripheral.
  - Can trigger all associated side-effects, whether they affect other peripheral devices, processors, or memory.

**Note**

This definition is consistent with the memory access having reached the peripheral.

For all memory, the completion rules are defined as:

- A read or write is complete for a shareability domain when all of the following are true:
  - The read or write is globally observed for that shareability domain.
  - Any translation table walks associated with the read or write are complete for that shareability domain.

- A translation table walk is complete for a shareability domain when the memory accesses associated with the translation table walk are globally observed for that shareability domain, and the TLB is updated.

- A cache or TLB maintenance instruction is complete for a shareability domain when the effects of the instruction are globally observed for that shareability domain, and any translation table walks that arise from the instruction are complete for that shareability domain.

The completion of any cache or TLB maintenance instruction includes its completion on all processors that are affected by both the instruction and the DSB operation that is required to guarantee visibility of the maintenance instruction.

**Completion of side-effects of accesses to Device memory**

The completion of a memory access to Device memory is not guaranteed to be sufficient to determine that the side-effects of the memory access are visible to all observers. The mechanism that ensures the visibility of side-effects of a memory access is IMPLEMENTATION DEFINED.

**E2.7.2 Ordering requirements**

ARMv8 defines restrictions for the permitted ordering of memory accesses. These restrictions depend on the memory type of the addresses that are accessed, see *Memory types and attributes* on page E2-2342.

**Note**

See *Summary of the memory ordering rules* on page E2-2339 for the definition of address dependency.

For accesses to all memory types, the only stores by an observer that can be observed by another observer are those stores that have been *Architecturally executed*. Speculative writes by an observer cannot be observed by another observer. For the purposes of this requirement, speculative writes are all of:

- Writes generated by store instructions that appear in the *Execution stream* after a branch that is not architecturally resolved.
- Writes generated by store instructions that appear in the *Execution stream* after an instruction where a synchronous exception condition has not been architecturally resolved.
- Writes generated by conditional store instructions for which the conditions for the instruction have not been architecturally resolved.
- Writes generated by store instructions for which the data being written comes from a register that has not been architecturally committed.
The following additional restrictions apply to the order in which accesses to memory are observed:

• Reads and writes can be observed in any order provided the following constraints are met:
  — If an address dependency exists between two reads or between a read and a write, then those memory
    accesses are observed in program order by all observers within the common shareability domain of the
    memory addresses being accessed.
  — Ordering can be achieved by using a DMB or DSB barrier. For more information on DMB and DSB
    instructions, see Memory barriers on page E2-2335.

• Reads and writes to the same address are coherent within the shareability domain of the memory address
  being accessed.

• Two reads to the same address by the same observer are observed in program order by all observers within
  the shareability domain of the memory address being accessed.

• Writes are not required to be multi-copy atomic. This means that in the absence of barriers, the observation
  of a store by one observer does not imply the observation of the store by another observer.

• Instructions that access multiple elements have no defined ordering requirements for the memory accesses
  relative to each other.

For Device memory with the non-Reordering attribute, the order of memory accesses arriving at a single peripheral
is the same as occurs in a Simple sequential execution on page Glossary-5728 of the program. This means the
accesses arrive in program order. This ordering applies for all accesses using any of the memory types with the
non-Reordering attribute, which means Device-nGnRE accesses are ordered with respect to Device-nGnRnE
accesses to the same peripheral. If the memory accesses are not to a peripheral then there are no ordering restrictions
from the non-Reordering attribute. For the purposes of this definition, a single peripheral is a region of memory of
an IMPLEMENTATION DEFINED size that is defined by the peripheral.

Memory accesses caused by instruction fetches are not required to be observed in program order, unless they are
separated by an ISB or other Context synchronization event.

Address dependencies and order

In the ARMv8 architecture, a register data dependency between the value returned by a load instruction and the
address used by a subsequent memory transaction creates order between that load instruction and the subsequent
memory transaction.

A register data dependency exists between a first data value and a second data value when either:

• The register used to hold the first data value is used in the calculation of the second data value, and the
  calculation between the first data value and the second data value does not consist of either:
    — A conditional branch whose condition is determined by the first data value.
    — A conditional selection, move, or computation whose condition is determined by the first data value,
      where the input data values for the selection, move, or computation do not have a data dependency on
      the first data value.

• There is a register data dependency between the first data value and a third data value, and between the third
  data value and the second data value.

Note

A register data dependency can exist even if the value of the first data value is discarded as part of the calculation,
as might be the case if it is ANDed with 0x0 or if arithmetic using the first data value cancels out its contribution.

For example, each of the following code sequences creates order between the memory transactions:

Sequence 1
  LDR R1, [R2]
  AND R1, R1, #0
  LDR R4, [R3, R1]

Sequence 2
  LDR R1, [R2]
  ADD R3, R3, R1
E2.7 Memory ordering

E2.7.3 Memory barriers

The ARM architecture is a weakly ordered memory architecture that supports out of order completion. Memory barrier is the general term applied to an instruction, or sequence of instructions, that forces synchronization events by a PE with respect to retiring Load/Store instructions. The memory barriers defined by the ARMv8 architecture provide a range of functionality, including:

- Ordering of Load/Store instructions.
- Completion of Load/Store instructions.
- Context synchronization.

The following subsections describe the ARMv8 memory barrier instructions:

- Instruction Synchronization Barrier (ISB).
- Data Memory Barrier (DMB) on page E2-2336.
- Data Synchronization Barrier (DSB) on page E2-2337.
- Shareability and access limitations on the data barrier operations on page E2-2337.

Note

Depending on the required synchronization, a program might use memory barriers on their own, or it might use them in conjunction with cache maintenance and memory management instructions that in general are only available when software execution is at EL1 or higher.

The DMB and DSB memory barriers affect reads and writes to the memory system generated by Load/Store instructions and data or unified cache maintenance instructions being executed by the PE. Instruction fetches or accesses caused by a hardware translation table access are not explicit accesses.

AArch32 state also supports the legacy barrier instructions CP15DMB, CP15DSB, and CP15ISB. These instructions are executed as MCRs using the appropriate encoding, and are accessible from EL0. However, for performance reasons ARM deprecates any use of these operations, and strongly recommends that software uses the DMB, DSB, and ISB instructions described in this section instead. Optionally, an implementation can support a CP15DEN control that supervisory software can use to disable use of these instructions, meaning the corresponding MCR encodings are UNDEFINED. When the CP15BEN control is supported, setting one of the following CP15BEN fields to 0 makes execution of CP15DMB, CP15DSB, and CP15ISB UNDEFINED:

- SCTLR_EL1.CP15BEN, for execution of these instructions at EL0 using AArch32 when EL1 is using AArch64.
- SCTLR.CP15BEN, for execution of these instructions at EL0 or EL1 when EL1 is using AArch32.
- HSCTLR.CP15BEN, for execution of these instructions at EL2 when EL2 is using AArch32.

Instruction Synchronization Barrier (ISB)

An ISB instruction flushes the pipeline in the PE, so that all instructions that come after the ISB instruction in program order are fetched from the cache or memory after the ISB instruction has completed. Using an ISB ensures that the effects of context-changing operations executed before the ISB are visible to the instructions fetched after the ISB instruction. Examples of context-changing operations that require the insertion of an ISB instruction to ensure the effects of the operation are visible to instructions fetched after the ISB instruction are:

- Completed cache and TLB maintenance instructions.
- Changes to System registers.

Any context-changing operations appearing in program order after the ISB instruction only take effect after the ISB has been executed.
The pseudocode function for the operation of an ISB is `InstructionSynchronizationBarrier()`.

See also `Memory barriers` on page G3-4019.

**Data Memory Barrier (DMB)**

The DMB instruction is a data memory barrier. The PE that executes the DMB instruction is referred to as the executing PE, PEe. The DMB instruction takes an `<option>` argument that specifies the shareability domains and access types to which the instruction applies, see `Shareability and access limitations on the data barrier operations` on page E2-2337.

If the required shareability is `Full system` then the operation applies to all observers within the system.

A DMB creates two groups of memory accesses, Group A and Group B:

**Group A** Contains:

- All explicit memory accesses of the required access types from observers in the same required shareability domain as PEe that are observed by PEe before the DMB instruction. These accesses include any accesses of the required access types performed by PEe.
- All loads of required access types from an observer PEx in the same required shareability domain as PEe that have been observed by any given different observer, PEy, in the same required shareability domain as PEe before PEy has performed a memory access that is a member of Group A.

**Group B** Contains:

- All explicit memory accesses of the required access types by PEe that occur in program order after the DMB instruction.
- All explicit memory accesses of the required access types by any given observer PEx in the same required shareability domain as PEe that can only occur after a load by PEx has returned the result of a store that is a member of Group B.

Any observer with the same required shareability domain as PEe observes all members of Group A before it observes any member of Group B to the extent that those group members are required to be observed, as determined by the shareability and cacheability of the memory addresses accessed by the group members.

If members of Group A and members of Group B access the same memory-mapped peripheral of arbitrary system-defined size, then members of Group A that are accessing Device or Normal Non-cacheable memory arrive at that peripheral before members of Group B that are accessing Device or Normal Non-cacheable memory. Where the members of Group A and Group B that must be ordered are from the same PE, a DMB NSH is sufficient for this guarantee.

--- **Note** ---

- A memory access might be in neither Group A nor Group B. The DMB does not affect the order of observation of such a memory access.
- The second part of the definition of Group A is recursive. Ultimately, membership of Group A derives from the observation by PEy of a load before PEy performs an access that is a member of Group A as a result of the first part of the definition of Group A.
- The second part of the definition of Group B is recursive. Ultimately, membership of Group B derives from the observation by any observer of an access by PEe that is a member of Group B as a result of the first part of the definition of Group B.

DMB only affects memory accesses and the operation of data cache and unified cache maintenance instructions, see `About cache maintenance in ARMv8` on page G3-3995. It has no effect on the ordering of any other instructions executing on the PE. A DMB intended to ensure the completion of cache maintenance instructions must have an access type of both loads and stores.

The pseudocode function for the operation of a DMB is `DataMemoryBarrier()`.

See also `Memory barrier instructions` on page G3-4016 and `Memory barriers` on page G3-4019.
**Data Synchronization Barrier (DSB)**

The DSB instruction is a memory barrier, that synchronizes the execution stream with memory accesses.

The DSB instruction takes an `<option>` argument that specifies the shareability domains and access types to which the instruction applies, see *Shareability and access limitations on the data barrier operations*.

If the required shareability is *Full system* then the operation applies to all observers within the system.

A DSB behaves as a DMB with the same arguments, and also has the additional properties defined in this section. The PE that executes the DSB instruction is referred to as the executing PE, PEe.

Execution of a DSB at EL2 ensures that any memory accesses caused by speculative translation table walks from the Non-secure PL1&0 translation regime have been observed.

For more information, see *Use of out-of-context translation regimes* on page G4-4028.

A DSB completes when all of the following apply:

- All explicit memory accesses that are observed by PEe before the DSB is executed and are of the required access types, and are from observers in the same required shareability domain as PEe, are complete for the set of observers in the required shareability domain.

- If the required access types of the DSB is reads and writes, then all cache and branch predictor maintenance instructions and all TLB maintenance instructions issued by PEe before the DSB are complete for the required shareability domain.

In addition, no instruction that appears in program order after the DSB instruction can execute until the DSB completes.

See also *Memory barrier instructions* on page G3-4016 and *Memory barriers* on page G3-4019.

**Shareability and access limitations on the data barrier operations**

The DMB and DSB instructions can each take an optional limitation argument that specifies:

- The shareability domain over which the instruction must operate. This is one of:
  - Full system.
  - Outer Shareable.
  - Inner Shareable.
  - Non-shareable.

- The accesses for which the instruction operates. This is one of:
  - Read and write accesses in Group A and Group B.
  - Write accesses only in Group A and Group B.
  - Read access only in Group A and read and write accesses in Group B.

    **Note**

    This form of a DMB or DSB instruction can be described as a Load-Load/Store barrier.

*Table E2-4 shows how these options are encoded in the `<option>` field of the instruction.*

<table>
<thead>
<tr>
<th>Accesses</th>
<th>Shareability domain</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Full system</td>
</tr>
<tr>
<td>Reads and writes</td>
<td>Reads and writes</td>
</tr>
<tr>
<td>Writes</td>
<td>Writes</td>
</tr>
<tr>
<td>Reads</td>
<td>Reads and writes</td>
</tr>
</tbody>
</table>
If no `<option>` is specified then the instruction operates for read and write accesses, over the full system, meaning the operation is the same as for the `SY` option. See the instruction descriptions for more information:

- `DMB` on page F5-2659.
- `DSB` on page F5-2662.

**Note**

ISh also supports an optional limitation argument that can only contain one value that corresponds to full system operation, see `ISB` on page F5-2679.

### Load-Acquire, Store-Release

ARMv8 provides a set of instructions with Acquire semantics for loads, and Release semantics for stores.

For all memory types, these instructions have the following ordering requirements:

- A Store-Release followed by a Load-Acquire is observed in program order by each observer within the shareability domain of the memory address being accessed by the Store-Release and the memory address being accessed by the Load-Acquire.

- For a Load-Acquire, observers in the shareability domain of the address accessed by the Load-Acquire observe accesses in the following order:
  1.  The read caused by the Load-Acquire.
  2.  Reads and writes caused by loads and stores that appear in program order after the Load-Acquire for which the shareability of the address accessed by the load or store requires that the observer observes the access.

There are no other ordering requirements on loads or stores that appear before the Load-Acquire.

- For a Store-Release, observers in the shareability domain of the address accessed by the Store-Release observe accesses in the following order:
  1.  All of the following for which the shareability of the address accessed requires that the observer observes the access:
     - Reads and writes caused by loads and stores that appear in program order before the Store-Release.
     - Writes that were observed by the PE executing the Store-Release before it executed the Store-Release.
  2.  The write caused by the Store-Release.

There are no additional ordering requirements on loads or stores that appear in program order after the Store-Release.

- All Store-Release instructions must be multi-copy atomic when they are observed with Load-Acquire instructions.

In addition, for accesses to a memory-mapped peripheral of an arbitrary system-defined size that are defined as any type of Device memory accesses, these instructions have the following requirements:

- A Load-Acquire to an address in the memory-mapped peripheral ensures that all memory accesses using Device memory types to the same memory-mapped peripheral that are architecturally required to be observed after the Load-Acquire will arrive at the memory-mapped peripheral after the memory access of the Load-Acquire.

- A Store-Release to an address in the memory-mapped peripheral ensures that all memory accesses using Device memory types to the same memory-mapped peripheral that are architecturally required to be observed before the Store-Release will arrive at the memory-mapped peripheral before the memory access of the Store-Release.
If a Load-Acquire to a memory address in the memory-mapped peripheral has observed the value stored to that address by a Store-Release, then any memory access to the memory-mapped peripheral that is architecturally required to be ordered before the memory access of the Store-Release will arrive at the memory-mapped peripheral before any memory access to the same peripheral that is architecturally required to be ordered after the memory access of the Load-Acquire.

Load-Acquire and Store-Release, other than LDAEXD and STLEXD, access only a single data element. This access is single-copy atomic. The address of the data object must be aligned to the size of the data element being accessed, otherwise the access generates an Alignment fault.

LDAEXD and STLEXD access two data elements. The address supplied to the instructions must be doubleword aligned, otherwise the access generates an Alignment fault.

A Store-Release Exclusive instruction only has the release semantics if the store is successful.

--- Note ---

Each Load-Acquire Exclusive and Store-Release Exclusive instruction is essentially a variant of the equivalent Load-Exclusive or Store-Exclusive instruction. All usage restrictions and single-copy atomicity properties:

- That apply to the Load-Exclusive instructions also apply to the Load-Acquire Exclusive instructions.
- That apply to the Store-Exclusive instructions also apply to the Store-Release Exclusive instructions.

The Load-Acquire/Store-Release instructions can remove the requirement to use the explicit DMB memory barrier instruction.

--- Table E2-5 summarizes the Load-Acquire/Store-release instructions. ---

<table>
<thead>
<tr>
<th>Data type</th>
<th>Load-Acquire</th>
<th>Store-Release</th>
<th>Load-Acquire Exclusive</th>
<th>Store-Release Exclusive</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit word</td>
<td>LDA</td>
<td>STL</td>
<td>LDAEX</td>
<td>STLEX</td>
</tr>
<tr>
<td>16-bit halfword</td>
<td>LDAH</td>
<td>STLH</td>
<td>LDAEXH</td>
<td>STLEXH</td>
</tr>
<tr>
<td>8-bit byte</td>
<td>LDAB</td>
<td>STLB</td>
<td>LDAEXB</td>
<td>STLEXB</td>
</tr>
<tr>
<td>64-bit doubleword</td>
<td>-</td>
<td>-</td>
<td>LDAEXD</td>
<td>STLEXD</td>
</tr>
</tbody>
</table>

--- E2.7.4 Summary of the memory ordering rules ---

The following is a concise list of the situations that are required, by the ARM architecture specification, to cause externally-visible order of memory. This ordering means that if memory transaction A has externally visible order ahead of memory transaction B, then all observers within the shareability domains of A and B will observe A before B. See Terms used in the summary of the memory ordering rules on page E2-2340 for definitions of the terms used.

--- Note ---

This list applies to both AArch32 state and AArch64 state, and is consistent with the requirements of ARMv7.

1. DMB and DSB barrier instructions, and load acquire/store release instructions, create externally-visible order as defined by those instructions.
2. A True or False Address dependency from a Load to a Load or from a Load to a Store creates externally-visible order.
3. A True Control dependency from a Load to an ISB instruction creates externally-visible order between the load and any memory accesses after the ISB instruction.
4. A True Register data dependency from a Load to a Store creates externally-visible order.
5. A True Control dependency from a Load to a Store creates externally-visible order.

6. Memory is coherent within the shareability domain of a memory address, which means there is a total order of all writes to that address that all observers within that shareability domain will agree on.

   ——— Note ————
   A consequence of this is that reads to the same address by the same processor are observed in order.

7. A Dependency from a Store to a Load through memory between different PEs creates externally-visible order but stores are not multi-copy atomic except where explicitly defined to be by the definition of the store.

   ——— Note ————
   A consequence of the lack of multi-copy atomicity is that a Store to Load dependency through memory on the same PE does not create externally-visible order.

No other effects are required to create externally visible order in the ARM architecture.

Terms used in the summary of the memory ordering rules

The summary uses the following terms:

Register data dependency
This is defined in Address dependencies and order on page E2-2334.

False Register data dependency
A False Register data dependency is a Register data dependency where no register in the system holds a variable for which a change of the first data value causes a change of the second data value.

True Register data dependency
A True Register data dependency is a Register data dependency that is not a false Register data dependency.

True Address dependency
A True Address dependency between a load and a subsequent memory transaction exists where there is a True Register data dependency between the data value returned from the load and the address used by the subsequent memory transaction.

False Address dependency
A False Address dependency between a load and a subsequent memory transaction exists where there is a False Register data dependency between the data value returned from the load and the address used by the subsequent memory transaction.

True Control dependency
A True Control dependency between a load and a subsequent instruction exists:

- Where there is a True Register data dependency between the data value returned from the load and data value used in the evaluation of a conditional branch and the subsequent instruction is only executed as a result of one of the possible outcomes of that conditional branch.
- Where there is a True Register data dependency between the data value returned from the load and the data value used in the evaluation of a subsequent instruction that is a conditional selection, move or computation for which both:
  — The condition is determined by the returned data value.
  — No input data value for the selection, move or computation has a register data dependency on the returned data value.
Dependency from a Store to a Load through memory

A Dependency from a Store to a Load through memory exists where the Store and Load are to the same physical address, and value returned by the Load is the value that was written by the Store, and could not be the value that was previously held in that memory address.
E2.8 Memory types and attributes

In ARMv8 the ordering of accesses for addresses in memory, referred to as the memory order model, is defined by the memory attributes. The following sections describe this model:

- Normal memory.
- Device memory on page E2-2346.
- Memory access restrictions on page E2-2351.

E2.8.1 Normal memory

The Normal memory type attribute applies to most memory in a system. It indicates that the hardware is permitted by the architecture to perform speculative data read accesses to these locations, regardless of the access permissions for these locations.

The Normal memory type has the following properties:

- A write to a memory location with the Normal attribute completes in finite time. This means that it is globally observed for the shareability domain of the memory location in finite time. For a Non-cacheable location, the location is observed by all observers in finite time.

- A completed write to a memory location with the Normal attribute is globally observed for the shareability domain of the memory location in finite time without the need for explicit cache maintenance instructions or barriers. For a Non-cacheable location, the completed write is globally observed for all observers in finite time without the need for explicit cache maintenance instructions or barriers.

- Writes to a memory location with the Normal memory attribute that is Non-cacheable must reach the endpoint for that location in the memory system in finite time.

- Unaligned memory accesses can access Normal memory if the system is configured to generate such accesses.

- There is no requirement for the memory system beyond the PE to be able to identify the elements accessed by multi-register Load/Store instructions. See Multi-register loads and stores that access Normal memory on page E2-2346.

Note

- The Normal memory attribute is appropriate for locations of memory that are idempotent, meaning that they exhibit all of the following properties:
  - Read accesses can be repeated with no side-effects.
  - Repeated read accesses return the last value written to the resource being read.
  - Read accesses can fetch additional memory locations with no side-effects.
  - Write accesses can be repeated with no side-effects if the contents of the location accessed are unchanged between the repeated writes or as the result of an exception, as described in this section.
  - Unaligned accesses can be supported.
  - Accesses can be merged before accessing the target memory system.

- An instruction that generates a sequence of accesses as described in Atomicity in the ARM architecture on page E2-2328 might be abandoned as a result of an exception being taken during the sequence of accesses. On return from the exception the instruction is restarted, and therefore one or more of the memory locations might be accessed multiple times. This can result in repeated write accesses to a location that has been changed between the write accesses.

The following sections describe the other attributes for Normal memory:

- Shareable Normal memory on page E2-2343.
- Non-shareable Normal memory on page E2-2344.
- Cacheability attributes for Normal memory on page E2-2344.
See also:

- *Multi-register loads and stores that access Normal memory* on page E2-2346.
- *Atomicity in the ARM architecture* on page E2-2328.
- *Memory barriers* on page E2-2335. For accesses to Normal memory, a `DMB` instruction is required to ensure the required ordering.
- *Concurrent modification and execution of instructions* on page E2-2330.

**Shareable Normal memory**

A Normal memory location has a Shareability attribute that is defined as one of:

- Inner Shareable.
- Outer Shareable.
- Non-shareable.

The shareability attributes define the data coherency requirements of the location, that hardware must enforce. They do not affect the coherency requirements of instruction fetches, see *Synchronization and coherency issues between data and instruction accesses* on page E2-2320.

---

**Note**

- System designers can use the Shareability attribute to specify the locations in Normal memory for which coherency must be maintained. However, software developers must not assume that specifying a memory location as Non-shareable permits software to make assumptions about the incoherency of the location between different PEs in a shared memory system. Such assumptions are not portable between different multiprocessing implementations that might use the Shareability attribute. Any multiprocessing implementation might implement caches that are shared, inherently, between different PEs.

- This architecture assumes that all PEs that use the same operating system or hypervisor are in the same Inner Shareable shareability domain.

---

**Shareable, Inner Shareable, and Outer Shareable Normal memory**

The ARM architecture abstracts the system as a series of Inner and Outer Shareability domains.

Each Inner Shareability domain contains a set of observers that are data coherent for each member of that set for data accesses with the Inner Shareable attribute made by any member of that set.

Each Outer Shareability domain contains a set of observers that are data coherent for each member of that set for data accesses with the Outer Shareable attribute made by any member of that set.

The following properties also hold:

- Each observer is only a member of a single Inner Shareability domain.
- Each observer is only a member of a single Outer Shareability domain.
- All observers in an Inner Shareability domain are always members of the same Outer Shareability domain. This means that an Inner Shareability domain is a subset of an Outer Shareability domain, although it is not required to be a proper subset.

---

**Note**

- Because all data accesses to Non-cacheable locations are data coherent to all observers, Non-cacheable locations are always treated as Outer Shareable.
- The Inner Shareable domain is expected to be the set of PEs controlled by a single hypervisor or operating system.
The details of the use of the Shareability attributes are system-specific. Example E2-1 shows how they might be used.

Example E2-1 Use of shareability attributes

In an implementation, a particular subsystem with two clusters of PEs has the requirement that:

- In each cluster, the data caches or unified caches of the PEs in the cluster are transparent for all data accesses to memory locations with the Inner Shareable attribute.
- However, between the two clusters, the caches:
  - Are not required to be coherent for data accesses that have only the Inner Shareable attribute.
  - Are coherent for data accesses that have the Outer Shareable attribute.

In this system, each cluster is in a different Shareability domain for the Inner Shareable attribute, but all components of the subsystem are in the same Shareability domain for the Outer Shareable attribute.

A system might implement two such subsystems. If the data caches or unified caches of one subsystem are not transparent to the accesses from the other subsystem, this system has two Outer Shareable Shareability domains.

Having two levels of shareability means system designers can reduce the performance and power overhead for shared memory locations that do not need to be part of the Outer Shareable Shareability domain.

For Shareable Normal memory, the Load-Exclusive and Store-Exclusive synchronization primitives take account of the possibility of accesses by more than one observer in the same Shareability domain.

Non-shareable Normal memory

For Normal memory locations, the Non-shareable attribute identifies Normal memory that is likely to be accessed only by a single PE.

A location in Normal memory with the Non-shareable attribute does not require the hardware to make data accesses by different observers coherent, unless the memory is Non-cacheable. For a Non-shareable location, if other observers share the memory system, software must use cache maintenance instructions, if the presence of caches might lead to coherency issues when communicating between the observers. This cache maintenance requirement is in addition to the barrier operations that are required to ensure memory ordering.

For Non-shareable Normal memory, it is IMPLEMENTATION DEFINED whether the Load-Exclusive and Store-Exclusive synchronization primitives take account of the possibility of accesses by more than one observer.

Cacheability attributes for Normal memory

In addition to being Outer Shareable, Inner Shareable or Non-shareable, each region of Normal memory is assigned a Cacheability attribute that is one of:

- Write-Through Cacheable.
- Write-Back Cacheable.
- Non-cacheable.

Also, for Write-Through Cacheable and Write-Back Cacheable Normal memory regions:

- A region might be assigned cache allocation hints for read and write accesses.
- It is IMPLEMENTATION DEFINED whether the cache allocation hints can have an additional attribute of Transient or Non-transient.

For more information see *Cacheability, cache allocation hints, and cache transient hints* on page G3-3992.
A memory location can be marked as having different cacheability attributes, for example when using aliases in a virtual to physical address mapping:

- If the attributes differ only in the cache allocation hint this does not affect the behavior of accesses to that location.
- For other cases see *Mismatched memory attributes on page E2-2352.*

The cacheability attributes provide a mechanism of coherency control with observers that lie outside the Shareability domain of a region of memory. In some cases, the use of Write-Through Cacheable or Non-cacheable regions of memory might provide a better mechanism for controlling coherency than the use of hardware coherency mechanisms or the use of cache maintenance routines. To this end, the architecture requires the following properties for Non-cacheable or Write-Through Cacheable memory:

- A completed write to a memory location that is Non-cacheable or Write-Through Cacheable for a level of cache made by an observer accessing the memory system inside the level of cache is visible to all observers accessing the memory system outside the level of cache without the need of explicit cache maintenance.
- A completed write to a memory location that is Non-cacheable for a level of cache made by an observer accessing the memory system outside the level of cache is visible to all observers accessing the memory system inside the level of cache without the need of explicit cache maintenance.

--- Note ---
Implementations can use the cache allocation hints to indicate a probable performance benefit of caching. For example, a programmer might know that a piece of memory is not going to be accessed again and would be better treated as Non-cacheable. The distinction between memory regions with attributes that differ only in the cache allocation hints exists only as a hint for performance.

For Normal memory, the ARM architecture provides cacheability attributes that are defined independently for each of two conceptual levels of cache, the *inner* and the *outer* cache. The relationship between these conceptual levels of cache and the implemented physical levels of cache is IMPLEMENTATION DEFINED, and can differ from the boundaries between the Inner and Outer Shareability domains. However:

- Inner refers to the innermost caches, meaning the caches that are closest to the PE, and always includes the lowest level of cache.
- No cache that is controlled by the Inner cacheability attributes can lie outside a cache that is controlled by the Outer cacheability attributes.
- An implementation might not have any outer cache.

*Example E2-2, Example E2-3 on page E2-2346,* and *Example E2-4 on page E2-2346* describe the possible ways of implementing a system with three levels of cache, *level 1* (L1) to *level 3* (L3).

--- Note ---

- L1 cache is the level closest to the PE, see *Memory hierarchy on page E2-2318.*
- When managing coherency, system designs must consider both the inner and outer cacheability attributes, as well as the Shareability attributes. This is because hardware might have to manage the coherency of caches at one conceptual level, even when another conceptual level has the Non-cacheable attribute.

--- Example E2-2 Implementation with two inner and one outer cache levels ---

Implement the three levels of cache in the system, L1 to L3, with:

- The Inner cacheability attribute applied to L1 and L2 cache.
- The Outer cacheability attribute applied to L3 cache.
Example E2-3 Implementation with three inner and no outer cache levels

Implement the three levels of cache in the system, L1 to L3, with the Inner cacheability attribute applied to L1, L2, and L3 cache. Do not use the Outer cacheability attribute.

Example E2-4 Implementation with one inner and two outer cache levels

Implement the three levels of cache in the system, L1 to L3, with:

• The Inner cacheability attribute applied to L1 cache.
• The Outer cacheability attribute applied to L2 and L3 cache.

Multi-register loads and stores that access Normal memory

For all instructions that load or store more than one general-purpose register from an Exception level there is no requirement for the memory system beyond the PE to be able to identify the size of the elements accessed by these load or store instructions.

For all instructions that load or store more than one general-purpose register from an Exception level the order in which the registers are accessed is not defined by the architecture.

For all instructions that load or store one or more registers from the SIMD and floating-point register file from an Exception level there is no requirement for the memory system beyond the PE to be able to identify the size of the element accessed by these load or store instructions.

E2.8.2 Device memory

The Device memory type attributes define memory locations where an access to the location can cause side-effects, or where the value returned for a load can vary depending on the number of loads performed. Typically, the Device memory attributes are used for memory-mapped peripherals and similar locations.

The attributes for ARMv8 Device memory are:

Gathering Identified as G or nG, see Gathering on page E2-2348.
Reordering Identified as R or nR, see Reordering on page E2-2349.
Early Write Acknowledgement hint Identified as E or nE, see Early Write Acknowledgement on page E2-2350.

The ARMv8 Device memory types are:

Device-nGnRnE Device non-Gathering, non-Reordering, No Early write acknowledgement. Equivalent to the Strongly-ordered memory type in earlier versions of the architecture.
Device-nGnRE Device non-Gathering, non-Reordering, Early Write Acknowledgement. Equivalent to the Device memory type in earlier versions of the architecture.
Device-nGRE Device non-Gathering, Reordering, Early Write Acknowledgement. ARMv8 adds this memory type to the translation table formats found in earlier versions of the architecture. The use of barriers is required to order accesses to Device-nGRE memory. The Device-nGRE memory type is introduced into the AArch32 translation table formats when the PE is using the Long Descriptor Translation Table format.
Device-GRE Device Gathering, Reordering, Early Write Acknowledgement.
ARMv8 adds this memory type to the translation table formats found in earlier versions of the architecture. Device-GRE memory has the fewest constraints. It behaves similar to Normal memory, with the restriction that speculative accesses to Device-GRE memory is forbidden.

The Device-GRE memory type is introduced into the AArch32 translation table formats when the PE is using the Long Descriptor Translation Table format.

Collectively these are referred to as any Device memory type. Going down the list, the memory types are described as getting weaker; conversely the going up the list the memory types are described as getting stronger.

--- Note ---

- As the list of types shows, these additional attributes are hierarchical. For example, a memory location that permits Gathering must also permit Reordering and Early Write Acknowledgement.

- The architecture does not require an implementation to distinguish between each of these memory types and ARM recognizes that not all implementations will do so. The subsection that describes each of the attributes, describes the implementation rules for the attribute.

- Earlier versions of the ARM architecture defined the following memory types:
  - Strongly-ordered memory. This is the equivalent of the Device-nGnRnE memory type.
  - Device memory. This is the equivalent of the Device-nGnRE memory type.

All of these memory types have the following properties:

- Speculative data accesses are not permitted to any memory location with any Device memory attribute. This means that each memory access to any Device memory type must be one that would be generated by a simple sequential execution of the program.

  An exception to this applies:

  - Reads generated by the Advanced SIMD and floating-point instructions can access bytes that are not explicitly accessed by the instruction if the bytes accessed are in a 16-byte window, aligned to 16-bytes, that contains at least one byte that is explicitly accessed by the instruction.

--- Note ---

- An instruction that generates a sequence of accesses as described in Atomicity in the ARM architecture on page E2-2328 might be abandoned as a result of an exception being taken during the sequence of accesses. On return from the exception the instruction is restarted, and therefore one or more of the memory locations might be accessed multiple times. This can result in repeated accesses to a location where the program only defines a single access. For this reason, ARM strongly recommends that no accesses to Device memory are performed from a single instruction that spans the boundary of a translation granule or which in some other way could lead to some of the accesses being aborted.

  - Write speculation that is visible to other observers is prohibited for all memory types.

---

- A write to a memory location with any Device memory attribute completes in finite time. This means that it is globally observed for all observers in the system in finite time.

- If a location with any Device memory attribute changes without an explicit write by an observer, this change must also be globally observed for all observers in the system in finite time. Such a change might occur in a peripheral location that holds status information.

- A completed write to a memory location with any Device memory attribute is globally observed for all observers in finite time without the need for explicit maintenance.

- Data accesses to memory locations are coherent for all observers in the system, and correspondingly are treated as being Outer Shareable.

- A memory location with any Device memory attribute cannot be allocated into a cache.

- Writes to a memory location with any Device memory attribute must reach the endpoint for that address in the memory system in finite time. Typically, the endpoint is a peripheral or some physical memory.
• All accesses to memory with any Device memory attribute must be aligned. Any unaligned access generates an Alignment fault at the first stage of translation that defined the location as being Device.

_____ Note _______
In the Non-secure PL1&0 translation regime in systems where HCR.TGE==1 and HCR.DC==0, any Alignment fault that results from the fact that all locations are treated as Device is a fault at the first stage of translation. This causes the value of HSR.ISS.[24] to be 0.

_____ Note _______
Hardware does not prevent speculative instruction fetches from a memory location with any of the Device memory attributes unless the memory location is also marked as Execute-never for all Exception levels.

This means that to prevent speculative instruction fetches from memory locations with Device memory attributes, any location that is assigned any Device memory type must also be marked as Execute-never for all Exception levels. Failure to mark a memory location with any Device memory attribute as Execute-never for all Exception levels is a programming error.

See also Memory access restrictions on page E2-2351.

The memory types for Translation table walks cannot be defined as any Device memory type within the TCR. For the Non-secure EL1&0 translation regime, the memory accesses made during a stage 1 translation table walk are subject to a stage 2 translation, and as a result of this second stage of translation, the accesses from the first stage translation table walk might be made to memory locations with any Device memory type. These accesses might be made speculatively. When the value of the HCR.PTW bit is 1, a stage 2 permission fault is generated if a first stage translation table walk is made to any Device memory type.

For instruction fetches, if branches cause the program counter to point to an area of memory with the Device attribute which is not marked as Execute-never for the current Exception level, an implementation can either:
• Treat the instruction fetch as if it were to a memory location with the Normal Non-cacheable attribute.
• Take a Permission fault.

Gathering

In the Device memory attribute:

G Indicates that the location has the Gathering attribute.
nG Indicates that the location does not have the Gathering attribute, meaning it is non-Gathering.

The Gathering attribute determines whether it is permissible for either:

• Multiple memory accesses of the same type, read or write, to the same memory location to be merged into a single transaction.

• Multiple memory accesses of the same type, read or write, to different memory locations to be merged into a single memory transaction on an interconnect.

For memory types with the Gathering attribute, either of these behaviors is permitted, provided that the ordering and coherency rules of the memory location are followed.

For memory types with the non-Gathering attribute, neither of these behaviors is permitted. As a result:

• The number of memory accesses that are made corresponds to the number that would be generated by a simple sequential execution of the program.

• All access occur at their programmed size, except that there is no requirement for the memory system beyond the PE to be able to identify the elements accessed by multi-register Load/Store instructions. See Multi-register loads and stores that access Device memory on page E2-2350.
Gathering between memory accesses separated by a memory barrier that affects those memory accesses is not permitted. This applies if one memory access is in Group A and one memory access is in Group B. That is, gathering is not permitted between a memory access in Group A and a memory access in Group B if the two accesses are separated by a barrier that affects at least one of the accesses.

Gathering between two memory accesses generated by a Load-Acquire/Store-Release is not permitted.

A read from a memory location with the non-Gathering attribute cannot come from a cache or a buffer, but must come from the endpoint for that address in the memory system. Typically this is a peripheral or physical memory.

--- Note ---

- A read from a memory location with the Gathering attribute can come from intermediate buffering of a previous write, provided that:
  - The accesses are not separated by a DMB or DSB barrier that affects both of the accesses, for example if one access is in Group A and the other is in Group B.
  - The accesses are not separated by other ordering constructions that require that the accesses are in order. Such a construction might be a combination of Load-Acquire and Store-Release.
  - The accesses are not generated by a Store-Release instruction.
- The ARM architecture only defines programmer visible behavior. Therefore, gathering can be performed if a programmer cannot tell whether gathering has occurred.

An implementation is permitted to perform an access with the Gathering attribute in a manner consistent with the requirements specified by the Non-gathering attribute.

An implementation is not permitted to perform an access with the Non-gathering attribute in a manner consistent with the relaxations allowed by the Gathering attribute.

**Reordering**

In the Device memory attribute:

R Indicates that the location has the Reordering attribute.

nR Indicates that the location does not have the Reordering attribute, meaning it is non-Reordering.

For all memory types with the non-Reordering attribute, the order of memory accesses arriving at a single peripheral of IMPLEMENTATION DEFINED size, as defined by the peripheral, must be the same order that occurs in a simple sequential execution of the program. That is, the accesses appear in program order. This ordering applies to all accesses using any of the memory types with the non-Reordering attribute. As a result, if there is a mixture of Device-nGnRE and Device-nGnRnE accesses to the same peripheral, these occur in program order. If the memory accesses are not to a peripheral, then this attribute imposes no restrictions.

--- Note ---

- The IMPLEMENTATION DEFINED size of the single peripheral is the same as applies for the ordering guarantee provided by the DMB instruction.
- The ARM architecture only defines programmer visible behavior. Therefore, reordering can be performed if a programmer cannot tell whether reordering has occurred.

An implementation is permitted to perform an access with the Reordering attribute in a manner consistent with the requirements specified by the non-Reordering attribute.

An additional relaxation is that an implementation is not permitted to perform an access with the non-Reordering attribute in a manner consistent with the relaxations allowed by the Reordering attribute.

The non-Reordering attribute does not require any additional ordering, other than that which applies to Normal memory, between:

- Accesses with the non-Reordering attribute and accesses with the Reordering attribute.
• Accesses with the non-Reordering attribute and accesses to Normal memory.

• Accesses with the non-Reordering attribute and accesses to different peripherals of IMPLEMENTATION DEFINED size.

Early Write Acknowledgement

In the Device memory attribute:

E Indicates that the location has the Early Write Acknowledgement attribute.
nE Indicates that the location has the No Early Write Acknowledgement attribute.

Early Write Acknowledgement is a hint to the platform memory system. Assigning the No Early Write Acknowledgement attribute to a Device memory location recommends that only the endpoint of the write access returns a write acknowledgement of the access, and that no earlier point in the memory system returns a write acknowledge. This means that a DSB barrier, executed by the PE that performed the write to the No Early Write Acknowledgement location, completes only after the write has reached its endpoint in the memory system. Typically, this endpoint is a peripheral or physical memory.

When the Early Write Acknowledgement attribute is assigned to a Device memory location, there is no such recommendation for the handling of accesses to that location.

Note

• The Early Write Acknowledgement hint has no effect on the ordering rules. The purpose of signaling no Early Write Acknowledgement is to signal to the interconnect that the peripheral requires the ability to signal the acknowledgement. The No Write Acknowledgement signal also provides an additional semantic that can be interpreted by the driver that is accessing the peripheral.

• This attribute is treated as a hint, as the exact nature of the interconnects attached to a PE is outside the scope of the ARM architecture definition, and not all interconnects provide a mechanism to ensure that a write has reached the physical endpoint of the memory system.

• ARM recommends that writes with the No Early Write Acknowledgement hint are used for PCIe configuration writes. However, the mechanisms by which PCIe configuration writes are identified are IMPLEMENTATION DEFINED.

• ARM strongly recommends that the Early Write Acknowledgement hint is not ignored by a PE, but is made available for use by the system.

Because the No Early Write Acknowledgement attribute is a hint:

• An implementation is permitted to perform an access with the Early Write Acknowledgement attribute in a manner consistent with the requirements specified by the No Early Write Acknowledgement attribute.

• An implementation is permitted to perform an access with the No Early Write Acknowledgement attribute in a manner consistent with the relaxations allowed by the Early Write Acknowledgement attribute.

Multi-register loads and stores that access Device memory

For all instructions that load or store more than one general-purpose register there is no requirement for the memory system beyond the PE to be able to identify the size of the elements accessed by these load and store instructions.

For all instructions that load or store one or more registers from the SIMD and floating-point register file there is no requirement for the memory system beyond the PE to be able to identify the size of the element accessed by these load and store instructions.

For an LDRD, STRD, or LDM instruction with a register list that includes the PC, or an STM instruction with a register list that includes the PC, the order in which the registers are accessed is not defined by the architecture.

For a load or store of an Advanced SIMD element or structure, the order in which the registers are accessed is not defined by the architecture.
For a `VLDM`, `VSTM`, `LDM` and `STM` instruction with a register list that does not include the PC, all registers are accessed in ascending address order for Device accesses with the non-Reordering attribute.

### E2.8.3 Memory access restrictions

The following restrictions apply to memory accesses:

- For accesses to any two bytes, \( p \) and \( q \), that are generated by the same instruction:
  - The bytes \( p \) and \( q \) must have the same memory type and Shareability attributes. otherwise the results are CONSTRAINED UNPREDICTABLE. For example, an `LDC`, `LDM`, `LDRD` `STC`, `STM` or `STRD` instruction, or an unaligned load or store that spans the boundary between Normal memory and Device memory is CONSTRAINED UNPREDICTABLE.
  - Except for possible differences in the cache allocation hints, ARM deprecates having different cacheability attributes for bytes \( p \) and \( q \).

For the permitted CONSTRAINED UNPREDICTABLE behavior, see Crossing a page boundary with different memory types or Shareability attributes on page K1-5465.

- If the accesses of an instruction that causes multiple accesses to any type of Device memory cross a 4KB address boundary then behavior is CONSTRAINED UNPREDICTABLE and Crossing a 4KB boundary with a Device access on page K1-5466 describes the permitted behaviors.

---

**Note**

- The boundary referred to is between two Device memory regions that are both of 4KB and aligned to 4KB.
- This restriction means it is important that an access to a volatile memory device is not made using a single instruction that crosses a 4KB address boundary.
- ARM expects this restriction to constrain the placing of volatile memory devices in the system memory map, rather than expecting a compiler to be aware of the alignment of memory accesses.
E2.9 Mismatched memory attributes

In the ARMv8 architecture mismatched memory attributes are controlled by privileged software. For more information, see Chapter G4 The AArch32 Virtual Memory System Architecture.

Physical memory locations are accessed with mismatched attributes if all accesses to the location do not use a common definition of all of the following attributes of that location:

- Memory type, Device or Normal.
- Shareability.
- Cacheability, for the same level of the inner or outer cache, but excluding any cache allocation hints.

Collectively these are referred to as memory attributes.

Note

The terms location and memory location refer to any byte within the current coherency granule and are used interchangeably.

When a memory location is accessed with mismatched attributes the only software visible effects are one or more of the following:

- Uniprocessor semantics for reads and writes to that memory location might be lost. This means:
  - A read of the memory location by one agent might not return the value most recently written to that memory location by the same agent.
  - Multiple writes to the memory location by one agent with different memory attributes might not be ordered in program order.

- There might be a loss of coherency when multiple agents attempt to access a memory location.

- There might be a loss of properties derived from the memory type, as described in later bullets in this section.

- If all Load-Exclusive/Store-Exclusive instructions executed across all threads to access a given memory location do not use consistent memory attributes, the exclusive monitor state becomes UNKNOWN.

- Bytes written without the Write-Back cacheable attribute within the same Write-Back granule as bytes written with the Write-Back cacheable attribute might have their values reverted to the old values as a result of cache Write-Back.

The loss of properties associated with mismatched memory type attributes refers only to the following properties of Device memory that are additional to the properties of Normal memory:

- Prohibition of speculative read accesses.
- Prohibition on Gathering.
- Prohibition on Re-ordering.

For the following situations, when a physical memory location is accessed with mismatched attributes, a more restrictive set of behaviors applies. The description of each situation also describes the behaviors that apply:

1. If the only memory type mismatch associated with a memory location across all users of the memory location is between different types of Device memory, then all accesses might take the properties of the weakest Device memory type.

2. Any agent that reads that memory location using the same common definition of the Shareability and Cacheability attributes is guaranteed to access it coherently, to the extent required by that common definition of the memory attributes, only if all of the following conditions are met:
   - All aliases to the memory location with write permission both use a common definition of the Shareability and Cacheability attributes for the memory location, and either:
     - Have the Inner Cacheability attribute the same as the Outer Cacheability attribute.
     - In the Non-secure PL1&0 translation regime, have HCR2.MIOCNCE set to 0.
   - All aliases to a memory location use a definition of the Shareability attributes that encompasses all the agents with permission to access the location.
3. The possible software-visible effects caused by mismatched attributes for a memory location are defined more precisely if all of the mismatched attributes define the memory location as one of:

- Any Device memory type.
- Normal Inner Non-cacheable, Outer Non-cacheable memory.

In these cases, the only permitted software-visible effects of the mismatched attributes are one or more of the following:

- Possible loss of properties derived from the memory type when multiple agents attempt to access the memory location.
- Possible reordering of memory transactions to the same memory location with different memory attributes, potentially leading to a loss of coherency or uniprocessor semantics. Any possible loss of coherency or uniprocessor semantics can be avoided by inserting \texttt{DMB} barrier instructions between accesses to the same memory location that might use different attributes.

Where there is a loss of the uniprocessor semantics, ordering, or coherency, the following approaches can be used:

1. If the mismatched attributes for a memory location all assign the same Shareability attribute to the location, any loss of uniprocessor semantics, ordering, or coherency within a Shareability domain can be avoided by use of software cache management. To do so, software must use the techniques that are required for the software management of the ordering or coherency of cacheable locations between agents in different shareability domains. This means:

- Before writing to a location not using the Write-Back attribute, software must invalidate, or clean, a location from the caches if any agent might have written to the location with the Write-Back attribute. This avoids the possibility of overwriting the location with stale data.
- After writing to a location with the Write-Back attribute, software must clean the location from the caches, to make the write visible to external memory.
- Before reading the location with a cacheable attribute, software must invalidate the location from the caches, to ensure that any value held in the caches reflects the last value made visible in external memory.
- Executing a \texttt{DMB} barrier instruction, with scope that applies to the common Shareability of the accesses, between any accesses to the same memory location that use different attributes.

\begin{verbatim}
Note
\end{verbatim}

In AArch32 state, cache maintenance instructions can only be accessed from an Exception level that is higher than EL0, and therefore require a system call. For information on system calls, see \textit{Exception-generating and exception-handling instructions} on page F1-2386. For information about the AArch32 cache maintenance instructions, see \textit{AArch32 cache and branch predictor support} on page G3-3989.

\begin{verbatim}
Note
\end{verbatim}

In all cases:

- Location refers to any byte within the current coherency granule.
- A clean and invalidate instruction can be used instead of a clean instruction, or instead of an invalidate instruction.
- In the sequences outlined in this section, all cache maintenance instructions and memory transactions must be completed, or ordered by the use of barrier operations, if they are not naturally ordered by the use of a common address, see \textit{Ordering of cache and branch predictor maintenance instructions} on page G3-4007.

\begin{verbatim}
Note
\end{verbatim}

With software management of coherency, race conditions can cause loss of data. A race condition occurs when different agents write simultaneously to bytes that are in the same location, and the invalidate, write, clean sequence of one agent overlaps with the equivalent sequence of another agent. A race condition also occurs if the first operation of either sequence is a clean, rather than an invalidate.
2. If the mismatched attributes for a location mean that multiple cacheable accesses to the location might be made with different Shareability attributes, then ordering and coherency are guaranteed only if:

- Each PE that accesses the location with a cacheable attribute performs a clean and invalidate of the location before and after accessing that location.
- A DMB barrier with scope that covers the full Shareability of the accesses is placed between any accesses to the same memory location that use different attributes.

--- Note ---

The Note in rule 1 of this list, about possible race conditions, also applies to this rule.

In addition, if multiple agents attempt to use Load-Exclusive or Store-Exclusive instructions to access a location, and the accesses from the different agents have different memory attributes associated with the location, the exclusive monitor state becomes UNKNOWN.

ARM strongly recommends that software does not use mismatched attributes for aliases of the same location. An implementation might not optimize the performance of a system that uses mismatched aliases.
E2.10 Synchronization and semaphores

ARMv8 provides non-blocking synchronization of shared memory, using synchronization primitives. The information in this section about memory accesses by synchronization primitives applies to accesses to both Normal and Device memory.

Note
Use of the ARMv8 synchronization primitives scales for multiprocessing system designs.

Table E2-6 shows the synchronization primitives and the associated CLREX instruction.

Table E2-6 Synchronization primitives and associated instruction

<table>
<thead>
<tr>
<th>Function</th>
<th>A32/T32 Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load-Exclusive</td>
<td></td>
</tr>
<tr>
<td>Byte</td>
<td>LDREXB, LDAEXB</td>
</tr>
<tr>
<td>Halfword</td>
<td>LDREXH, LDAEXH</td>
</tr>
<tr>
<td>Word</td>
<td>LDREX, LDAEX</td>
</tr>
<tr>
<td>Doubleword</td>
<td>LDREXD, LDAEXD</td>
</tr>
<tr>
<td>Store-Exclusive</td>
<td></td>
</tr>
<tr>
<td>Byte</td>
<td>STREXB, STLEXB</td>
</tr>
<tr>
<td>Halfword</td>
<td>STREXH, STLEXH</td>
</tr>
<tr>
<td>Word</td>
<td>STREX, STLEX</td>
</tr>
<tr>
<td>Doubleword</td>
<td>STREXD, STLEXD</td>
</tr>
<tr>
<td>Clear-Exclusive</td>
<td>CLREX</td>
</tr>
</tbody>
</table>

The model for the use of a Load-Exclusive/Store-Exclusive instruction pair accessing a non-aborting memory address $x$ is:

- The Load-Exclusive instruction reads a value from memory address $x$.
- The corresponding Store-Exclusive instruction succeeds in writing back to memory address $x$ only if no other observer, process, or thread has performed a more recent store to address $x$. The Store-Exclusive instruction returns a status bit that indicates whether the memory write succeeded.

A Load-Exclusive instruction marks a small block of memory for exclusive access. The size of the marked block is IMPLEMENTATION DEFINED, see Marking and the size of the marked memory block on page E2-2361. A Store-Exclusive instruction to any address in the marked block clears the marking.

Note
In this section, the term PE includes any observer that can generate a Load-Exclusive or a Store-Exclusive instruction.

The following sections give more information:

- Exclusive access instructions and Non-shareable memory locations on page E2-2356.
- Exclusive access instructions and shareable memory locations on page E2-2358.
- Marking and the size of the marked memory block on page E2-2361.
E2.10 Synchronization and semaphores

- Context switch support on page E2-2361.
- Load-Exclusive and Store-Exclusive instruction usage restrictions on page E2-2362.
- Use of WFE and SEV instructions by spin-locks on page E2-2364.

E2.10.1 Exclusive access instructions and Non-shareable memory locations

For memory locations for which the Shareability attribute is Non-shareable, the exclusive access instructions rely on a local monitor that marks any address from which the PE executes a Load-Exclusive instruction. Any non-aborted attempt by the same PE to use a Store-Exclusive instruction to modify any address is guaranteed to clear the marking.

A Load-Exclusive instruction performs a load from memory, and:
- The executing PE marks the physical memory address for exclusive access.
- The local monitor of the executing PE transitions to the Exclusive Access state.

A Store-Exclusive instruction performs a conditional store to memory that depends on the state of the local monitor:

**If the local monitor is in the Exclusive Access state**

- If the address of the Store-Exclusive instruction is the same as the address that has been marked in the monitor by an earlier Load-Exclusive instruction, then the store occurs.
- Otherwise, it is IMPLEMENTATION DEFINED whether the store occurs.

- A status value is returned to a register:
  - If the store took place the status value is 0.
  - Otherwise, the status value is 1.

- The local monitor of the executing PE transitions to the Open Access state.

**If the local monitor is in the Open Access state**

- No store takes place.
- A status value of 1 is returned to a register.
- The local monitor remains in the Open Access state.

The Store-Exclusive instruction defines the register to which the status value is returned.

When a PE writes using any instruction other than a Store-Exclusive instruction:

- If the write is to a physical address that is not marked as Exclusive Access by its local monitor and that local monitor is in the Exclusive Access state it is IMPLEMENTATION DEFINED whether the write affects the state of the local monitor.

- If the write is to a physical address that is marked as Exclusive Access by its local monitor it is IMPLEMENTATION DEFINED whether the write affects the state of the local monitor.

It is IMPLEMENTATION DEFINED whether a store to a marked physical address causes a mark in the local monitor to be cleared if that store is by an observer other than the one that caused the physical address to be marked.

*Figure E2-4 on page E2-2357* shows the state machine for the local monitor and the effect of each of the operations shown in the figure.
For more information about marking see *Marking and the size of the marked memory block* on page E2-2361.

--- Note ---

For the local monitor state machine, as shown in [Figure E2-4]:

- The *IMPLEMENTATION DEFINED* options for the local monitor are consistent with the local monitor being constructed so that it does not hold any physical address, but instead treats any access as matching the address of the previous Load-Exclusive instruction.

- A local monitor implementation can be unaware of Load-Exclusive and Store-Exclusive instructions from other PEs.

- The architecture does not require a load instruction, by another PE, that is not a Load-Exclusive instruction, to have any effect on the local monitor.

- It is *IMPLEMENTATION DEFINED* whether the transition from Exclusive Access to Open Access state occurs when the Store or StoreExcl is from another observer.

---

**Changes to the local monitor state resulting from speculative execution**

The architecture permits a local monitor to transition to the Open Access state as a result of speculation, or from some other cause. This is in addition to the transitions to Open Access state caused by the architectural execution of an operation shown in [Figure E2-4].

An implementation must ensure that:

- The local monitor cannot be seen to transition to the Exclusive Access state except as a result of the architectural execution of one of the operations shown in [Figure E2-4].

- Any transition of the local monitor to the Open Access state not caused by the architectural execution of an operation shown in [Figure E2-4] must not indefinitely delay forward progress of execution.
E2.10.2 Exclusive access instructions and shareable memory locations

In the context of this section, a shareable memory location is a memory location that has, or is treated as if it has, a Shareability attribute of Inner Shareable or Outer Shareable.

For shareable memory locations, exclusive access instructions rely on:

- **A local monitor** for each PE in the system, that marks any address from which the PE executes a Load-Exclusive. The local monitor operates as described in Exclusive access instructions and Non-shareable memory locations on page E2-2356, except that for shareable memory any Store-Exclusive is then subject to checking by the global monitor if it is described in that section as doing at least one of the following:
  - Updating memory.
  - Returning a status value of 0.

  The local monitor can ignore accesses from other PEs in the system.

- **A global monitor** that marks a physical address as exclusive access for a particular PE. This marking is used later to determine whether a Store-Exclusive to that address that has not been failed by the local monitor can occur. Any successful write to the marked block by any other observer in the Shareability domain of the memory location is guaranteed to clear the marking. For each PE in the system, the global monitor:
  - Can hold at least one marked block.
  - Maintains a state machine for each marked block it can hold.

  **Note**
  
  For each PE, the architecture only requires global monitor support for a single marked address. Any situation that might benefit from the use of multiple marked addresses on a single PE is CONSTRAINED UNPREDICTABLE, see Load-Exclusive and Store-Exclusive instruction usage restrictions on page E2-2362.

**Note**

The global monitor can either reside in a block that is part of the hardware on which the PE executes or exist as a secondary monitor at the memory interfaces. The IMPLEMENTATION DEFINED aspects of the monitors mean that the global monitor and local monitor can be combined into a single unit, provided that the unit performs the global monitor and local monitor functions defined in this manual.

For shareable memory locations, in some implementations and for some memory types, the properties of the global monitor require functionality outside the PE. Some system implementations might not implement this functionality for all locations of memory. In particular, this can apply to:

- Any type of memory in the system implementation that does not support hardware cache coherency.
- Non-cacheable memory, or memory treated as Non-cacheable, in an implementation that does support hardware cache coherency.

In such a system, it is defined by the system:

- Whether the global monitor is implemented.
- If the global monitor is implemented, which address ranges or memory types it monitors.

**Note**

To support the use of the Load-Exclusive/Store-Exclusive mechanism when address translation is disabled, a system might define at least one location of memory, of at least the size of the translation granule, in the system memory map to support the global monitor for all PEs within a common Inner Shareable domain. However, this is not an architectural requirement. Therefore, architecturally-compliant software that requires mutual exclusion must not rely on using the Load-Exclusive/Store-Exclusive mechanism, and must instead use a software algorithm such as Lamport’s Bakery algorithm to achieve mutual exclusion.

Because implementations can choose which memory types are treated as Non-cacheable, the only memory types for which it is architecturally guaranteed that a global exclusive monitor is implemented are:

- Inner Shareable, Inner Write-Back, Outer Write-Back Normal memory with Read allocation hint and Write allocation hint and not transient.
• Outer Shareable, Inner Write-Back, Outer Write-Back Normal memory with Read allocation hint and Write allocation hints and not transient.

The set of memory types that support atomic instructions must include all of the memory types for which a global monitor is implemented.

If the global monitor is not implemented for an address range or memory type, then performing a Load-Exclusive/Store-Exclusive instruction to such a location has one or more of the following effects:

• The instruction generates an external abort.
• The instruction generates an IMPLEMENTATION DEFINED MMU fault. This is reported using the Fault Status code of:
  — DFSR.STATUS = 0b110101 when using the Long-descriptor translation table format. The fault can also be reported in the HSR.ISS[5:0] field for exceptions to Hyp mode.
  — DFSR.FS = 0b10101 when using the Short-descriptor translation table format.
If the IMPLEMENTATION DEFINED MMU fault is generated for the Non-secure PL1&0 translation regime then:
  — If the fault is generated because of the memory type defined in the first stage of translation, or if the second stage of translation is disabled, then this is a first stage fault and the exception is taken to EL1.
  — Otherwise, the fault is a second stage fault and the exception is taken to EL2.
The priority of this fault is IMPLEMENTATION DEFINED.
• The instruction is treated as a NOP.
• The Load-Exclusive instruction is treated as if it were accessing a Non-shareable location, but the state of the local monitor becomes UNKNOWN.
• The Store-Exclusive instruction is treated as if it were accessing a Non-shareable location, but the state of the local monitor becomes UNKNOWN.
• The value held in the result register of the Store-Exclusive instruction becomes UNKNOWN.

In addition, for write transactions generated by non-PE observers that do not implement exclusive accesses or other atomic access mechanisms, the effect that writes have on the global and local monitors used by an ARM PE is IMPLEMENTATION DEFINED. The writes might not clear the global monitors of other PEs for:

• Some address ranges.
• Some memory types.

**Operation of the global monitor**

A Load-Exclusive instruction from shareable memory performs a load from memory, and causes the physical address of the access to be marked as exclusive access for the requesting PE. This access can also cause the exclusive access mark to be removed from any other physical address that has been marked by the requesting PE.

--- **Note** ---

The global monitor only supports a single outstanding exclusive access to shareable memory for each PE.

---

A Load-Exclusive instruction by one PE has no effect on the global monitor state for any other PE.

A Store-Exclusive instruction performs a conditional store to memory:

• The store is guaranteed to succeed only if the physical address accessed is marked as exclusive access for the requesting PE and both the local monitor and the global monitor state machines for the requesting PE are in the Exclusive Access state. In this case:
  — A status value of 0 is returned to a register to acknowledge the successful store.
  — The final state of the global monitor state machine for the requesting PE is IMPLEMENTATION DEFINED.
  — If the address accessed is marked for exclusive access in the global monitor state machine for any other PE then that state machine transitions to Open Access state.
• If no address is marked as exclusive access for the requesting PE, the store does not succeed:
  — A status value of 1 is returned to a register to indicate that the store failed.
  — The global monitor is not affected and remains in Open Access state for the requesting PE.
• If a different physical address is marked as exclusive access for the requesting PE, it is **IMPLEMENTATION DEFINED** whether the store succeeds or not:
  — If the store succeeds a status value of 0 is returned to a register, otherwise a value of 1 is returned.
  — If the global monitor state machine for the PE was in the Exclusive Access state before the Store-Exclusive instruction it is **IMPLEMENTATION DEFINED** whether that state machine transitions to the Open Access state.

The Store-Exclusive instruction defines the register to which the status value is returned.

In a shared memory system, the global monitor implements a separate state machine for each PE in the system. The state machine for accesses to shareable memory by PE(n) can respond to all the shareable memory accesses visible to it. This means it responds to:
• Accesses generated by PE(n).
• Accesses generated by the other observers in the Shareability domain of the memory location. These accesses are identified as (!n).

In a shared memory system, the global monitor implements a separate state machine for each observer that can generate a Load-Exclusive or a Store-Exclusive instruction in the system.

**Clear global monitor event**

Whenever the global monitor state for a PE changes from Exclusive access to Open access, an event is generated and held in the Event register for that PE. This register is used by the Wait for Event mechanism, see *Wait For Event and Send Event* on page G1-3872.

Figure E2-5 shows the state machine for PE(n) in a global monitor.

**Figure E2-5 Global monitor state machine diagram for PE(n) in a multiprocessor system**

For more information about marking see *Marking and the size of the marked memory block* on page E2-2361.
For the global monitor state machine, as shown in Figure E2-5 on page E2-2360:

• The architecture does not require a load instruction by another PE, that is not a Load-Exclusive instruction, to have any effect on the global monitor.

• Whether a Store-Exclusive instruction successfully updates memory or not depends on whether the address accessed matches the marked shareable memory address for the PE issuing the Store-Exclusive instruction, and whether the local and global monitors are in the exclusive state. For this reason, Figure E2-5 on page E2-2360 only shows how the operations by (!n) cause state transitions of the state machine for PE(n).

• A Load-Exclusive instruction can only update the marked shareable memory address for the PE issuing the Load-Exclusive instruction.

• When the global monitor is in the Exclusive Access state, it is IMPLEMENTATION DEFINED whether a CLREX instruction causes the global monitor to transition from Exclusive Access to Open Access state.

• It is IMPLEMENTATION DEFINED:
  — Whether a modification to a Non-shareable memory location can cause a global monitor to transition from Exclusive Access to Open Access state.
  — Whether a Load-Exclusive instruction to a Non-shareable memory location can cause a global monitor to transition from Open Access to Exclusive Access state.

E2.10.3 Marking and the size of the marked memory block

When a Load-Exclusive instruction is executed, the resulting marked block ignores the least significant bits of the 64-bit memory address.

When a Load-Exclusive instruction is executed, a marked block of size $2^a$ bytes is created by ignoring the least significant bits of the memory address. A marked address is any address within this marked block. The size of the marked memory block is called the Exclusives reservation granule. The Exclusives reservation granule is IMPLEMENTATION DEFINED in the range 4 - 512 words.

Note

This definition means that the Exclusives reservation granule is:

• 4 words in an implementation where $a$ is 4.
• 512 words in an implementation where $a$ is 11.

For example, in an implementation where $a$ is 4, a successful LDREXB of address 0x341B4 defines a marked block using bits[47:4] of the address. This means that the four words of memory from 0x341B0 to 0x341BF are marked for exclusive access.

In some implementations the CTR identifies the Exclusives reservation granule, see CTR. Otherwise, software must assume that the maximum Exclusives reservation granule, 512 words, is implemented.

E2.10.4 Context switch support

An exception return clears the local monitor. As a result, performing a CLREX instruction as part of a context switch is not required in most situations.

Note

Context switching is not an application level operation. However, this information is included here to complete the description of the exclusive operations.


E2.10.5 **Load-Exclusive and Store-Exclusive instruction usage restrictions**

The Load-Exclusive and Store-Exclusive instructions are intended to work together as a pair, for example a LDREX/STREX pair or a LDREXB/STREXB pair. To support different implementations of these functions, software must follow the notes and restrictions given in this subsection.

The following notes describe use of a Load-Exclusive/Store-Exclusive pair, LoadExcl/StoreExcl, to indicate the use of any of the Load-Exclusive/Store-Exclusive instruction pairs shown in Table E2-6 on page E2-2355. In this context, a LoadExcl/StoreExcl pair comprises two instructions in the same thread of execution:

- The exclusives support a single outstanding exclusive access for each PE thread that is executed. The architecture makes use of this by not requiring an address or size check as part of the IsExclusiveLocal() function. If the target virtual address of a StoreExcl is different from the virtual address of the preceding LoadExcl instruction in the same thread of execution, behavior can be CONSTRAINED UNPREDICTABLE with the following behavior:
  - The StoreExcl either passes or fails, and the status value returned by the StoreExcl is UNKNOWN.
  
  _Note_  
  
  This means the StoreExcl might pass for some instances of a LoadExcl/StoreExcl pair with mismatched addresses, and fail for other instances of a LoadExcl/StoreExcl pair with mismatched addresses.
  
  — The data at the address accessed by the LoadExcl, and at the address accessed by the StoreExcl, is UNKNOWN.

This means software can rely on a LoadExcl/StoreExcl pair to eventually succeed only if the LoadExcl and the StoreExcl are executed with the same virtual address.

- If two StoreExcl instructions are executed without an intervening LoadExcl instruction the second StoreExcl instruction returns a status value of 1. This means that:
  - ARM recommends that, in a given thread of execution, every StoreExcl instruction has a preceding LoadExcl instruction associated with it.

It is not necessary for every LoadExcl instruction to have a subsequent StoreExcl instruction.

- An implementation of the Load-Exclusive and Store-Exclusive instructions can require that, in any thread of execution, the transaction size of a StoreExcl instruction is the same as the transaction size of the preceding LoadExcl instruction executed in that thread. If the transaction size of a StoreExcl instruction is different from the preceding LoadExcl instruction in the same thread of execution, behavior can be CONSTRAINED UNPREDICTABLE with the following behavior:
  - The StoreExcl either passes or fails, and the status value returned by the StoreExcl is UNKNOWN.

  _Note_  
  
  This means the StoreExcl might pass for some instances of a LoadExcl/StoreExcl pair with mismatched transaction sizes, and fail for other instances of a LoadExcl/StoreExcl pair with mismatched transaction sizes.
  
  — The block of data of the size of the larger of the transaction sizes used by the LoadExcl/StoreExcl pair at the address accessed by the LoadExcl/StoreExcl pair, is UNKNOWN.

This means software can rely on a LoadExcl/StoreExcl pair to eventually succeed only if the LoadExcl and the StoreExcl have the same transaction size.

- **LoadExcl/StoreExcl loops** are guaranteed to make forward progress only if, for any LoadExcl/StoreExcl loop within a single thread of execution, the software meets all of the following conditions:
  
  1. Between the Load-Exclusive and the Store-Exclusive, there are no explicit memory accesses, preloads, direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, or indirect branches.
Between the Store-Exclusive returning a failing result and the retry of the corresponding Load-Exclusive:

- There are no stores or PLDw instructions to any address within the Exclusives reservation granule accessed by the Store-Exclusive.
- There are no loads or preloads to any address within the Exclusives reservation granule accessed by the Store-Exclusive that use a different VA alias to that address.
- There are no direct or indirect System register writes, other than changes to the flag fields in the CPSR or FPSCR, caused by data processing or comparison instructions.
- There are no direct or indirect address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, or indirect branches.
- All loads and stores are to a block of contiguous virtual memory of not more than 512 bytes in size.

The exclusive monitor can be cleared at any time without an application-related cause, provided that such clearing is not systematically repeated so as to prevent the forward progress in finite time of at least one of the threads that is accessing the exclusive monitor.

- Implementations can benefit from keeping the LoadExcl and StoreExcl operations close together in a single thread of execution. This minimizes the likelihood of the exclusive monitor state being cleared between the LoadExcl instruction and the StoreExcl instruction. Therefore, for best performance, ARM strongly recommends a limit of 128 bytes between LoadExcl and StoreExcl instructions in a single thread of execution.

- The architecture sets an upper limit of 2048 bytes on the Exclusives reservation granule that can be marked as exclusive. For performance reasons, ARM recommends that objects that are accessed by exclusive accesses are separated by the size of the exclusive reservations granule. This is a performance guideline rather than a functional requirement.

- After taking a Data Abort exception, the state of the exclusive monitors is UNKNOWN.

- For the memory location accessed by a LoadExcl/StoreExcl pair, if the memory attributes for a StoreExcl instruction are different from the memory attributes for the preceding LoadExcl instruction in the same thread of execution, behavior is CONSTRAINED UNPREDICTABLE. Where this occurs because the translation of the accessed address changes between the LoadExcl instruction and the StoreExcl instruction, the CONSTRAINED UNPREDICTABLE behavior is as follows:
  - The StoreExcl either passes or fails, and the status value returned by the StoreExcl is UNKNOWN.

  **Note**
  
  This means the StoreExcl might pass for some instances of a LoadExcl/StoreExcl pair with changed memory attributes, and fail for other instances of a LoadExcl/StoreExcl pair with changed memory attributes.

  **Note**
  
  The data at the address accessed by the StoreExcl is UNKNOWN.

Another bullet point in this list covers the case where the memory attributes of a LoadExcl/StoreExcl pair differ as a result of using different virtual addresses with different attributes that point to the same physical address.

- The effect of a data or unified cache invalidate, clean, or clean and invalidate instruction on a local or global exclusive monitor that is in the Exclusive Access state is CONSTRAINED UNPREDICTABLE, and the instruction might clear the monitor, or it might leave it in the Exclusive Access state. For address-based maintenance instructions, this also applies to the monitors of other PEs in the same Shareability domain as the PE executing the cache maintenance instruction, as determined by the Shareability domain of the address being maintained.
Note

ARM strongly recommends that implementations ensure that the use of such maintenance instructions by a PE in the Non-secure state cannot cause a denial of service on a PE in the Secure state.

• If the mapping of the virtual to physical address is changed between the LoadExcl instruction and the StoreExcl instruction, and the change is performed using a break-before-make sequence as described in Using break-before-make when updating translation table entries on page G4-4094, if the StoreExcl is performed after another write to the same physical address as the StoreExcl, and that other write was performed after the old translation was properly invalidated and that invalidation was properly synchronized, then the StoreExcl will not pass its monitor check.

Note

ARM expects that, in many implementations, either:
— The TLB invalidation will clear either the local or global monitor.
— The physical address will be checked between the LoadExcl and StoreExcl.

Note

In the event of repeatedly-contending LoadExcl/StoreExcl instruction sequences from multiple PEs, an implementation must ensure that forward progress is made by at least one PE.

E2.10.6 Use of WFE and SEV instructions by spin-locks

ARMv8 provides Wait For Event, Send Event, and Send Event Local instructions, ⊕WFE, ⊕SEV, ⊕SEVL, that can assist with reducing power consumption and bus contention caused by PEs repeatedly attempting to obtain a spin-lock. These instructions can be used at the application level, but a complete understanding of what they do depends on a system level understanding of exceptions. They are described in Wait For Event and Send Event on page G1-3872. However, in ARMv8, when the global monitor for a PE changes from Exclusive Access state to Open Access state, an event is generated.

Note

This is equivalent to issuing an ⊕SEVL instruction on the PE for which the monitor state has changed. It removes the need for spinlock code to include an ⊕SEV instruction after clearing a spinlock.
Part F

The AArch32 Instruction Sets
Chapter F1
The AArch32 Instruction Sets Overview

This chapter describes the T32 and A32 instruction sets. It contains the following sections:

- Support for instructions in different versions of the ARM architecture on page F1-2368.
- Unified Assembler Language on page F1-2369.
- Branch instructions on page F1-2371.
- Data-processing instructions on page F1-2372.
- PSTATE and banked register access instructions on page F1-2380.
- Load/store instructions on page F1-2381.
- Load/store multiple instructions on page F1-2384.
- Miscellaneous instructions on page F1-2385.
- Exception-generating and exception-handling instructions on page F1-2386.
- System register access instructions on page F1-2387.
- Advanced SIMD and floating-point load/store instructions on page F1-2388.
- Advanced SIMD and floating-point register transfer instructions on page F1-2390.
- Advanced SIMD data-processing instructions on page F1-2391.
- Floating-point data-processing instructions on page F1-2399.
F1.1 Support for instructions in different versions of the ARM architecture

This manual describes the ARM AArch32 instruction sets, T32 and A32, for the ARMv8 architecture. Therefore, it indicates how any options or extensions in the ARMv8 architecture affect the available instructions. Also, Appendix K5 ARMv8 Changes to the T32 and A32 Instruction Sets provides information for those migrating from earlier versions of the architecture.

This manual does not provide any information about which T32 and A32 instructions were supported in specific earlier versions of the architecture. For this information, see the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition.
F1.2 Unified Assembler Language

This manual uses the ARM Unified Assembler Language (UAL). This assembly language syntax provides a canonical form for all T32 and A32 instructions.

UAL describes the syntax for the mnemonic and the operands of each instruction. In addition, it assumes that instructions and data items can be given labels. It does not specify the syntax to be used for labels, nor what assembler directives and options are available. See your assembler documentation for these details.

Most earlier ARM assembly language mnemonics are still supported as synonyms, as described in the instruction details.

Note

Most earlier T32 assembly language mnemonics are not supported.

UAL includes instruction selection rules that specify which instruction encoding is selected when more than one can provide the required functionality. For example, both 16-bit and 32-bit encodings exist for an `ADD R0, R1, R2` instruction. The most common instruction selection rule is that when both a 16-bit encoding and a 32-bit encoding are available, the 16-bit encoding is selected, to optimize code density.

Syntax options exist to override the normal instruction selection rules and ensure that a particular encoding is selected. These are useful when disassembling code, to ensure that subsequent assembly produces the original code, and in some other situations.

F1.2.1 Conditional instructions

For maximum portability of UAL assembly language between the T32 and A32 instruction sets, ARM recommends that:

- IT instructions are written before conditional instructions in the correct way for the T32 instruction set.
- When assembling to the A32 instruction set, assemblers check that any IT instructions are correct, but do not generate any code for them.

Although other T32 instructions are unconditional, all instructions that are made conditional by an IT instruction must be written with a condition. These conditions must match the conditions imposed by the IT instruction. For example, an ITTEE EQ instruction imposes the EQ condition on the first two following instructions, and the NE condition on the next two. Those four instructions must be written with EQ, EQ, NE and NE conditions respectively.

Some instructions cannot be made conditional by an IT instruction. Some instructions can be conditional if they are the last instruction in the IT block, but not otherwise.

The branch instruction encodings that include a condition code field cannot be made conditional by an IT instruction. If the assembler syntax indicates a conditional branch that correctly matches a preceding IT instruction, it is assembled using a branch instruction encoding that does not include a condition code field.

Note

ARMv8 deprecates many uses of IT, for performance reasons, see Partial deprecation of IT on page K5-5531. As described in that section, an implementation can include ITD controls that disable those uses of IT, making them UNDEFINED.

F1.2.2 Use of labels in UAL instruction syntax

The UAL syntax for some instructions includes the label of an instruction or a literal data item that is at a fixed offset from the instruction being specified. The assembler must:

1. Calculate the PC or \( \text{Align}(\text{PC}, 4) \) value of the instruction. The PC value of an instruction is its address plus 4 for a T32 instruction, or plus 8 for an A32 instruction. The \( \text{Align}(\text{PC}, 4) \) value of an instruction is its PC value ANDed with 0xFFFFFFFFC to force it to be word-aligned. There is no difference between the PC and \( \text{Align}(\text{PC}, 4) \) values for an A32 instruction, but there can be for a T32 instruction.
2. Calculate the offset from the PC or Align(PC, 4) value of the instruction to the address of the labeled instruction or literal data item.

3. Assemble a PC-relative encoding of the instruction, that is, one that reads its PC or Align(PC, 4) value and adds the calculated offset to form the required address.

Note
For instructions that can encode a subtraction operation, if the instruction cannot encode the calculated offset but can encode minus the calculated offset, the instruction encoding specifies a subtraction of minus the calculated offset.

The syntax of the following instructions includes a label:

• B, BL, and BLX (immediate). The assembler syntax for these instructions always specifies the label of the instruction that they branch to. Their encodings specify a sign-extended immediate offset that is added to the PC value of the instruction to form the target address of the branch.

• CBNZ and CBZ. The assembler syntax for these instructions always specifies the label of the instruction that they branch to. Their encodings specify a zero-extended immediate offset that is added to the PC value of the instruction to form the target address of the branch. They do not support backward branches.

• LDR, LDRB, LDRD, LDRH, LDRSB, LDRSH, PLD, PLDW, PLI, and VLDR. The normal assembler syntax of these load instructions can specify the label of a literal data item that is to be loaded. The encodings of these instructions specify a zero-extended immediate offset that is either added to or subtracted from the Align(PC, 4) value of the instruction to form the address of the data item. A few such encodings perform a fixed addition or a fixed subtraction and must only be used when that operation is required, but most contain a bit that specifies whether the offset is to be added or subtracted.

When the assembler calculates an offset of 0 for the normal syntax of these instructions, it must assemble an encoding that adds 0 to the Align(PC, 4) value of the instruction. Encodings that subtract 0 from the Align(PC, 4) value cannot be specified by the normal syntax.

There is an alternative syntax for these instructions that specifies the addition or subtraction and the immediate offset explicitly. In this syntax, the label is replaced by [PC, +/-<imm>], where:

+/- Is + or omitted to specify that the immediate offset is to be added to the Align(PC, 4) value, or if it is to be subtracted.

<imm> Is the immediate offset.

This alternative syntax makes it possible to assemble the encodings that subtract 0 from the Align(PC, 4) value, and to disassemble them to a syntax that can be re-assembled correctly.

• ADR. The normal assembler syntax for this instruction can specify the label of an instruction or literal data item whose address is to be calculated. Its encoding specifies a zero-extended immediate offset that is either added to or subtracted from the Align(PC, 4) value of the instruction to form the address of the data item, and some opcode bits that determine whether it is an addition or subtraction.

When the assembler calculates an offset of 0 for the normal syntax of this instruction, it must assemble the encoding that adds 0 to the Align(PC, 4) value of the instruction. The encoding that subtracts 0 from the Align(PC, 4) value cannot be specified by the normal syntax.

There is an alternative syntax for this instruction that specifies the addition or subtraction and the immediate value explicitly, by writing them as additions ADD <Rd>, PC, #<imm> or subtractions SUB <Rd>, PC, #<imm>. This alternative syntax makes it possible to assemble the encoding that subtracts 0 from the Align(PC, 4) value, and to disassemble it to a syntax that can be re-assembled correctly.

Note
ARM recommends that where possible, software avoids using:

• The alternative syntax for the ADR, LDC, LDR, LDRB, LDRD, LDRH, LDRSB, LDRSH, PLD, PLDW, PLI, and VLDR instructions.

• The encodings of these instructions that subtract 0 from the Align(PC, 4) value.
F1.3 Branch instructions

Table F1-1 summarizes the branch instructions in the T32 and A32 instruction sets. In addition to providing for changes in the flow of execution, some branch instructions can change instruction set.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Range, T32</th>
<th>Range, A32</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch to target address</td>
<td>(B) on page F5-2607</td>
<td>±16MB</td>
<td>±32MB</td>
</tr>
<tr>
<td>Compare and Branch on Nonzero, Compare and Branch on Zero</td>
<td>(CBNZ, CBZ) on page F5-2630</td>
<td>0-126 bytes</td>
<td>*</td>
</tr>
<tr>
<td>Call a subroutine</td>
<td>(BL, BLX) (immediate) on page F5-2623</td>
<td>±16MB</td>
<td>±32MB</td>
</tr>
<tr>
<td>Call a subroutine, change instruction setb</td>
<td>(BLX) (register) on page F5-2625</td>
<td>Any</td>
<td>Any</td>
</tr>
<tr>
<td>Call a subroutine, optionally change instruction set</td>
<td>(BX) on page F5-2627</td>
<td>Any</td>
<td>Any</td>
</tr>
<tr>
<td>Change to Jazelle state</td>
<td>(BXJ) on page F5-2629</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Table Branch (byte offsets)</td>
<td>(TBB, TBH) on page F5-3143</td>
<td>0-510 bytes</td>
<td>*</td>
</tr>
<tr>
<td>Table Branch (halfword offsets)</td>
<td></td>
<td>0-131070 bytes</td>
<td>*</td>
</tr>
</tbody>
</table>

- These instructions do not exist in the A32 instruction set.
- The range is determined by the instruction set of the \(BLX\) instruction, not of the instruction it branches to.

Branches to loaded and calculated addresses can be performed by \(LDR, LD\) and data-processing instructions. For details see Load/store instructions on page F1-2381, Load/store multiple instructions on page F1-2384, Standard data-processing instructions on page F1-2372, and Shift instructions on page F1-2374.

In addition to the branch instructions shown in Table F1-1:

- In the A32 instruction set, a data-processing instruction that targets the PC behaves as a branch instruction. For more information, see Data-processing instructions on page F1-2372.
- In the T32 and A32 instruction sets, a load instruction that targets the PC behaves as a branch instruction. For more information, see Load/store instructions on page F1-2381.
F1.4 Data-processing instructions

Core data-processing instructions belong to one of the following groups:

- **Standard data-processing instructions.**
  These instructions perform basic data-processing operations, and share a common format with some variations.
- **Shift instructions** on page F1-2374.
- **Multiply instructions** on page F1-2374.
- **Saturating instructions** on page F1-2376.
- **Saturating addition and subtraction instructions** on page F1-2376.
- **Packing and unpacking instructions** on page F1-2377.
- **Parallel addition and subtraction instructions** on page F1-2378.
- **Divide instructions** on page F1-2379.
- **Miscellaneous data-processing instructions** on page F1-2379.

For related Advanced SIMD and floating-point instructions see **Advanced SIMD data-processing instructions** on page F1-2391 and **Floating-point data-processing instructions** on page F1-2399.

F1.4.1 Standard data-processing instructions

These instructions generally have a destination register Rd, a first operand register Rn, and a second operand. The second operand can be another register Rm, or an immediate constant.

If the second operand is an immediate constant, it can be:

- Encoded directly in the instruction.
- A modified immediate constant that uses 12 bits of the instruction to encode a range of constants. T32 and A32 instructions have slightly different ranges of modified immediate constants. For more information, see **Modified immediate constants in T32 instructions** on page F2-2420 and **Modified immediate constants in A32 instructions** on page F2-2422.

If the second operand is another register, it can optionally be shifted in any of the following ways:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSL</td>
<td>Logical Shift Left by 1-31 bits.</td>
</tr>
<tr>
<td>LSR</td>
<td>Logical Shift Right by 1-32 bits.</td>
</tr>
<tr>
<td>ASR</td>
<td>Arithmetic Shift Right by 1-32 bits.</td>
</tr>
<tr>
<td>ROR</td>
<td>Rotate Right by 1-31 bits.</td>
</tr>
<tr>
<td>RRX</td>
<td>Rotate Right with Extend. For details see <strong>Shift and rotate operations</strong> on page E1-2290.</td>
</tr>
</tbody>
</table>

In T32 code, the amount to shift by is always a constant encoded in the instruction. In A32 code, the amount to shift by is either a constant encoded in the instruction, or the value of a register, Rs.

For instructions other than CMN, CMP, TEQ, and TST, the result of the data-processing operation is placed in the destination register. In the A32 instruction set, the destination register can be the PC, causing the result to be treated as a branch address. In the T32 instruction set, this is only permitted for some 16-bit forms of the ADD and MOV instructions.

These instructions can optionally set the condition flags, according to the result of the operation. If they do not set the flags, existing flag settings from a previous instruction are preserved.

Table F1-2 on page F1-2373 summarizes the main data-processing instructions in the T32 and A32 instruction sets. Generally, each of these instructions is described in three sections in **Chapter F2 About the T32 and A32 Instruction Descriptions**, one section for each of the following:

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INSTRUCTION (immediate)</td>
<td>the second operand is a modified immediate constant.</td>
</tr>
<tr>
<td>INSTRUCTION (register)</td>
<td>the second operand is a register, or a register shifted by a constant.</td>
</tr>
<tr>
<td>INSTRUCTION (register-shifted register)</td>
<td>the second operand is a register shifted by a value obtained from another register. These are only available in the A32 instruction set.</td>
</tr>
</tbody>
</table>
### Table F1-2 Standard data-processing instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add with Carry</td>
<td>ADC</td>
<td>T32 instruction set permits use of a modified immediate constant or a zero-extended 12-bit immediate constant.</td>
</tr>
<tr>
<td>Add</td>
<td>ADD</td>
<td>T32 instruction set permits use of a modified immediate constant or a zero-extended 12-bit immediate constant.</td>
</tr>
<tr>
<td>Form PC-relative Address</td>
<td>ADR</td>
<td>First operand is the PC. Second operand is an immediate constant. T32 instruction set uses a zero-extended 12-bit immediate constant. Operation is an addition or a subtraction.</td>
</tr>
<tr>
<td>Bitwise AND</td>
<td>AND</td>
<td></td>
</tr>
<tr>
<td>Bitwise Bit Clear</td>
<td>BIC</td>
<td></td>
</tr>
<tr>
<td>Compare Negative</td>
<td>CMN</td>
<td>Sets flags. Like ADD but with no destination register.</td>
</tr>
<tr>
<td>Compare</td>
<td>CMP</td>
<td>Sets flags. Like SUB but with no destination register.</td>
</tr>
<tr>
<td>Bitwise Exclusive OR</td>
<td>EOR</td>
<td></td>
</tr>
<tr>
<td>Copy operand to destination</td>
<td>MOV</td>
<td>Has only one operand, with the same options as the second operand in most of these instructions. If the operand is a shifted register, the instruction is an LSL, LSR, ASR, or ROR instruction instead. For details see Shift instructions on page F1-2374. The T32 and A32 instruction sets permit use of a modified immediate constant or a zero-extended 16-bit immediate constant.</td>
</tr>
<tr>
<td>Bitwise NOT</td>
<td>MVN</td>
<td>Has only one operand, with the same options as the second operand in most of these instructions.</td>
</tr>
<tr>
<td>Bitwise OR NOT</td>
<td>ORN</td>
<td>Not available in the A32 instruction set.</td>
</tr>
<tr>
<td>Bitwise OR</td>
<td>ORR</td>
<td></td>
</tr>
<tr>
<td>Reverse Subtract</td>
<td>RSB</td>
<td>Subtracts first operand from second operand. This permits subtraction from constants and shifted registers.</td>
</tr>
<tr>
<td>Reverse Subtract with Carry</td>
<td>RSC</td>
<td>Not available in the T32 instruction set.</td>
</tr>
<tr>
<td>Subtract with Carry</td>
<td>SBC</td>
<td></td>
</tr>
<tr>
<td>Subtract</td>
<td>SUB</td>
<td>T32 instruction set permits use of a modified immediate constant or a zero-extended 12-bit immediate constant.</td>
</tr>
<tr>
<td>Test Equivalence</td>
<td>TEQ</td>
<td>Sets flags. Like EOR but with no destination register.</td>
</tr>
<tr>
<td>Test</td>
<td>TST</td>
<td>Sets flags. Like AND but with no destination register.</td>
</tr>
</tbody>
</table>
F1.4.2 Shift instructions

Table F1-3 lists the shift instructions in the T32 and A32 instruction sets.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic Shift Right</td>
<td>ASR (immediate) on page F5-2599</td>
</tr>
<tr>
<td></td>
<td>ASR (register) on page F5-2601</td>
</tr>
<tr>
<td></td>
<td>ASRS (immediate) on page F5-2603</td>
</tr>
<tr>
<td></td>
<td>ASRS (register) on page F5-2605</td>
</tr>
<tr>
<td>Logical Shift Left</td>
<td>LSL (immediate) on page F5-2788</td>
</tr>
<tr>
<td></td>
<td>LSL (register) on page F5-2790</td>
</tr>
<tr>
<td></td>
<td>LSLS (immediate) on page F5-2792</td>
</tr>
<tr>
<td></td>
<td>LSLS (register) on page F5-2794</td>
</tr>
<tr>
<td>Logical Shift Right</td>
<td>LSR (immediate) on page F5-2796</td>
</tr>
<tr>
<td></td>
<td>LSR (register) on page F5-2798</td>
</tr>
<tr>
<td></td>
<td>LSRS (immediate) on page F5-2800</td>
</tr>
<tr>
<td></td>
<td>LSRS (register) on page F5-2802</td>
</tr>
<tr>
<td>Rotate Right</td>
<td>ROR (immediate) on page F5-2921</td>
</tr>
<tr>
<td></td>
<td>ROR (register) on page F5-2923</td>
</tr>
<tr>
<td></td>
<td>RORS (immediate) on page F5-2925</td>
</tr>
<tr>
<td></td>
<td>RORS (register) on page F5-2927</td>
</tr>
<tr>
<td>Rotate Right with Extend</td>
<td>RRX on page F5-2929</td>
</tr>
<tr>
<td></td>
<td>RRXS on page F5-2931</td>
</tr>
</tbody>
</table>

In the A32 instruction set only, the destination register of these instructions can be the PC, causing the result to be treated as an address to branch to.

F1.4.3 Multiply instructions

These instructions can operate on signed or unsigned quantities. In some types of operation, the results are the same whether the operands are signed or unsigned.

- Table F1-4 summarizes the multiply instructions where there is no distinction between signed and unsigned quantities.
  The least significant 32 bits of the result are used. More significant bits are discarded.
- Table F1-5 on page F1-2375 summarizes the signed multiply instructions.
- Table F1-6 on page F1-2375 summarizes the unsigned multiply instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation (number of bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiply Accumulate</td>
<td>MLA, MLAS on page F5-2808</td>
<td>$32 = 32 + 32 \times 32$</td>
</tr>
<tr>
<td>Multiply and Subtract</td>
<td>MLS on page F5-2810</td>
<td>$32 = 32 - 32 \times 32$</td>
</tr>
<tr>
<td>Multiply</td>
<td>MUL, MULS on page F5-2845</td>
<td>$32 = 32 \times 32$</td>
</tr>
</tbody>
</table>
### Table F1-5 Signed multiply instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation (number of bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed Multiply Accumulate (halfwords)</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT</td>
<td>$32 = 32 + 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply Accumulate Dual</td>
<td>SMLAD, SMLADX on page F5-2987</td>
<td>$32 = 32 + 16 \times 16 + 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply Accumulate Long</td>
<td>SMLAL, SMLALS on page F5-2989</td>
<td>$64 = 64 + 32 \times 32$</td>
</tr>
<tr>
<td>Signed Multiply Accumulate Long (halfwords)</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT on page F5-2991</td>
<td>$64 = 64 + 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply Accumulate Long Dual</td>
<td>SMLALD, SMLALDX on page F5-2994</td>
<td>$64 = 64 + 16 \times 16 + 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply Accumulate (word by halfword)</td>
<td>SMLAWB, SMLAWT on page F5-2996</td>
<td>$32 = 32 + 32 \times 16^a$</td>
</tr>
<tr>
<td>Signed Multiply Subtract Dual</td>
<td>SMLSD, SMLSDX on page F5-2998</td>
<td>$32 = 32 + 16 \times 16 - 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply Subtract Long Dual</td>
<td>SMLSDL, SMLSDLX on page F5-3000</td>
<td>$64 = 64 + 16 \times 16 - 16 \times 16$</td>
</tr>
<tr>
<td>Signed Most Significant Word Multiply Accumulate</td>
<td>SMMLA, SMMLAR on page F5-3002</td>
<td>$32 = 32 + 32 \times 32^b$</td>
</tr>
<tr>
<td>Signed Most Significant Word Multiply Subtract</td>
<td>SMMLS, SMMLSR on page F5-3004</td>
<td>$32 = 32 - 32 \times 32^b$</td>
</tr>
<tr>
<td>Signed Most Significant Word Multiply</td>
<td>SMMUL, SMMULR on page F5-3006</td>
<td>$32 = 32 \times 32^b$</td>
</tr>
<tr>
<td>Signed Dual Multiply Add</td>
<td>SMUAD, SMUADX on page F5-3008</td>
<td>$32 = 16 \times 16 + 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply (halfwords)</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT on page F5-3010</td>
<td>$32 = 16 \times 16$</td>
</tr>
<tr>
<td>Signed Multiply Long</td>
<td>SMULL, SMULLS on page F5-3012</td>
<td>$64 = 32 \times 32$</td>
</tr>
<tr>
<td>Signed Multiply (word by halfword)</td>
<td>SMULWB, SMULWT on page F5-3014</td>
<td>$32 = 32 \times 16^a$</td>
</tr>
<tr>
<td>Signed Dual Multiply Subtract</td>
<td>SMUSD, SMUSDX on page F5-3016</td>
<td>$32 = 16 \times 16 - 16 \times 16$</td>
</tr>
</tbody>
</table>

\(^a\) The most significant 32 bits of the 48-bit product are used. Less significant bits are discarded.

\(^b\) The most significant 32 bits of the 64-bit product are used. Less significant bits are discarded.

### Table F1-6 Unsigned multiply instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation (number of bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned Multiply Accumulate Accumulate Long</td>
<td>UMAAL on page F5-3178</td>
<td>$64 = 32 + 32 + 32 \times 32$</td>
</tr>
<tr>
<td>Unsigned Multiply Accumulate Long</td>
<td>UMLAL, UMLALS on page F5-3180</td>
<td>$64 = 64 + 32 \times 32$</td>
</tr>
<tr>
<td>Unsigned Multiply Long</td>
<td>UMULL, UMULLS on page F5-3182</td>
<td>$64 = 32 \times 32$</td>
</tr>
</tbody>
</table>
F1.4.4  Saturating instructions

Table F1-7 lists the saturating instructions in the T32 and A32 instruction sets. For more information, see Pseudocode description of saturation on page E1-2291.

Table F1-7 Saturating instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed Saturate</td>
<td>SSAT on page F5-3022</td>
<td>Saturates optionally shifted 32-bit value to selected range</td>
</tr>
<tr>
<td>Signed Saturate 16</td>
<td>SSAT16 on page F5-3024</td>
<td>Saturates two 16-bit values to selected range</td>
</tr>
<tr>
<td>Unsigned Saturate</td>
<td>USAT on page F5-3200</td>
<td>Saturates optionally shifted 32-bit value to selected range</td>
</tr>
<tr>
<td>Unsigned Saturate 16</td>
<td>USAT16 on page F5-3202</td>
<td>Saturates two 16-bit values to selected range</td>
</tr>
</tbody>
</table>

F1.4.5  Saturating addition and subtraction instructions

Table F1-8 lists the saturating addition and subtraction instructions in the T32 and A32 instruction sets. For more information, see Pseudocode description of saturation on page E1-2291.

Table F1-8 Saturating addition and subtraction instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Saturating Add</td>
<td>QADD on page F5-2891</td>
<td>Add, saturating result to the 32-bit signed integer range</td>
</tr>
<tr>
<td>Saturating Subtract</td>
<td>QSUB on page F5-2904</td>
<td>Subtract, saturating result to the 32-bit signed integer range</td>
</tr>
<tr>
<td>Saturating Double and Add</td>
<td>QADD on page F5-2891</td>
<td>Doubles one value and adds a second value, saturating the doubling and the addition to the 32-bit signed integer range</td>
</tr>
<tr>
<td>Saturating Double and Subtract</td>
<td>QDSUB on page F5-2900</td>
<td>Doubles one value and subtracts the result from a second value, saturating the doubling and the subtraction to the 32-bit signed integer range</td>
</tr>
</tbody>
</table>
### F1.4.6 Packing and unpacking instructions

Table F1-9 lists the packing and unpacking instructions in the T32 and A32 instruction sets.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pack Halfword</td>
<td>PKHBT, PKHTB on page F5-2867</td>
<td>Combine halfwords</td>
</tr>
<tr>
<td>Signed Extend and Add Byte</td>
<td>SXTAB on page F5-3131</td>
<td>Extend 8 bits to 32 and add</td>
</tr>
<tr>
<td>Signed Extend and Add Byte 16</td>
<td>SXTAB16 on page F5-3133</td>
<td>Dual extend 8 bits to 16 and add</td>
</tr>
<tr>
<td>Signed Extend and Add Halfword</td>
<td>SXTAH on page F5-3135</td>
<td>Extend 16 bits to 32 and add</td>
</tr>
<tr>
<td>Signed Extend Byte</td>
<td>SXTB on page F5-3137</td>
<td>Extend 8 bits to 32</td>
</tr>
<tr>
<td>Signed Extend Byte 16</td>
<td>SXTB16 on page F5-3139</td>
<td>Dual extend 8 bits to 16</td>
</tr>
<tr>
<td>Signed Extend Halfword</td>
<td>SXTH on page F5-3141</td>
<td>Extend 16 bits to 32</td>
</tr>
<tr>
<td>Unsigned Extend and Add Byte</td>
<td>UXTAB on page F5-3210</td>
<td>Extend 8 bits to 32 and add</td>
</tr>
<tr>
<td>Unsigned Extend and Add Byte 16</td>
<td>UXTAB16 on page F5-3212</td>
<td>Dual extend 8 bits to 16 and add</td>
</tr>
<tr>
<td>Unsigned Extend and Add Halfword</td>
<td>UXTAH on page F5-3214</td>
<td>Extend 16 bits to 32 and add</td>
</tr>
<tr>
<td>Unsigned Extend Byte</td>
<td>UXTB on page F5-3216</td>
<td>Extend 8 bits to 32</td>
</tr>
<tr>
<td>Unsigned Extend Byte 16</td>
<td>UXTB16 on page F5-3218</td>
<td>Dual extend 8 bits to 16</td>
</tr>
<tr>
<td>Unsigned Extend Halfword</td>
<td>UXTH on page F5-3220</td>
<td>Extend 16 bits to 32</td>
</tr>
</tbody>
</table>
### F1.4.7 Parallel addition and subtraction instructions

These instructions perform additions and subtractions on the values of two registers and write the result to a destination register, treating the register values as sets of two halfwords or four bytes. That is, they perform SIMD additions or subtractions on the general-purpose registers.

These instructions consist of a prefix followed by a main instruction mnemonic. The prefixes are as follows:

- **S**  
  Signed arithmetic modulo $2^8$ or $2^{16}$.
- **Q**  
  Signed saturating arithmetic.
- **SH**  
  Signed arithmetic, halving the results.
- **U**  
  Unsigned arithmetic modulo $2^8$ or $2^{16}$.
- **UQ**  
  Unsigned saturating arithmetic.
- **UH**  
  Unsigned arithmetic, halving the results.

The main instruction mnemonics are as follows:

- **ADD16**  
  Adds the top halfwords of two operands to form the top halfword of the result, and the bottom halfwords of the same two operands to form the bottom halfword of the result.
- **ASX**  
  Exchanges halfwords of the second operand, and then adds top halfwords and subtracts bottom halfwords.
- **SAX**  
  Exchanges halfwords of the second operand, and then subtracts top halfwords and adds bottom halfwords.
- **SUB16**  
  Subtracts each halfword of the second operand from the corresponding halfword of the first operand to form the corresponding halfword of the result.
- **ADD8**  
  Adds each byte of the second operand to the corresponding byte of the first operand to form the corresponding byte of the result.
- **SUB8**  
  Subtracts each byte of the second operand from the corresponding byte of the first operand to form the corresponding byte of the result.

The instruction set permits all 36 combinations of prefix and main instruction operand, as Table F1-10 shows.

See also *Advanced SIMD parallel addition and subtraction on page F1-2392*.

<table>
<thead>
<tr>
<th>Main instruction</th>
<th>Signed</th>
<th>Saturating</th>
<th>Signed halving</th>
<th>Unsigned</th>
<th>Unsigned saturating</th>
<th>Unsigned halving</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD16, add, two halfwords</td>
<td>SADD16</td>
<td>QADD16</td>
<td>SHADD16</td>
<td>UADD16</td>
<td>UQADD16</td>
<td>UHADD16</td>
</tr>
<tr>
<td>ASX, add and subtract with exchange</td>
<td>SASX</td>
<td>QASX</td>
<td>SHASX</td>
<td>UASX</td>
<td>UQASX</td>
<td>UHASX</td>
</tr>
<tr>
<td>SAX, subtract and add with exchange</td>
<td>SASX</td>
<td>QSAX</td>
<td>SHSAX</td>
<td>USAX</td>
<td>UQSAX</td>
<td>UHSAX</td>
</tr>
<tr>
<td>SUB16, subtract, two halfwords</td>
<td>SSUB16</td>
<td>QSUB16</td>
<td>SHSUB16</td>
<td>USUB16</td>
<td>USUB16</td>
<td>UHSUB16</td>
</tr>
<tr>
<td>ADD8, add, four bytes</td>
<td>SADD8</td>
<td>QADD8</td>
<td>SHADD8</td>
<td>UADD8</td>
<td>UQADD8</td>
<td>UHADD8</td>
</tr>
<tr>
<td>SUB8, subtract, four bytes</td>
<td>SSUB8</td>
<td>QSUB8</td>
<td>SHSUB8</td>
<td>USUB8</td>
<td>USUB8</td>
<td>UHSUB8</td>
</tr>
</tbody>
</table>
F1.4.8  Divide instructions

In ARMv8, signed and unsigned integer divide instructions are included in both the T32 instruction set and the A32 instruction set. For more information about their implementation in previous versions of the ARM architecture see the *ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition*.

For descriptions of the instructions see:
- *SDIV* on page F5-2962.
- *UDIV* on page F5-3164.

For the SDIV and UDIV instructions, divide-by-zero always returns a zero result.

The ID_ISAR0.Divide_instrs field indicates the level of support for these instructions. The field value of 0b0010 indicates they are implemented in both the T32 and A32 instruction sets.

F1.4.9  Miscellaneous data-processing instructions

Table F1-11 lists the miscellaneous data-processing instructions in the T32 and A32 instruction sets. Immediate values in these instructions are simple binary numbers.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>BitField Clear</td>
<td><em>BFC</em> on F5-2610</td>
<td>-</td>
</tr>
<tr>
<td>BitField Insert</td>
<td><em>BFI</em> on F5-2612</td>
<td>-</td>
</tr>
<tr>
<td>Count Leading Zeros</td>
<td><em>CLZ</em> on F5-2632</td>
<td>-</td>
</tr>
<tr>
<td>Move Top</td>
<td><em>MOVT</em> on F5-2824</td>
<td>Moves 16-bit immediate value to top halfword. Bottom halfword unchanged.</td>
</tr>
<tr>
<td>Reverse Bits</td>
<td><em>RBIT</em> on F5-2910</td>
<td>-</td>
</tr>
<tr>
<td>Byte-Reverse Word</td>
<td><em>REV</em> on F5-2912</td>
<td>-</td>
</tr>
<tr>
<td>Byte-Reverse Packed Halfword</td>
<td><em>REV16</em> on F5-2914</td>
<td>-</td>
</tr>
<tr>
<td>Byte-Reverse Signed Halfword</td>
<td><em>REVS1H</em> on F5-2916</td>
<td>-</td>
</tr>
<tr>
<td>Signed BitField Extract</td>
<td><em>SBFX</em> on F5-2960</td>
<td>-</td>
</tr>
<tr>
<td>Select Bytes using GE flags</td>
<td><em>SEL</em> on F5-2964</td>
<td>-</td>
</tr>
<tr>
<td>Unsigned BitField Extract</td>
<td><em>UBFX</em> on F5-3160</td>
<td>-</td>
</tr>
<tr>
<td>Unsigned Sum of Absolute Differences</td>
<td><em>USA</em>D8 on F5-3196</td>
<td>-</td>
</tr>
<tr>
<td>Unsigned Sum of Absolute Differences and Accumulate</td>
<td><em>USA</em>D*A8 on F5-3198</td>
<td>-</td>
</tr>
</tbody>
</table>
F1.5 PSTATE and banked register access instructions

These instructions transfer PE state information to or from a general-purpose register.

F1.5.1 PSTATE access instructions

PSTATE holds process state information, see Process state, PSTATE on page E1-2294. In AArch32 state:

- At EL1 or higher, PSTATE is accessible using the Current Program Status Register (CPSR).
- At EL0, a subset of the CPSR is accessible as the Application Program Status Register (APSR).
- On taking an exception, the contents of the CPSR are copied to the Saved Program Status Register (SPSR) of the mode from which the exception is taken.

The MRS and MSR instructions move the contents of the CPSR, APSR, or the SPSR of the current mode to or from a general-purpose register, see:

- MRS on page F5-2830.
- MSR (immediate) on page F5-2840.
- MSR (register) on page F5-2842.

When executed at EL0, MRS and MSR instructions can only access the APSR.

The PSTATE condition flags, PSTATE.{N, Z, C, V} are set by the execution of data-processing instructions, and can control the execution of conditional instructions. However, software can set the condition flags explicitly using the MSR instruction, and can read the current state of the condition flags explicitly using the MRS instruction.

In addition, at EL1 or higher, software can use the CPS instruction to change the PSTATE.M field and the PSTATE.{A, I, F} interrupt mask bits, see CPS, CPSID, CPSIE on page F5-2645.

F1.5.2 Banked register access instructions

At EL1 or higher, the MRS (Banked register) and MSR (Banked register) instructions move the contents of a Banked general-purpose register, the SPSR, or the ELR_hyp, to or from a general-purpose register. See:

- MRS (Banked register) on page F5-2832.
- MSR (Banked register) on page F5-2836.
F1.6 Load/store instructions

Table F1-12 summarizes the general-purpose register load/store instructions in the T32 and A32 instruction sets. Some of these instructions can also operate on the PC. See also:

- *Load/store multiple instructions* on page F1-2384.
- *Synchronization and semaphores* on page E2-2355, for more information about the Load-Exclusive and Store-Exclusive instructions.
- *Advanced SIMD and floating-point load/store instructions* on page F1-2388.

Load/store instructions have several options for addressing memory. For more information, see *Addressing modes* on page F1-2382.

<table>
<thead>
<tr>
<th>Data type</th>
<th>Load</th>
<th>Store</th>
<th>Unprivileged</th>
<th>Exclusive</th>
<th>Store-Release</th>
<th>Load-Acquire</th>
<th>Store-Release</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit word</td>
<td>LDR</td>
<td>STR</td>
<td>LDRT</td>
<td>STRT</td>
<td>LDREX</td>
<td>LDA</td>
<td>STL</td>
</tr>
<tr>
<td>16-bit halfword</td>
<td>-</td>
<td>STRH</td>
<td>-</td>
<td>STRHT</td>
<td>STREXH</td>
<td>LDAH</td>
<td>STLH</td>
</tr>
<tr>
<td>16-bit unsigned halfword</td>
<td>LDRH</td>
<td>-</td>
<td>LDRHT</td>
<td>-</td>
<td>LDREXH</td>
<td>LDAH</td>
<td>STLH</td>
</tr>
<tr>
<td>16-bit signed halfword</td>
<td>LDRSH</td>
<td>-</td>
<td>LDRSHT</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>8-bit byte</td>
<td>-</td>
<td>STRB</td>
<td>-</td>
<td>STRBT</td>
<td>STREXB</td>
<td>LDAB</td>
<td>STLB</td>
</tr>
<tr>
<td>8-bit unsigned byte</td>
<td>LDRB</td>
<td>-</td>
<td>LDRBT</td>
<td>-</td>
<td>LDREXB</td>
<td>LDA</td>
<td>STL</td>
</tr>
<tr>
<td>8-bit signed byte</td>
<td>LDRSB</td>
<td>-</td>
<td>LDRSBT</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Two 32-bit words</td>
<td>LDRD</td>
<td>STRD</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>64-bit doubleword</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>LDREXD</td>
<td>STREXD</td>
<td>-</td>
</tr>
</tbody>
</table>

F1.6.1 Loads to the PC

The LDR instruction can load a value into the PC. The value loaded is treated as an interworking address, as described by the LoadWritePC() pseudocode function in *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.

F1.6.2 Halfword and byte loads and stores

Halfword and byte stores store the least significant halfword or byte from the register, to 16 or 8 bits of memory respectively. There is no distinction between signed and unsigned stores.

Halfword and byte loads load 16 or 8 bits from memory into the least significant halfword or byte of a register. Unsigned loads zero-extend the loaded value to 32 bits, and signed loads sign-extend the value to 32 bits.
### F1.6.3 Load unprivileged and Store unprivileged

When executing at EL0, a Load unprivileged or Store unprivileged instruction operates in exactly the same way as the corresponding ordinary load or store instruction. For example, an LDRT instruction executes in exactly the same way as the equivalent LDR instruction. When executed at PL1, Load unprivileged and Store unprivileged instructions behave as they would if they were executed at EL0. For example, an LDRT instruction executes in exactly the same way that the equivalent LDR instruction would execute at EL0. In particular, the instructions make unprivileged memory accesses.

---

**Note**

As described in *Security state, Exception levels, and AArch32 execution privilege on page G1-3792*, execution at PL1 describes all of the following:
- Execution at Non-secure EL1 using AArch32.
- Execution at Secure EL1 using AArch32 when EL3 is not implemented.
- Execution at Secure EL1 using AArch32 when EL3 is implemented and is using AArch64.
- Execution at Secure EL3 when EL3 is implemented and is using AArch32.

The Load unprivileged and Store unprivileged instructions are **CONstrained UNPREDICTable** if executed at EL2, see *Execution of Load/Store unprivileged instructions in Hyp mode on page K1-5475*.

For more information about execution privilege, see *Access permissions on page G4-4068*.

### F1.6.4 Load-Exclusive and Store-Exclusive

Load-Exclusive and Store-Exclusive instructions provide shared memory synchronization. For more information, see *Synchronization and semaphores on page E2-2355*.

### F1.6.5 Load-Acquire and Store-Release

Load-Acquire and Store-Release instructions provide memory barriers. Load-Acquire Exclusive and Store-Release Exclusive instructions provide memory barriers with shared memory synchronization. For more information, see *Load-Acquire, Store-Release on page E2-2338*.

### F1.6.6 Addressing modes

The address for a load or store is formed from two parts: a value from a base register, and an offset.

The base register can be any one of the general-purpose registers R0-R12, SP, or LR.

For loads, the base register can be the PC. This provides PC-relative addressing for position-independent code. Instructions marked (literal) in their title in *Chapter F2 About the T32 and A32 Instruction Descriptions* are PC-relative loads.

The offset takes one of three formats:

- **Immediate**
  The offset is an unsigned number that can be added to or subtracted from the base register value. Immediate offset addressing is useful for accessing data elements that are a fixed distance from the start of the data object, such as structure fields, stack offsets and input/output registers.

- **Register**
  The offset is a value from a general-purpose register. The value can be added to, or subtracted from, the base register value. Register offsets are useful for accessing arrays or blocks of data.

- **Scaled register**
  The offset is a general-purpose register, shifted by an immediate value, then added to or subtracted from the base register. This means an array index can be scaled by the size of each array element.
The offset and base register can be used in three different ways to form the memory address. The addressing modes are described as follows:

**Offset**  
The offset is added to or subtracted from the base register to form the memory address.

**Pre-indexed**  
The offset is added to or subtracted from the base register to form the memory address. The base register is then updated with this new address, to permit automatic indexing through an array or memory block.

**Post-indexed**  
The value of the base register alone is used as the memory address. The offset is then added to or subtracted from the base register. The result is stored back in the base register, to permit automatic indexing through an array or memory block.

--- Note ---

Not every variant is available for every instruction, and the range of permitted immediate values and the options for scaled registers vary from instruction to instruction. See Chapter F2 About the T32 and A32 Instruction Descriptions for full details for each instruction.
F1.7 Load/store multiple instructions

Load Multiple instructions load from memory a subset, or possibly all, of the general-purpose registers and the PC.

Store Multiple instructions store to memory a subset, or possibly all, of the general-purpose registers.

The memory locations are consecutive word-aligned words. The addresses used are obtained from a base register, and can be either above or below the value in the base register. The base register can optionally be updated by the total size of the data transferred.

Table F1-13 summarizes the load/store multiple instructions in the T32 and A32 instruction sets.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Multiple, Increment After or Full Descending</td>
<td>LDM, LDMIA, LDMFD on page F5-2699</td>
</tr>
<tr>
<td>Load Multiple, Decrement After or Full Ascending</td>
<td>LDMDA, LDMFA on page F5-2707</td>
</tr>
<tr>
<td>Load Multiple, Decrement Before or Empty Ascending</td>
<td>LDMDB, LDMEA on page F5-2709</td>
</tr>
<tr>
<td>Load Multiple, Increment Before or Empty Descending</td>
<td>LDMIB, LDMED on page F5-2712</td>
</tr>
<tr>
<td>Pop multiple registers off the stack</td>
<td>POP on page F5-2880</td>
</tr>
<tr>
<td>Push multiple registers onto the stack</td>
<td>PUSH on page F5-2886</td>
</tr>
<tr>
<td>Store Multiple, Increment After or Empty Ascending</td>
<td>STM, STMIA, STMEA on page F5-3049</td>
</tr>
<tr>
<td>Store Multiple, Decrement After or Empty Descending</td>
<td>STMDB, STMED on page F5-3057</td>
</tr>
<tr>
<td>Store Multiple, Decrement Before or Full Ascending</td>
<td>STMIB, STMFA on page F5-3060</td>
</tr>
<tr>
<td>Store Multiple, Increment Before or Full Ascending</td>
<td>STMIB, STMFA on page F5-3060</td>
</tr>
</tbody>
</table>

- Not available in the T32 instruction set.
- This instruction is equivalent to an LDM instruction with the SP as base register, and base register updating.
- This instruction is equivalent to an STM instruction with the SP as base register, and base register updating.

When executing at EL1, variants of the LDM and STM instructions load and store User mode registers. Another system level variant of the LDM instruction performs an exception return.

F1.7.1 Loads to the PC

The LDM, LDMDA, LDMDB, LDMEA, and POP instructions can load a value into the PC. The value loaded is treated as an interworking address, as described by the LoadWritePC() pseudocode function in Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
F1.8 Miscellaneous instructions

Table F1-14 summarizes the miscellaneous instructions in the T32 and A32 instruction sets.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear-Exclusive</td>
<td>CLREX on page F5-2631</td>
</tr>
<tr>
<td>Data Memory Barrier</td>
<td>DMB on page F5-2659</td>
</tr>
<tr>
<td>Data Synchronization Barrier</td>
<td>DSB on page F5-2662</td>
</tr>
<tr>
<td>Instruction Synchronization Barrier</td>
<td>ISB on page F5-2679</td>
</tr>
<tr>
<td>If-Then</td>
<td>IT on page F5-2681</td>
</tr>
<tr>
<td>No Operation</td>
<td>NOP on page F5-2854</td>
</tr>
<tr>
<td>Preload Data</td>
<td>PLD, PLDW (immediate) on page F5-2869</td>
</tr>
<tr>
<td></td>
<td>PLD (literal) on page F5-2871</td>
</tr>
<tr>
<td></td>
<td>PLD, PLDW (register) on page F5-2873</td>
</tr>
<tr>
<td>Preload Instruction</td>
<td>PLI (immediate, literal) on page F5-2875</td>
</tr>
<tr>
<td></td>
<td>PLI (register) on page F5-2878</td>
</tr>
<tr>
<td>Set Endianness</td>
<td>SETEND on page F5-2966</td>
</tr>
<tr>
<td>Send Event</td>
<td>SEV on page F5-2967</td>
</tr>
<tr>
<td>Send Event Local</td>
<td>SEVL on page F5-2969</td>
</tr>
<tr>
<td>Wait For Event</td>
<td>WFE on page F5-3222</td>
</tr>
<tr>
<td>Wait For Interrupt</td>
<td>WFI on page F5-3224</td>
</tr>
<tr>
<td>Yield</td>
<td>YIELD on page F5-3226</td>
</tr>
</tbody>
</table>

Note

Previous versions of the architecture defined the DBG instruction, that could provide a hint to the debug system, in this group. In ARMv8, this instruction executes as a NOP. ARM deprecates any use of the DBG instruction.

F1.8.1 The Yield instruction

In a Symmetric Multithreading (SMT) design, a thread can use the YIELD instruction to give a hint to the PE that it is running on. The YIELD hint indicates that whatever the thread is currently doing is of low importance, and so could yield. For example, the thread might be sitting in a spin-lock. A similar use might be in modifying the arbitration priority of the snoop bus in a multiprocessor (MP) system. Defining such an instruction permits binary compatibility between SMT and SMP systems.

AArch32 state defines a YIELD instruction as a specific NOP (No Operation) hint instruction.

The YIELD instruction has no effect in a single-threaded system, but developers of such systems can use the instruction to flag its intended use on migration to a multiprocessor or multithreading system. Operating systems can use YIELD in places where a yield hint is wanted, knowing that it will be treated as a NOP if there is no implementation benefit.
F1.9 Exception-generating and exception-handling instructions

The following instructions are intended specifically to cause a synchronous exception to occur:

- The SVC instruction generates a Supervisor Call exception. For more information, see Supervisor Call (SVC) exception on page G1-3853.
- The Breakpoint instruction BKPT provides software breakpoints. For more information, see Breakpoint Instruction exceptions on page G2-3935.
- In an implementation that includes EL3, when executing at EL1 or higher, the SMC instruction generates a Secure Monitor Call exception. For more information, see Secure Monitor Call (SMC) exception on page G1-3854.
- In an implementation that includes EL2, in software executing in a Non-secure EL1 mode, the HVC instruction generates a Hypervisor Call exception. For more information, see Hypervisor Call (HVC) exception on page G1-3855.

For an exception taken to an EL1 mode:

- The system level variants of the SUBS and LDM instructions can perform a return from an exception.

Note

The variants of SUBS include MOVS. See the references to Subtract (exception return), Move (exception return), and Load Multiple (exception return) in Table F1-15 for more information.

- The SRS instruction can be used near the start of the handler, to store return information. The RFE instruction can then perform a return from the exception using the stored return information.

In an implementation that includes EL2, the ERET instruction performs a return from an exception taken to Hyp mode.

For more information, see Exception return to an Exception level using AArch32 on page G1-3834.

Table F1-15 summarizes the instructions, in the T32 and A32 instruction sets, for generating or handling an exception. Except for BKPT and SVC, these are system level instructions.

Table F1-15 Exception-generating and exception-handling instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supervisor Call</td>
<td>SVC on page F5-3129</td>
</tr>
<tr>
<td>Breakpoint</td>
<td>BKPT on page F5-2621</td>
</tr>
<tr>
<td>Secure Monitor Call</td>
<td>SMC on page F5-2983</td>
</tr>
<tr>
<td>Return From Exception</td>
<td>RFE, RFEDA, RFEDB, RFEIA, RFEIB on page F5-2918</td>
</tr>
<tr>
<td>Subtract (exception return)a</td>
<td>SUB, SUBS (immediate) on page F5-3114a</td>
</tr>
<tr>
<td>Move (exception return)a</td>
<td>MOV, MOVS (register) on page F5-2815a</td>
</tr>
<tr>
<td>Hypervisor Call</td>
<td>HVC on page F5-2677</td>
</tr>
<tr>
<td>Exception Return</td>
<td>ERET on page F5-2673</td>
</tr>
<tr>
<td>Load Multiple (exception return)</td>
<td>LDM (exception return) on page F5-2703</td>
</tr>
<tr>
<td>Store Return State</td>
<td>SRS, SRSDA, SRSDB, SRSIA, SRSIB on page F5-3018</td>
</tr>
</tbody>
</table>

a. The A32 instruction set includes other instruction forms that can be used for an exception return, that have previously been described as variants of SUBS PC, LR. ARM deprecates any use of these instruction forms.
F1.10 System register access instructions

The System register encoding space is indexed using the parameters \{coproc, opc1, CRn, CRm, opc2\}, see The AArch32 System register interface on page G1-3877. This encoding space provides System registers and System instructions. In ARMv8, the only permitted values of coproc are 0b1110 and 0b1111, and the following instructions give access to this encoding space:

- Instructions that transfer data between general-purpose registers and System registers. See:
  - MCR on page F5-2804.
  - MCRR on page F5-2806.
  - MRC on page F5-2826.
  - MRRC on page F5-2828.

- Instructions that load or store from memory to a System register. See:
  - LDC (immediate) on page F5-2695.
  - LDC (literal) on page F5-2697.
  - STC on page F5-3032.

Note

The System register encoding space with coproc==0b101x is redefined to provide some of the Advanced SIMD and floating-point functionality. That is, to:

- Initiate a floating-point data-processing operation, see Floating-point data-processing instructions on page F1-2399.
- Transfer data between general-purpose registers and the Advanced SIMD and floating-point registers, see Advanced SIMD and floating-point register transfer instructions on page F1-2390.
- Load or store data to the Advanced SIMD and floating-point registers, see Advanced SIMD and floating-point load/store instructions on page F1-2388.

System register access instructions are part of the instruction stream executed by the PE, and therefore any System register access instruction that cannot be executed by the implementation causes an Undefined Instruction exception. In ARMv8-A and ARMv8-R, the instruction encodings in the System register access instruction encoding space are unallocated, and generate Undefined Instruction exceptions, except for:

- The instructions summarized in this section that access the coproc==0b111x encoding space.
- The instructions in the coproc==0b101x encoding space that are redefined to provide Advanced SIMD and floating-point functionality, as summarized in the Note in this section.
**F1.11 Advanced SIMD and floating-point load/store instructions**

Table F1-16 summarizes the SIMD and floating-point register file load/store instructions in the Advanced SIMD and floating-point instruction sets.

Advanced SIMD also provides instructions for loading and storing multiple elements, or structures of elements, see *Element and structure load/store instructions*.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Load Multiple</td>
<td>VLDM, VLDMDB, VLDMIA on page F6-3458</td>
<td>Load 1-16 consecutive 64-bit registers, Advanced SIMD and floating-point. Load 1-16 consecutive 32-bit registers, floating-point only.</td>
</tr>
<tr>
<td>Vector Load Register</td>
<td>VLDR (immediate) on page F6-3463, VLDR (literal) on page F6-3465</td>
<td>Load one 64-bit register, Advanced SIMD and floating-point. Load one 32-bit register, floating-point only.</td>
</tr>
<tr>
<td>Vector Store Multiple</td>
<td>VSTM, VSTMDB, VSTMIA on page F6-3744</td>
<td>Store 1-16 consecutive 64-bit registers, Advanced SIMD and floating-point. Store 1-16 consecutive 32-bit registers, floating-point only.</td>
</tr>
<tr>
<td>Vector Store Register</td>
<td>VSTR on page F6-3749</td>
<td>Store one 64-bit register, Advanced SIMD and floating-point. Store one 32-bit register, floating-point only.</td>
</tr>
</tbody>
</table>

**F1.11.1 Element and structure load/store instructions**

Table F1-17 shows the element and structure load/store instructions available in the Advanced SIMD instruction set. Loading and storing structures of more than one element automatically de-interleaves or interleaves the elements, see *Figure F1-1 on page F1-2389* for an example of de-interleaving. Interleaving is the inverse process.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load single element</td>
<td></td>
</tr>
<tr>
<td>Multiple elements</td>
<td>VLD1 (multiple single elements) on page F6-3424</td>
</tr>
<tr>
<td>To one lane</td>
<td>VLD1 (single element to one lane) on page F6-3418</td>
</tr>
<tr>
<td>To all lanes</td>
<td>VLD1 (single element to all lanes) on page F6-3421</td>
</tr>
<tr>
<td>Load 2-element structure</td>
<td></td>
</tr>
<tr>
<td>Multiple structures</td>
<td>VLD2 (multiple 2-element structures) on page F6-3435</td>
</tr>
<tr>
<td>To one lane</td>
<td>VLD2 (single 2-element structure to one lane) on page F6-3428</td>
</tr>
<tr>
<td>To all lanes</td>
<td>VLD2 (single 2-element structure to all lanes) on page F6-3432</td>
</tr>
<tr>
<td>Load 3-element structure</td>
<td></td>
</tr>
<tr>
<td>Multiple structures</td>
<td>VLD3 (multiple 3-element structures) on page F6-3445</td>
</tr>
<tr>
<td>To one lane</td>
<td>VLD3 (single 3-element structure to one lane) on page F6-3438</td>
</tr>
<tr>
<td>To all lanes</td>
<td>VLD3 (single 3-element structure to all lanes) on page F6-3442</td>
</tr>
</tbody>
</table>
Table F1-17 Element and structure load/store instructions (continued)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load 4-element structure</td>
<td></td>
</tr>
<tr>
<td>Multiple structures</td>
<td>VLD4 (multiple 4-element structures) on page F6-3455</td>
</tr>
<tr>
<td>To one lane</td>
<td>VLD4 (single 4-element structure to one lane) on page F6-3448</td>
</tr>
<tr>
<td>To all lanes</td>
<td>VLD4 (single 4-element structure to all lanes) on page F6-3452</td>
</tr>
<tr>
<td>Store single element</td>
<td></td>
</tr>
<tr>
<td>Multiple elements</td>
<td>VST1 (multiple single elements) on page F6-3719</td>
</tr>
<tr>
<td>From one lane</td>
<td>VST1 (single element from one lane) on page F6-3716</td>
</tr>
<tr>
<td>Store 2-element structure</td>
<td></td>
</tr>
<tr>
<td>Multiple structures</td>
<td>VST2 (multiple 2-element structures) on page F6-3727</td>
</tr>
<tr>
<td>From one lane</td>
<td>VST2 (single 2-element structure from one lane) on page F6-3723</td>
</tr>
<tr>
<td>Store 3-element structure</td>
<td></td>
</tr>
<tr>
<td>Multiple structures</td>
<td>VST3 (multiple 3-element structures) on page F6-3734</td>
</tr>
<tr>
<td>From one lane</td>
<td>VST3 (single 3-element structure from one lane) on page F6-3730</td>
</tr>
<tr>
<td>Store 4-element structure</td>
<td></td>
</tr>
<tr>
<td>Multiple structures</td>
<td>VST4 (multiple 4-element structures) on page F6-3741</td>
</tr>
<tr>
<td>From one lane</td>
<td>VST4 (single 4-element structure from one lane) on page F6-3737</td>
</tr>
</tbody>
</table>

Figure F1-1 shows the de-interleaving of a VLD3.16 (multiple 3-element structures) instruction:

Figure F1-1 shows the VLD3.16 (multiple 3-element structures) instruction operating to three 64-bit registers that comprise four 16-bit elements:

- Different instructions in this group would produce similar figures, but operate on different numbers of registers. For example, VLD4 and VST4 instructions operate on four registers.
- Different element sizes would produce similar figures but with 8-bit or 32-bit elements.
- These instructions operate only on doubleword (64-bit) registers.
F1.12 Advanced SIMD and floating-point register transfer instructions

Table F1-18 summarizes the SIMD and floating-point register file transfer instructions in the Advanced SIMD and floating-point instruction sets. These instructions transfer data between the general-purpose registers and the registers in the SIMD and floating-point register file.

Advanced SIMD vectors, and single-precision and double-precision floating-point registers, are all views of the same register file. For details see The SIMD and floating-point register file on page E1-2300.

Table F1-18 SIMD and floating-point register file transfer instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Copy element from general-purpose register to every element of an Advanced SIMD vector</td>
<td>VDUP (general-purpose register) on page F6-3394</td>
</tr>
<tr>
<td>Copy byte, halfword, or word from general-purpose register to a register in the SIMD and floating-point register file</td>
<td>VMOV (general-purpose register to scalar) on page F6-3512</td>
</tr>
<tr>
<td>Copy byte, halfword, or word from a register in the SIMD and floating-point register file to a general-purpose register</td>
<td>VMOV (scalar to general-purpose register) on page F6-3516</td>
</tr>
<tr>
<td>Copy from single-precision floating-point register to general-purpose register, or from general-purpose register to single-precision floating-point register</td>
<td>VMOV (between general-purpose register and single-precision) on page F6-3514</td>
</tr>
<tr>
<td>Copy two words from general-purpose registers to consecutive single-precision floating-point registers, or from consecutive single-precision floating-point registers to general-purpose registers</td>
<td>VMOV (between two general-purpose registers and two single-precision registers) on page F6-3518</td>
</tr>
<tr>
<td>Copy two words from general-purpose registers to a doubleword register in the SIMD and floating-point register file, or from a doubleword register in the SIMD and floating-point register file to general-purpose registers</td>
<td>VMOV (between two general-purpose registers and a doubleword floating-point register) on page F6-3503</td>
</tr>
<tr>
<td>Copy from an Advanced SIMD and floating-point System Register to a general-purpose register</td>
<td>VMRS on page F6-3525</td>
</tr>
<tr>
<td>Copy from a general-purpose register to an Advanced SIMD and floating-point System Register</td>
<td>VMSR on page F6-3528</td>
</tr>
</tbody>
</table>
F1.13 Advanced SIMD data-processing instructions

Advanced SIMD data-processing instructions process registers containing vectors of elements of the same type packed together, enabling the same operation to be performed on multiple items in parallel.

Instructions operate on vectors held in 64-bit or 128-bit registers. Figure F1-2 shows an operation on two 64-bit operand vectors, generating a 64-bit vector result.

--- Note ---

Figure F1-2 and other similar figures show 64-bit vectors that consist of four 16-bit elements, and 128-bit vectors that consist of four 32-bit elements. Other element sizes produce similar figures, but with one, two, eight, or sixteen operations performed in parallel instead of four.

Many Advanced SIMD instructions have variants that produce vectors of elements double the size of the inputs. In this case, the number of elements in the result vector is the same as the number of elements in the operand vectors, but each element, and the whole vector, is double the size.

Figure F1-3 shows an example of an Advanced SIMD instruction operating on 64-bit registers, and generating a 128-bit result.

There are also Advanced SIMD instructions that have variants that produce vectors containing elements half the size of the inputs. Figure F1-4 on page F1-2392 shows an example of an Advanced SIMD instruction operating on one 128-bit register, and generating a 64-bit result.
Some Advanced SIMD instructions do not conform to these standard patterns. Their operation patterns are described in the individual instruction descriptions.

Advanced SIMD instructions that perform floating-point arithmetic use the ARM standard floating-point arithmetic defined in *Floating-point and Advanced SIMD support on page A1-46.*

### F1.13.1 Advanced SIMD parallel addition and subtraction

Table F1-19 shows the Advanced SIMD parallel add and subtract instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Add</td>
<td><em>VADD (integer)</em> on page F6-3289</td>
</tr>
<tr>
<td></td>
<td><em>VADD (floating-point)</em> on page F6-3286</td>
</tr>
<tr>
<td>Vector Add and Narrow, returning High Half</td>
<td><em>VADDHN</em> on page F6-3291</td>
</tr>
<tr>
<td>Vector Add Long</td>
<td><em>VADDL</em> on page F6-3293</td>
</tr>
<tr>
<td>Vector Add Wide</td>
<td><em>VADDW</em> on page F6-3295</td>
</tr>
<tr>
<td>Vector Halving Add</td>
<td><em>VHADD</em> on page F6-3414</td>
</tr>
<tr>
<td>Vector Halving Subtract</td>
<td><em>VHSUB</em> on page F6-3416</td>
</tr>
<tr>
<td>Vector Pairwise Add and Accumulate Long</td>
<td><em>VPADAL</em> on page F6-3562</td>
</tr>
<tr>
<td>Vector Pairwise Add</td>
<td><em>VPADD (integer)</em> on page F6-3566</td>
</tr>
<tr>
<td></td>
<td><em>VPADD (floating-point)</em> on page F6-3564</td>
</tr>
<tr>
<td>Vector Pairwise Add Long</td>
<td><em>VPADDL</em> on page F6-3568</td>
</tr>
<tr>
<td>Vector Rounding Add and Narrow, returning High Half</td>
<td><em>VRADDHN</em> on page F6-3629</td>
</tr>
<tr>
<td>Vector Rounding Halving Add</td>
<td><em>VRHADD</em> on page F6-3644</td>
</tr>
<tr>
<td>Vector Rounding Subtract and Narrow, returning High Half</td>
<td><em>VRSUBHN</em> on page F6-3688</td>
</tr>
<tr>
<td>Vector Saturating Add</td>
<td><em>VQADD</em> on page F6-3584</td>
</tr>
<tr>
<td>Vector Saturating Subtract</td>
<td><em>VQSUB</em> on page F6-3627</td>
</tr>
<tr>
<td>Vector Subtract</td>
<td><em>VSUB (integer)</em> on page F6-3754</td>
</tr>
<tr>
<td></td>
<td><em>VSUB (floating-point)</em> on page F6-3751</td>
</tr>
</tbody>
</table>
F1.13.2 Bitwise Advanced SIMD data-processing instructions

Table F1-20 shows bitwise Advanced SIMD data-processing instructions. These operate on the doubleword (64-bit) or quadword (128-bit) registers in the SIMD and floating-point register file, and there is no division into vector elements.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Bitwise AND</td>
<td>VAND (register) on page F6-3299</td>
</tr>
<tr>
<td>Vector Bitwise Bit Clear (AND complement)</td>
<td>VBIC (immediate) on page F6-3301</td>
</tr>
<tr>
<td></td>
<td>VBIC (register) on page F6-3303</td>
</tr>
<tr>
<td>Vector Bitwise Exclusive OR</td>
<td>VEOR on page F6-3398</td>
</tr>
<tr>
<td>Vector Bitwise Insert if False</td>
<td>VBIT on page F6-3307</td>
</tr>
<tr>
<td>Vector Bitwise Insert if True</td>
<td>VBIT on page F6-3307</td>
</tr>
<tr>
<td>Vector Bitwise Move</td>
<td>VMOV (immediate) on page F6-3505</td>
</tr>
<tr>
<td></td>
<td>VMOV (register) on page F6-3508</td>
</tr>
<tr>
<td>Vector Bitwise NOT</td>
<td>VMVN (immediate) on page F6-3541</td>
</tr>
<tr>
<td></td>
<td>VMVN (register) on page F6-3543</td>
</tr>
<tr>
<td>Vector Bitwise OR</td>
<td>VORR (immediate) on page F6-3558</td>
</tr>
<tr>
<td></td>
<td>VORR (register) on page F6-3560</td>
</tr>
<tr>
<td>Vector Bitwise OR NOT</td>
<td>VORN (register) on page F6-3556</td>
</tr>
<tr>
<td>Vector Bitwise Select</td>
<td>VBSL on page F6-3309</td>
</tr>
</tbody>
</table>

F1.13.3 Advanced SIMD comparison instructions

Table F1-21 shows Advanced SIMD comparison instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Absolute Compare Greater Than or Equal</td>
<td>VACGE on page F6-3278</td>
</tr>
<tr>
<td>Vector Absolute Compare Greater Than</td>
<td>VACGT on page F6-3282</td>
</tr>
<tr>
<td>Vector Compare Equal</td>
<td>VCEQ (register) on page F6-3313</td>
</tr>
<tr>
<td>Vector Compare Equal to Zero</td>
<td>VCEQ (immediate #0) on page F6-3311</td>
</tr>
</tbody>
</table>
## Table F1-21 Advanced SIMD comparison instructions (continued)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Compare Greater Than or Equal</td>
<td>$VCGE$ (register) on page F6-3318</td>
</tr>
<tr>
<td>Vector Compare Greater Than or Equal to Zero</td>
<td>$VCGE$ (immediate #0) on page F6-3316</td>
</tr>
<tr>
<td>Vector Compare Greater Than</td>
<td>$VCGT$ (register) on page F6-3324</td>
</tr>
<tr>
<td>Vector Compare Greater Than Zero</td>
<td>$VCGT$ (immediate #0) on page F6-3322</td>
</tr>
<tr>
<td>Vector Compare Less Than or Equal to Zero</td>
<td>$VCLE$ (immediate #0) on page F6-3328</td>
</tr>
<tr>
<td>Vector Compare Less Than Zero</td>
<td>$VCLT$ (immediate #0) on page F6-3335</td>
</tr>
<tr>
<td>Vector Test Bits</td>
<td>$VTST$ on page F6-3770</td>
</tr>
</tbody>
</table>
### Advanced SIMD shift instructions

Table F1-22 lists the shift instructions in the Advanced SIMD instruction set.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Saturating Rounding Shift Left</td>
<td><em>VQRSHL</em> on page F6-3606</td>
</tr>
<tr>
<td>Vector Saturating Rounding Shift Right and Narrow</td>
<td><em>VQRSHRN, VQRSHRUN</em> on page F6-3610</td>
</tr>
<tr>
<td>Vector Saturating Shift Left</td>
<td><em>VQSHL</em> (register) on page F6-3168</td>
</tr>
<tr>
<td></td>
<td><em>VQSHL, VQSHLU</em> (immediate) on page F6-3615</td>
</tr>
<tr>
<td>Vector Saturating Shift Right and Narrow</td>
<td><em>VQSHRN, VQSHRUN</em> on page F6-3622</td>
</tr>
<tr>
<td>Vector Rounding Shift Left</td>
<td><em>VRSHL</em> on page F6-3672</td>
</tr>
<tr>
<td>Vector Rounding Shift Right</td>
<td><em>VRSHR</em> on page F6-3674</td>
</tr>
<tr>
<td>Vector Rounding Shift Right and Accumulate</td>
<td><em>VRSRA</em> on page F6-3686</td>
</tr>
<tr>
<td>Vector Rounding Shift Right and Narrow</td>
<td><em>VRSHRN</em> on page F6-3678</td>
</tr>
<tr>
<td>Vector Shift Left</td>
<td><em>VSHL</em> (immediate) on page F6-3693</td>
</tr>
<tr>
<td></td>
<td><em>VSHL</em> (register) on page F6-3695</td>
</tr>
<tr>
<td>Vector Shift Left Long</td>
<td><em>VSHLL</em> on page F6-3697</td>
</tr>
<tr>
<td>Vector Shift Right</td>
<td><em>VSHR</em> on page F6-3700</td>
</tr>
<tr>
<td>Vector Shift Right and Narrow</td>
<td><em>VSHRN</em> on page F6-3704</td>
</tr>
<tr>
<td>Vector Shift Left and Insert</td>
<td><em>VSLI</em> on page F6-3708</td>
</tr>
<tr>
<td>Vector Shift Right and Accumulate</td>
<td><em>VSRA</em> on page F6-3712</td>
</tr>
<tr>
<td>Vector Shift Right and Insert</td>
<td><em>VSRI</em> on page F6-3714</td>
</tr>
</tbody>
</table>
F1.13.5 Advanced SIMD multiply instructions

Table F1-23 summarizes the Advanced SIMD multiply instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
</table>
| Vector Multiply Accumulate | $VMLA$ (integer) on page F6-3484  
$VMLA$ (floating-point) on page F6-3481  
$VMLA$ (by scalar) on page F6-3486 |
| Vector Multiply Accumulate Long | $VMLAL$ (integer) on page F6-3488  
$VMLAL$ (by scalar) on page F6-3490 |
| Vector Multiply Subtract | $VMLS$ (integer) on page F6-3495  
$VMLS$ (floating-point) on page F6-3492  
$VMLS$ (by scalar) on page F6-3497 |
| Vector Multiply Subtract Long | $VMLSL$ (integer) on page F6-3499  
$VMLSL$ (by scalar) on page F6-3501 |
| Vector Multiply | $VMUL$ (integer and polynomial) on page F6-3533  
$VMUL$ (floating-point) on page F6-3530  
$VMUL$ (by scalar) on page F6-3535 |
| Vector Multiply Long | $VMULL$ (integer and polynomial) on page F6-3537  
$VMULL$ (by scalar) on page F6-3539 |
| Vector Fused Multiply Accumulate | $VFMA$ on page F6-3404 |
| Vector Fused Multiply Subtract | $VFMS$ on page F6-3407 |
| Vector Saturating Doubling Multiply Accumulate Long | $VQDMLAL$ on page F6-3586 |
| Vector Saturating Doubling Multiply Subtract Long | $VQDMLS$ on page F6-3589 |
| Vector Saturating Doubling Multiply Returning High Half | $VQDMULH$ on page F6-3592 |
| Vector Saturating Rounding Doubling Multiply Returning High Half | $VQRDMULH$ on page F6-3603 |
| Vector Saturating Doubling Multiply Long | $VQDMULL$ on page F6-3595 |

Advanced SIMD multiply instructions can operate on vectors of:

- 8-bit, 16-bit, or 32-bit unsigned integers.
- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit polynomials over \{0, 1\}. $VML$ and $VMULL$ are the only instructions that operate on polynomials. $VMULL$ produces a 16-bit polynomial over \{0, 1\}.
- Single-precision (32-bit) floating-point numbers.

They can also act on one vector and one scalar.

Long instructions have doubleword (64-bit) operands, and produce quadword (128-bit) results. Other Advanced SIMD multiply instructions can have either doubleword or quadword operands, and produce results of the same size.

Floating-point multiply instructions can operate on:

- Single-precision (32-bit) floating-point numbers.
- Double-precision (64-bit) floating-point numbers.
F1.13.6  Miscellaneous Advanced SIMD data-processing instructions

Table F1-24 shows miscellaneous Advanced SIMD data-processing instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Absolute Difference and Accumulate</td>
<td>VABA on page F6-3265</td>
</tr>
<tr>
<td>Vector Absolute Difference and Accumulate Long</td>
<td>VABAL on page F6-3267</td>
</tr>
<tr>
<td>Vector Absolute Difference</td>
<td>VABD (integer) on page F6-3271</td>
</tr>
<tr>
<td>Vector Absolute Difference Long</td>
<td>VABDL (integer) on page F6-3273</td>
</tr>
<tr>
<td>Vector Absolute</td>
<td>VABS on page F6-3275</td>
</tr>
<tr>
<td>Vector Convert between floating-point and fixed point</td>
<td>VCVT (between floating-point and fixed-point, Advanced SIMD) on page F6-3361</td>
</tr>
<tr>
<td>Vector Convert between floating-point and integer</td>
<td>VCVT (between floating-point and integer, Advanced SIMD) on page F6-3354</td>
</tr>
<tr>
<td>Vector Convert between half-precision and single-precision</td>
<td>VCVT (between half-precision and single-precision, Advanced SIMD) on page F6-3352</td>
</tr>
<tr>
<td>Vector Count Leading Sign Bits</td>
<td>VCLS on page F6-3333</td>
</tr>
<tr>
<td>Vector Count Leading Zeros</td>
<td>VCLZ on page F6-3340</td>
</tr>
<tr>
<td>Vector Count Set Bits</td>
<td>VCNT on page F6-3348</td>
</tr>
<tr>
<td>Vector Duplicate scalar</td>
<td>VDUP (scalar) on page F6-3396</td>
</tr>
<tr>
<td>Vector Extract</td>
<td>VEXT (byte elements) on page F6-3400</td>
</tr>
<tr>
<td>Vector Move and Narrow</td>
<td>VMOVN on page F6-3523</td>
</tr>
<tr>
<td>Vector Move Long</td>
<td>VMOVL on page F6-3521</td>
</tr>
<tr>
<td>Vector Maximum</td>
<td>VMAX (integer) on page F6-3469</td>
</tr>
<tr>
<td></td>
<td>VMAX (floating-point) on page F6-3467</td>
</tr>
<tr>
<td>Vector Minimum</td>
<td>VMIN (integer) on page F6-3476</td>
</tr>
<tr>
<td></td>
<td>VMIN (floating-point) on page F6-3474</td>
</tr>
<tr>
<td>Vector Negate</td>
<td>VNEG on page F6-3545</td>
</tr>
<tr>
<td>Vector Pairwise Maximum</td>
<td>VPMAX (integer) on page F6-3572</td>
</tr>
<tr>
<td></td>
<td>VPMAX (floating-point) on page F6-3570</td>
</tr>
<tr>
<td>Vector Pairwise Minimum</td>
<td>VPMIN (integer) on page F6-3576</td>
</tr>
<tr>
<td></td>
<td>VPMIN (floating-point) on page F6-3574</td>
</tr>
<tr>
<td>Vector Reciprocal Estimate</td>
<td>VRECPE on page F6-3631</td>
</tr>
<tr>
<td>Vector Reciprocal Step</td>
<td>VRECP S on page F6-3633</td>
</tr>
<tr>
<td>Vector Reciprocal Square Root Estimate</td>
<td>VRSQRT E on page F6-3682</td>
</tr>
<tr>
<td>Vector Reciprocal Square Root Step</td>
<td>VRSQRT S on page F6-3684</td>
</tr>
<tr>
<td>Vector Reverse in halfwords</td>
<td>VREV16 on page F6-3635</td>
</tr>
</tbody>
</table>
### Table F1-24 Miscellaneous Advanced SIMD data-processing instructions (continued)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Reverse in words</td>
<td>VREV32 on page F6-3638</td>
</tr>
<tr>
<td>Vector Reverse in doublewords</td>
<td>VREV64 on page F6-3641</td>
</tr>
<tr>
<td>Vector Saturating Absolute</td>
<td>VQABS on page F6-3582</td>
</tr>
<tr>
<td>Vector Saturating Move and Narrow</td>
<td>VQMOVN, VQMOVUN on page F6-3598</td>
</tr>
<tr>
<td>Vector Saturating Negate</td>
<td>VQNEG on page F6-3601</td>
</tr>
<tr>
<td>Vector Swap</td>
<td>VSWP on page F6-3762</td>
</tr>
<tr>
<td>Vector Table Lookup</td>
<td>VTL, VTBX on page F6-3764</td>
</tr>
<tr>
<td>Vector Transpose</td>
<td>VTRN on page F6-3767</td>
</tr>
<tr>
<td>Vector Unzip</td>
<td>VUZP on page F6-3772</td>
</tr>
<tr>
<td>Vector Zip</td>
<td>VZIP on page F6-3775</td>
</tr>
</tbody>
</table>
F1.14  **Floating-point data-processing instructions**

Table F1-25 summarizes the data-processing instructions in the floating-point instruction set. In this table, floating-point register means a register in the SIMD and floating-point register file.

For details of the floating-point arithmetic used by floating-point instructions, see *Floating-point and Advanced SIMD support* on page A1-46.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Convert between double-precision and single-precision</td>
<td>VCVT (between double-precision and single-precision) on page F6-3350</td>
</tr>
<tr>
<td>Convert between floating-point and fixed-point</td>
<td>VCVT (between floating-point and fixed-point, floating-point) on page F6-3364</td>
</tr>
<tr>
<td>Convert between half-precision and single-precision, writing to bottom half of single-precision register</td>
<td>VCVTB on page F6-3371</td>
</tr>
<tr>
<td>Convert between half-precision and single-precision, writing to top half of single-precision register</td>
<td>VCVTT on page F6-3389</td>
</tr>
<tr>
<td>Convert from floating-point to integer</td>
<td>VCVT (floating-point to integer, floating-point) on page F6-3356</td>
</tr>
<tr>
<td>Convert from floating-point to integer using FPSCR rounding mode</td>
<td>VCVR on page F6-3386</td>
</tr>
<tr>
<td>Convert from integer to floating-point</td>
<td>VCVT (integer to floating-point, floating-point) on page F6-3359</td>
</tr>
<tr>
<td>Copy from one floating-point register to another</td>
<td>VMOV (register) on page F6-3508</td>
</tr>
<tr>
<td>Divide</td>
<td>VDIV on page F6-3392</td>
</tr>
<tr>
<td>Move immediate value to a floating-point register</td>
<td>VMOV (immediate) on page F6-3505</td>
</tr>
<tr>
<td>Square Root</td>
<td>VSQRT on page F6-3710</td>
</tr>
<tr>
<td>Vector Absolute value</td>
<td>VABS on page F6-3275</td>
</tr>
<tr>
<td>Vector Add</td>
<td>VADD (floating-point) on page F6-3286</td>
</tr>
<tr>
<td>Vector Compare with exceptions disabled</td>
<td>VCMPE on page F6-3345</td>
</tr>
<tr>
<td>Vector Compare with exceptions enabled</td>
<td>VCMP on page F6-3342</td>
</tr>
<tr>
<td>Vector Fused Multiply Accumulate</td>
<td>VFMA on page F6-3404</td>
</tr>
<tr>
<td>Vector Fused Multiply Subtract</td>
<td>VFMS on page F6-3407</td>
</tr>
<tr>
<td>Vector Fused Negate Multiply Accumulate</td>
<td>VFNMA on page F6-3410</td>
</tr>
<tr>
<td>Vector Fused Negate Multiply Subtract</td>
<td>VFNMS on page F6-3412</td>
</tr>
<tr>
<td>Vector Multiply</td>
<td>VMUL (floating-point) on page F6-3530</td>
</tr>
<tr>
<td>Vector Multiply Accumulate</td>
<td>VMLA (floating-point) on page F6-3481</td>
</tr>
<tr>
<td>Vector Multiply Subtract</td>
<td>VMLS (floating-point) on page F6-3492</td>
</tr>
<tr>
<td>Vector Negate Multiply</td>
<td>VNML on page F6-3552</td>
</tr>
<tr>
<td>Vector Negate Multiply Accumulate</td>
<td>VNMLA on page F6-3548</td>
</tr>
</tbody>
</table>
### Table F1-25 Floating-point data-processing instructions (continued)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Negate Multiply Subtract</td>
<td>VNMLS on page F6-3550</td>
</tr>
<tr>
<td>Vector Negate, by inverting the sign bit</td>
<td>VNEG on page F6-3545</td>
</tr>
<tr>
<td>Vector Subtract</td>
<td>VSUB (floating-point) on page F6-3751</td>
</tr>
</tbody>
</table>
Chapter F2
About the T32 and A32 Instruction Descriptions

This chapter describes each instruction. It contains the following sections:

- Format of instruction descriptions on page F2-2402.
- Standard assembler syntax fields on page F2-2406.
- Conditional execution on page F2-2407.
- Shifts applied to a register on page F2-2410.
- Memory accesses on page F2-2412.
- Encoding of lists of general-purpose registers and the PC on page F2-2413.
- General information about the T32 and A32 instruction descriptions on page F2-2414.
- Additional pseudocode support for instruction descriptions on page F2-2426.
- Additional information about Advanced SIMD and floating-point instructions on page F2-2427.
F2.1 Format of instruction descriptions

The instruction descriptions in Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions and Chapter F6 T32 and A32 Advanced SIMD and floating-point Instruction Descriptions normally use the following format:

• Instruction section title.
• Introduction to the instruction.
• A description of each encoding of the instruction.
• Assembler syntax.
• Pseudocode describing how the instruction operates.
• Notes, if applicable.

Each of these items is described in more detail in the following subsections.

F2.1.1 Instruction section title

The instruction section title gives the base mnemonic for the instruction or instructions described in the section. When one mnemonic has multiple forms described in separate instruction sections, this is followed by a short description of the form in parentheses. The most common use of this is to distinguish between forms of an instruction in which one of the operands is an immediate value and forms in which it is a register.

F2.1.2 Introduction to the instruction

The introduction to the instruction briefly describes the main features of the instruction. This description is not necessarily complete and is not definitive. If there is any conflict between it and the more detailed information that follows, the latter takes priority.

F2.1.3 Instruction encodings

This is a list of one or more instruction encodings. Each instruction encoding is labelled as:

• A1, A2, A3 … for the first, second, third and any additional A32 encodings.
• T1, T2, T3 … for the first, second, third and any additional T32 encodings.

Each instruction encoding description consists of:

• An assembly syntax that ensures that the assembler selects the encoding in preference to any other encoding. In some cases, multiple syntax variants are given. These are written in a typewriter font using the conventions described in Assembler syntax prototype line conventions on page F2-2404. The correct one to use can be indicated by:
  — A subheading that identifies the encodings that correspond to the syntax. See, for example, the subheading Flag setting, rotate right with extend variant in the description of the A1 encoding of the ADC, ADCS (register) instructions in A1 on page F5-2563.
  — An annotation to the syntax, such as Inside IT block or Outside IT block. See, for example, the syntax descriptions of the T1 encoding of the ADC, ADCS (register) instructions in T1 on page F5-2564.

In other cases, the correct one to use can be determined by looking at the assembler syntax description and using it to determine which syntax corresponds to the instruction being disassembled.

There is usually more than one syntax variant that ensures re-assembly to any particular encoding, and the exact set of syntaxes that do so usually depends on the register numbers, immediate constants and other operands to the instruction. For example, when assembling to the T32 instruction set, the syntax AND R0, R0, R8 ensures selection of a 32-bit encoding but AND R0, R0, R1 selects a 16-bit encoding.
For each instruction encoding belonging to a target instruction set, an assembler can use this information to determine whether it can use that encoding to encode the instruction requested by the UAL source. If multiple encodings can encode the instruction then:

— If both a 16-bit encoding and a 32-bit encoding can encode the instruction, the architecture prefers the 16-bit encoding. This means the assembler must use the 16-bit encoding rather than the 32-bit encoding.

Software can use the .W and .N qualifiers to specify the required encoding width, see Standard assembler syntax fields on page F2-2406.

— If multiple encodings of the same length can encode the instruction, the Assembler syntax subsection says which encoding is preferred, and how software can, instead, select the other encodings.

Each encoding also documents UAL syntax that selects it in preference to any other encoding.

If no encodings of the target instruction set can encode the instruction requested by the UAL source, normally the assembler generates an error saying that the instruction is not available in that instruction set.

Note

In some cases, an instruction is available in one instruction set but not in another. The Assembler syntax subsection identifies many of these cases. For example, the A32 instructions with bits<31:28> == 0b1111 described in Branch, branch with link, and block data transfer on page F4-2529, System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531, and Unconditional instructions on page F4-2540 cannot have a condition code, but the equivalent T32 instructions often can, and this usually appears in the Assembler syntax subsection as a statement that the A32 instruction cannot be conditional. However, some such cases are too complex to describe in the available space, so the definitive test of whether an instruction is available in a given instruction set is whether there is an available encoding for it in that instruction set.

The assembly syntax given for an encoding is therefore a suitable one for a disassembler to disassemble that encoding to. However, disassemblers might wish to use simpler syntaxes when they are suitable for the operand combination, in order to produce more readable disassembled code.

• An encoding diagram, where:

— For a 32-bit A32 encoding diagram, the bits are numbered from 31 to 0.
— For a 16-bit T32 encoding diagram, the bits are numbered from 15 to 0.

This halfword can be described as hw1 of the instruction.
— For a 32-bit T32 encoding diagram, the bits are numbered from 15 to 0 for each halfword, as a reminder that a 32-bit T32 instruction consists of two consecutive halfwords rather than a word.

In this case, the left-hand halfword in the diagram is identified as hw1, and the right-hand halfword is identified as hw2.

Where instructions are stored using the standard little-endian instruction endianness:
— The encoding diagram for an A32 instruction at address A shows, from left to right, the bytes at addresses A+3, A+2, A+1, A.
— The encoding diagram for a 32-bit T32 instruction shows bytes in the order A+1, A for hw1, followed by bytes A+3, A+2 for hw2.

• Encoding-specific pseudocode. This is pseudocode that translates the encoding-specific instruction fields into inputs to the encoding-independent pseudocode in the Operation subsection, and that picks out any special cases in the encoding. For a detailed description of the pseudocode used and of the relationship between the encoding diagram, the encoding-specific pseudocode and the encoding-independent pseudocode, see Appendix K11 ARM Pseudocode Definition.
F2.1.4 Assembler symbols

The Assembly symbols describes the standard UAL syntax for the instruction.

Each syntax description consists of the following elements:

- Descriptions of all of the variable or optional fields of the syntax.

Some syntax fields are standardized across all or most instructions. *Standard assembler syntax fields on page F2-2406* describes these fields.

By default, syntax fields that specify registers, such as `<Rd>`, `<Rn>`, or `<Rt>`, can be any of R0-R12 or LR in T32 instructions, and any of R0-R12, SP or LR in A32 instructions. These require that the encoding-specific pseudocode set the corresponding integer variable (such as `d`, `n`, or `t`) to the corresponding register number, using 0-12 for R0-R12, 13 for SP, or 14 for LR:

— Normally, software can do this by setting the corresponding field in the instruction, typically named Rd, Rn, Rt, to the binary encoding of that number.

— In the case of 16-bit T32 encodings, the field is normally of length 3, and so the encoding is only available when the assembler syntax specifies one of R0-R7. Such encodings often use a register field name like Rdn. This indicates that the encoding is only available if `<Rd>` and `<Rn>` specify the same register, and that the register number of that register is encoded in the field if they do.

The description of a syntax field that specifies a register sometimes extends or restricts the permitted range of registers or documents other differences from the default rules for such fields. Examples of extensions are permitting the use of the SP in a T32 instruction, or permitting the use of the PC, identified using register number 15.

- Where appropriate, text that briefly describes changes from the pre-UAL assembler syntax. Where present, this usually consists of an alternative pre-UAL form of the assembler mnemonic. The pre-UAL assembler syntax does not conflict with UAL. ARM recommends that it is supported, as an optional extension to UAL, so that pre-UAL assembler source files can be assembled.

Assembler syntax prototype line conventions

The following conventions are used in assembler syntax prototype lines and their subfields:

- `<>` Any item bracketed by `< and >` is a short description of a type of value to be supplied by the user in that position. A longer description of the item is normally supplied by subsequent text. Such items often correspond to a similarly named field in an encoding diagram for an instruction. When the correspondence only requires the binary encoding of an integer value or register number to be substituted into the instruction encoding, it is not described explicitly. For example, if the assembler syntax for an instruction contains an item `<Rn>` and the instruction encoding diagram contains a 4-bit field named Rn, the number of the register specified in the assembler syntax is encoded in binary in the instruction field.

If the correspondence between the assembler syntax item and the instruction encoding is more complex than simple binary encoding of an integer or register number, the item description indicates how it is encoded. This is often done by specifying a required output from the encoding-specific pseudocode, such as `add = TRUE`. The assembler must only use encodings that produce that output.

- `{ }` Any item bracketed by `{ and }` is optional. A description of the item and of how its presence or absence is encoded in the instruction is normally supplied by subsequent text.

Many instructions have an optional destination register. Unless otherwise stated, if such a destination register is omitted, it is the same as the immediately following source register in the instruction syntax.

- `#` In the assembler syntax, numeric constants are normally preceded by a #. Some UAL instruction syntax descriptions explicitly show this # as optional. Any UAL assembler:
  - Must treat the # as optional where an instruction syntax description shows it as optional.
  - Can treat the # either as mandatory or as optional where an instruction syntax description does not show it as optional.
Note

ARM recommends that UAL assemblers treat all uses of # shown in this manual as optional.

spaces

Single spaces are used for clarity, to separate items. When a space is obligatory in the assembler syntax, two or more consecutive spaces are used.

+/−

This indicates an optional + or − sign. If neither is coded, + is assumed.

All other characters must be encoded precisely as they appear in the assembler syntax. Apart from { and }, the special characters described above do not appear in the basic forms of assembler instructions documented in this manual. In a few places, the { and } characters must be encoded as part of a variable item. When this happens, the long description of the variable item indicates how they must be used.

F2.1.5 Pseudocode describing how the instruction operates

The Operation for all classes subsection contains encoding-independent pseudocode that describes the main operation of the instruction. For a detailed description of the pseudocode used and of the relationship between the encoding diagram, the encoding-specific pseudocode and the encoding-independent pseudocode, see Appendix K11 ARM Pseudocode Definition.
F2.2 Standard assembler syntax fields

The following assembler syntax fields are standard across all or most instructions:

<

Is an optional field. It specifies the condition under which the instruction is executed. See Conditional execution on page F2-2407 for the range of available conditions and their encoding. If < is omitted, it defaults to always (AL).

<q>

Specifies optional assembler qualifiers on the instruction. The following qualifiers are defined:

.<N>

Meaning narrow, specifies that the assembler must select a 16-bit encoding for the instruction. If this is not possible, an assembler error is produced.

.<W>

Meaning wide, specifies that the assembler must select a 32-bit encoding for the instruction. If this is not possible, an assembler error is produced.

If neither .W nor .N is specified, the assembler can select either 16-bit or 32-bit encodings. If both are available, it must select a 16-bit encoding. In a few cases, more than one encoding of the same length can be available for an instruction. The rules for selecting between such encodings are instruction-specific and are part of the instruction description. The assembler syntax includes a mandatory .W qualifier, along with a note describing the cases in which it applies, where this qualifier is required to select a particular encoding for an instruction. Additional assembler syntax will describe the syntax when the conditions are not met.

Note

When assembling to the A32 instruction set, the .N qualifier produces an assembler error and the .W qualifier has no effect.
### F2.3 Conditional execution

Most T32 and A32 instructions can be executed conditionally, based on the values of the APSR condition flags. Table F2-1 lists the available conditions.

#### Table F2-1 Condition codes

<table>
<thead>
<tr>
<th>cond</th>
<th>Mnemonic extension</th>
<th>Meaning (integer)</th>
<th>Meaning (floating-point) a</th>
<th>Condition flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EQ</td>
<td>Equal</td>
<td>Equal</td>
<td>Z == 1</td>
</tr>
<tr>
<td>0001</td>
<td>NE</td>
<td>Not equal</td>
<td>Not equal, or unordered</td>
<td>Z == 0</td>
</tr>
<tr>
<td>0010</td>
<td>CS b</td>
<td>Carry set</td>
<td>Greater than, equal, or unordered</td>
<td>C == 1</td>
</tr>
<tr>
<td>0011</td>
<td>CC c</td>
<td>Carry clear</td>
<td>Less than</td>
<td>C == 0</td>
</tr>
<tr>
<td>0100</td>
<td>MI</td>
<td>Minus, negative</td>
<td>Less than</td>
<td>N == 1</td>
</tr>
<tr>
<td>0101</td>
<td>PL</td>
<td>Plus, positive or zero</td>
<td>Greater than, equal, or unordered</td>
<td>N == 0</td>
</tr>
<tr>
<td>0110</td>
<td>VS</td>
<td>Overflow</td>
<td>Unordered</td>
<td>V == 1</td>
</tr>
<tr>
<td>0111</td>
<td>VC</td>
<td>No overflow</td>
<td>Not unordered</td>
<td>V == 0</td>
</tr>
<tr>
<td>1000</td>
<td>HI</td>
<td>Unsigned higher</td>
<td>Greater than, or unordered</td>
<td>C == 1 and Z == 0</td>
</tr>
<tr>
<td>1001</td>
<td>LS</td>
<td>Unsigned lower or same</td>
<td>Less than or equal</td>
<td>C == 0 or Z == 1</td>
</tr>
<tr>
<td>1010</td>
<td>GE</td>
<td>Signed greater than or equal</td>
<td>Greater than or equal</td>
<td>N == V</td>
</tr>
<tr>
<td>1011</td>
<td>LT</td>
<td>Signed less than</td>
<td>Less than, or unordered</td>
<td>N != V</td>
</tr>
<tr>
<td>1100</td>
<td>GT</td>
<td>Signed greater than</td>
<td>Greater than</td>
<td>Z == 0 and N == V</td>
</tr>
<tr>
<td>1101</td>
<td>LE</td>
<td>Signed less than or equal</td>
<td>Less than, equal, or unordered</td>
<td>Z == 1 or N != V</td>
</tr>
<tr>
<td>1110</td>
<td>None (AL) d</td>
<td>Always (unconditional)</td>
<td>Always (unconditional)</td>
<td>Any</td>
</tr>
</tbody>
</table>

a. Unordered means at least one NaN operand.
b. HS (unsigned higher or same) is a synonym for CS.
c. LO (unsigned lower) is a synonym for CC.
d. AL is an optional mnemonic extension for always, except in IT instructions. For details see IT on page F5-2681.

In T32 instructions, the condition, if it is not AL, is normally encoded in a preceding IT instruction. For more information see Conditional instructions on page F1-2369 and IT on page F5-2681. Some conditional branch instructions do not require a preceding IT instruction, because they include a condition code in their encoding.

For performance reasons, ARMv8 deprecates the use of IT other than with a single 16-bit T32 instruction from a specified subset of the 16-bit T32 instructions, see Partial deprecation of IT on page K5-5531. In addition, implementations can provide a set of ITD control fields, SCTLR.ITD, SCTLR_EL1.ITD, and HSCTLR.ITD, to disable these deprecated uses, making them UNDEFINED. For more information see:

- Disabling or enabling PL0 and PL1 use of AArch32 deprecated functionality on page G1-3888.
- Disabling or enabling EL2 use of AArch32 deprecated functionality on page G1-3897.

In A32 instructions, bits[31:28] of the instruction contain either:

- The condition code, see The condition code field in A32 instruction encodings on page F2-2408.
- 0b1111 for some A32 instructions that can only be executed unconditionally.
ARM deprecates the conditional execution of any instruction encoding provided by Advanced SIMD that is not also provided by floating-point, and strongly recommends that:

• For A32 instructions, any such Advanced SIMD instruction that can be conditionally executed is executed with the <c> field omitted or set to AL.

    **Note**

This applies only to VDUP, see *VDUP (general-purpose register)* on page F6-3394. The other A32 instructions do not permit conditional execution.

• For T32 instructions, such Advanced SIMD instructions are never included in an IT block. This means they must be specified with the <c> field omitted or set to AL.

This deprecation does not apply to Advanced SIMD instruction encodings that are also available as floating-point instruction encodings. That is, it does not apply to the Advanced SIMD encodings of the instructions described in the following sections:

• *VLDM, VLDMDB, VLDMIA* on page F6-3458.
• *VLDR (immediate)* on page F6-3463 and *VLDR (literal)* on page F6-3465.
• *VMOV (general-purpose register to scalar)* on page F6-3512.
• *VMOV (between two general-purpose registers and a doubleword floating-point register)* on page F6-3503.
• *VMRS* on page F6-3525.
• *VMSR* on page F6-3528.
• *VPOP* on page F6-3578.
• *VPUSH* on page F6-3580.
• *VSTM, VSTMDB, VSTMIA* on page F6-3744.
• *VSTR* on page F6-3749.

See also *Conditional execution of undefined instructions* on page G1-3851.

### F2.3.1 The condition code field in A32 instruction encodings

Every conditional A32 instruction contains a 4-bit condition code field, the cond field, in bits 31 to 28:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| cond |

This field contains one of the values 0b0000-0b1110, as shown in Table F2-1 on page F2-2407. Most instruction mnemonics can be extended with the letters defined in the *Mnemonic extension* on page F2-2407 column of that table.

If the always (AL) condition is specified, the instruction is executed irrespective of the value of the condition flags. The absence of a condition code on an instruction mnemonic implies the AL condition code.

### F2.3.2 Pseudocode description of conditional execution

The AArch32.CurrentCond() function returns a 4-bit condition specifier as follows:

• For A32 instructions, it returns bits[31:28] of the instruction.

• For the T1 and T3 encodings of the Branch instruction (see *B* on page F5-2607), it returns the 4-bit cond field of the encoding.

• For all other T32 instructions:
  — If PSTATE.IT<3:0> != '0000' it returns PSTATE.IT<7:4>.
  — If PSTATE.IT<7:4> == '00000000' it returns '1110'.
  — Otherwise, execution of the instruction is CONSTRAINED UNPREDICTABLE.

For more information, see *Process state, PSTATE* on page E1-2294.
The `ConditionPassed()` function uses this condition specifier and the condition flags to determine whether the instruction must be executed, by calling the `ConditionHolds()` function.

Chapter J1 ARMv8 Pseudocode includes the definitions of these functions.

*Undefined Instruction exception on page G1-3849* describes the handling of conditional instructions that are UNDEFINED, UNPREDICTABLE, or CONSTRAINED UNPREDICTABLE. The pseudocode in the manual, as a sequential description of the instructions, has limitations in this respect. For more information, see *Limitations of the instruction pseudocode* on page K11-5632.
**F2.4 Shifts applied to a register**

A32 register offset load/store word and unsigned byte instructions can apply a wide range of different constant shifts to the offset register. Both T32 and A32 data-processing instructions can apply the same range of different constant shifts to the second operand register. For details see [Constant shifts](#).

A32 data-processing instructions can apply a register-controlled shift to the second operand register.

### F2.4.1 Constant shifts

These are the same in T32 and A32 instructions, except that the input bits come from different positions. 

<shift> is an optional shift to be applied to <Rm>. It can be any one of:

<table>
<thead>
<tr>
<th>Shift Type</th>
<th>Immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>No shift.</td>
<td>omitted</td>
</tr>
<tr>
<td>LSL #&lt;n&gt;</td>
<td>0 &lt;= &lt;n&gt; &lt;= 31.</td>
</tr>
<tr>
<td>LSR #&lt;n&gt;</td>
<td>0 &lt;= &lt;n&gt; &lt;= 32.</td>
</tr>
<tr>
<td>ASR #&lt;n&gt;</td>
<td>0 &lt;= &lt;n&gt; &lt;= 32.</td>
</tr>
<tr>
<td>ROR #&lt;n&gt;</td>
<td>0 &lt;= &lt;n&gt; &lt;= 31.</td>
</tr>
<tr>
<td>RRX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Rotate right one bit, with extend. Bit[0] is written to shifter_carry_out, bits[31:1] are shifted right one bit, and the Carry flag is shifted into bit[31].</td>
</tr>
</tbody>
</table>

---

**Note**

Assemblers can permit the use of some or all of ASR #0, LSL #0, LSR #0, and ROR #0 to specify that no shift is to be performed. This is not standard UAL, and the encoding selected for T32 instructions might vary between UAL assemblers if it is used. To ensure disassembled code assembles to the original instructions, disassemblers must omit the shift specifier when the instruction specifies no shift.

Similarly, assemblers can permit the use of #0 in the immediate forms of ASR, LSL, LSR, and ROR instructions to specify that no shift is to be performed, that is, that a MOV (register) instruction is wanted. Again, this is not standard UAL, and the encoding selected for T32 instructions might vary between UAL assemblers if it is used. To ensure disassembled code assembles to the original instructions, disassemblers must use the MOV (register) syntax when the instruction specifies no shift.

---

**Encoding**

The assembler encodes <shift> into two type bits and five immediate bits, as follows:

<table>
<thead>
<tr>
<th>Shift Type</th>
<th>Type</th>
<th>Immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>No shift.</td>
<td>0b00</td>
<td>0</td>
</tr>
<tr>
<td>LSL #&lt;n&gt;</td>
<td>0b00</td>
<td>&lt;n&gt;</td>
</tr>
<tr>
<td>LSR #&lt;n&gt;</td>
<td>0b01</td>
<td>&lt;n&gt;</td>
</tr>
<tr>
<td>ASR #&lt;n&gt;</td>
<td>0b10</td>
<td>&lt;n&gt;</td>
</tr>
<tr>
<td>ROR #&lt;n&gt;</td>
<td>0b11</td>
<td>&lt;n&gt;</td>
</tr>
<tr>
<td>RRX</td>
<td>0b11</td>
<td>0</td>
</tr>
</tbody>
</table>
F2.4.2 Register controlled shifts

These are only available in A32 instructions.

<type> is the type of shift to apply to the value read from <Rm>. It must be one of:

- **ASR**  Arithmetic shift right, encoded as type = 0b10.
- **LSL**  Logical shift left, encoded as type = 0b00.
- **LSR**  Logical shift right, encoded as type = 0b01.
- **ROR**  Rotate right, encoded as type = 0b11.

The bottom byte of <Rs> contains the shift amount.

F2.4.3 Pseudocode description of instruction-specified shifts and rotates

The pseudocode enumeration `SRType()` defines the shift types. Shift and rotate instruction decode is described by the pseudocode function:

- **DecodeImmShift()** for a constant shift.
- **DecodeRegShift()** for a register controlled shift.

Shift and rotate operations are made by the pseudocode function `Shift()`.
F2.5 Memory accesses

Commonly, the following addressing modes are permitted for memory access instructions:

Offset addressing

The offset value is applied to an address obtained from the base register. The result is used as the address for the memory access. The value of the base register is unchanged.

The assembly language syntax for this mode is:

\[ [<Rn>, <offset>] \]

Pre-indexed addressing

The offset value is applied to an address obtained from the base register. The result is used as the address for the memory access, and written back into the base register.

The assembly language syntax for this mode is:

\[ [<Rn>, <offset>]! \]

Post-indexed addressing

The address obtained from the base register is used, unchanged, as the address for the memory access. The offset value is applied to the address, and written back into the base register.

The assembly language syntax for this mode is:

\[ [<Rn>], <offset> \]

In each case, \(<Rn>\) is the base register. \(<offset>\) can be:

- An immediate constant, such as \(<\text{imm8}>\) or \(<\text{imm12}>\).
- An index register, \(<Rm>\).
- A shifted index register, such as \(<Rm>, \text{LSL} \,#\text{shift}>\).

For information about unaligned access, endianness, and exclusive access, see:

- Alignment support on page E2-2323.
- Endian support on page E2-2325.
- Synchronization and semaphores on page E2-2355.
## F2.6 Encoding of lists of general-purpose registers and the PC

A number of instructions operate on lists of general-purpose registers. For some load instructions, the list of registers to be loaded can include the PC. For these instructions, the assembler syntax includes a `<registers>` field, that provides a list of the registers to be operated on, with list entries separated by commas.

The registers list is encoded in the instruction encoding. Most often, this is done using an 8-bit, 13-bit, or 16-bit `register_list` field. This section gives more information about these and other possible register list encodings.

In a `register_list` field, each bit corresponds to a single register, and if the `<registers>` field of the assembler instruction includes Rt then `register_list<t>` is set to 1, otherwise it is set to 0.

The full rules for the encoding of lists of general-purpose registers, and possibly the PC, are:

- Except for the cases listed here, 16-bit T32 encodings use an 8-bit register list, and can access only registers R0-R7.
  
  The exceptions to this rule are:
  - The T1 encoding of `POP` uses an 8-bit register list, and an additional bit, `p`, that corresponds to the PC. This means it can access any of R0-R7 and the PC.
  - The T1 encoding of `PUSH` uses an 8-bit register list, and an additional bit, `m`, that corresponds to the LR. This means it can access any of R0-R7 and the LR.

- 32-bit T32 encodings of load operations use a 13-bit register list, and two additional bits, `m`, corresponding to the LR, and `p`, corresponding to the PC. This means these instructions can access any of R0-R12 and the LR and PC.

- 32-bit T32 encodings of store operations use a 13-bit register list, and one additional bit, `m`, corresponding to the LR. This means these instructions can access any of R0-R12 and the LR.

- Except for the case listed here, A32 encodings use a 16-bit register list. This means these instructions can access any of R0-R12 and the SP, LR, and PC.
  
  The exception to this rule is:
  - The system instructions `LDM` (exception return) and `LDM` (User registers) use a 15-bit register list. This means these instructions can access any of R0-R12 and the SP and LR.

- The T3 and A2 encodings of `POP`, and the T3 and A2 encodings of `PUSH`, access a single register from the set of registers `{R0-R12, LR, PC}` and encode the register number in the `Rt` field.

---

**Note**

`POP` is a load operation, and `PUSH` is a store operation.

---

In every case, the encoding-specific pseudocode converts the register list into a 32-bit variable, `registers`, with a bit corresponding to each of the registers R0-R12, SP, LR, and PC.

---

**Note**

Some floating-point and Advanced SIMD instructions operate on lists of SIMD and floating-point registers. The assembler syntax of these instructions includes a `<list>` field that specifies the registers to be operated on, and the description of the instruction in *Alphabetical list of T32 and A32 base instruction set instructions* on page F5-2560 defines the use and encoding of this field.

---
F2 General information about the T32 and A32 instruction descriptions

F2.7 General information about the T32 and A32 instruction descriptions

Chapter F3 The T32 Instruction Set Encoding describes the T32 instruction encodings, and Chapter F4 The A32 Instruction Set Encoding describes the A32 instruction encodings. The following subsections give more information about the descriptions of these instructions and their encodings:

- UNDEFINED, UNPREDICTABLE, and CONSTRAINED UNPREDICTABLE instruction set space.
- T32 and A32 Advanced SIMD and floating-point instruction encodings on page F2-2415.
- The PC and the use of 0b1111 as a register specifier in T32 and A32 instructions on page F2-2419.
- The SP and the use of 0b1101 as a register specifier in T32 and A32 instructions on page F2-2420.
- Modified immediate constants in T32 and A32 instructions on page F2-2420.

F2.7.1 UNDEFINED, UNPREDICTABLE, and CONSTRAINED UNPREDICTABLE instruction set space

An attempt to execute an unallocated instruction results in either:

- Unpredictable behavior. The instruction is described as UNPREDICTABLE or CONSTRAINED UNPREDICTABLE. ARMv8-A greatly reduces the architecturally UNPREDICTABLE behavior in AArch32 state. Most cases that earlier versions of the architecture describe as UNPREDICTABLE become either:
  — CONSTRAINED UNPREDICTABLE, meaning the architecture defines a limited range of permitted behaviors.
  — Fully predictable.
  For more information see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

- An Undefined Instruction exception. The instruction is described as UNDEFINED.

An instruction is UNDEFINED if it is declared as UNDEFINED in an instruction description, or in Chapter F3 The T32 Instruction Set Encoding or Chapter F4 The A32 Instruction Set Encoding.

An instruction is UNPREDICTABLE only if:

- It is declared as UNPREDICTABLE in an instruction description or in Chapter F3 or Chapter F4, and Appendix K1 does not redefine the behavior as CONSTRAINED UNPREDICTABLE.
- The pseudocode for that encoding does not indicate that a different special case applies, and a bit marked (0) or (1) in the encoding diagram of an instruction is not 0 or 1 respectively. In most cases, ARMv8 makes these cases CONSTRAINED UNPREDICTABLE, as described in SBZ or SBO fields T32 and A32 in instructions on page K1-5460.

Unless otherwise specified, T32 and A32 instructions provided as part of an architectural extension, or by an optional feature of the architecture, are UNDEFINED in an implementation that does not include that extension or feature.

Note

Examples of where this rule applies are:

- The instructions provided by the Cryptographic Extension.
- The system instructions that provide access to the System registers of the OPTIONAL Performance Monitors Extension.
- The Advanced SIMD and floating-point instructions.

For more information about UNDEFINED, UNPREDICTABLE, and CONSTRAINED UNPREDICTABLE instruction behavior, see Undefined Instruction exception on page G1-3849.

For more information about the behavior of T32 and A32 instructions in earlier versions of the architecture see the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition.
T32 and A32 Advanced SIMD and floating-point instruction encodings

The T32 and A32 encodings of Advanced SIMD and floating-point instructions that are described in Chapter F3 The T32 Instruction Set Encoding and in Chapter F4 The A32 Instruction Set Encoding are common to the T32 and A32 instruction sets. This means:

- The instruction groups, and the set of instructions in each group, are identical for T32 and A32.
- For each instruction:
  - Each T32 encoding is exactly equivalent to an A32 encoding.
  - There is no T32 encoding without an equivalent A32 encoding, and no A32 encoding without an equivalent T32 encoding.

Note

- In the T32 instruction sets, the Advanced SIMD and floating-point instructions have 32-bit encodings.
- In the base instruction sets, some instructions are common to the T32 and A32 instruction sets, whereas other instructions have equivalent but not identical functionality in the two instruction sets.

32-bit T32 encodings are described as two contiguous halfwords, \{hw1:hw2\}, as described in Instruction encodings on page F2-2402. In general:

- hw1 of a T32 encoding maps onto bits[31:16] of an equivalent A32 encoding.
- hw2 of a T32 encoding maps onto bits[15:0] of an equivalent A32 encoding.

However, the different structures of the T32 instruction encoding space and the A32 instruction encoding space mean that:

- For a given Advanced SIMD and floating-point instruction group:
  - The positions of the fields that identify the instruction, or instruction encoding, within the instruction group might differ between the T32 encodings and the A32 encodings.
  - However, the field values that identify the instruction of instruction encoding are identical for the T32 encoding and the A32 encoding.

The remainder of this section describes the equivalence of the T32 and A32 encodings for each of the Advanced SIMD and floating-point instruction groups.

Advanced SIMD data-processing

The T32 encoding of the Advanced SIMD data-processing group is:

```
   15  12  11  7  6  5  0  15  7  6  5  4  3  0
111 111  op2
op0
op1
```

The A32 encoding of the Advanced SIMD data-processing group is:

```
   31  24  23  22  21  7  6  5  4  3  0
1111001  op0  op1
```

op3
op2
The encodings in this group are identified by:

- $hw1[15:13]$ of the T32 encoding is equivalent to bits[27:25] of the A32 encoding, and:
  — Has the value $0b111$ in the T32 encoding.
  — Has the value $0b001$ in the A32 encoding.

- $hw1[11:8]$ of the T32 encoding is equivalent to bits[31:28] of the A32 encoding, and has the value $0b111$.

This table shows the equivalence of the fields that identify the instructions, or instruction encodings, within this group:

<table>
<thead>
<tr>
<th>T32 encoding</th>
<th>A32 encoding</th>
<th>Field size</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0:op1</td>
<td>op0</td>
<td>2 bits</td>
</tr>
<tr>
<td>op2</td>
<td>op1</td>
<td>15 bits</td>
</tr>
<tr>
<td>op3</td>
<td>op2</td>
<td>1 bit</td>
</tr>
<tr>
<td>op4</td>
<td>op3</td>
<td>1 bit</td>
</tr>
</tbody>
</table>

**Advanced SIMD element or structure load/store**

The T32 encoding of the Advanced SIMD element or structure load/store group is:

```
|15 | 7 6 5 4 | 3 | 0 |15 |11 |10 | 9 | 4 |3 |0 |
```

op0

The A32 encoding of the Advanced SIMD element or structure load/store group is:

```
|31 |23 22 21 20|19 |12|11 |10 | 9 | 4 |3 |0 |
```

op0

The encodings in this group are identified by:

- $hw1[15:12]$ of the T32 encoding is equivalent to bits[31:28] of the A32 encoding, and has the value $0b1111$.

- $hw1[11:8]$ of the T32 encoding is equivalent to bits[27:24] of the A32 encoding, and:
  — Has the value $0b1001$ in the T32 encoding.
  — Has the value $0b0100$ in the A32 encoding.

- $hw1[4]$ of the T32 encoding is equivalent to bit[20] of the A32 encoding, and has the value $0b0$.

$op0$, $op1$, and $op2$ are the fields that identify the instructions, or instruction encodings, within this group, and they are in equivalent positions in the T32 and A32 encodings.
Floating-point and Advanced SIMD load/store and 64-bit register moves

The T32 encoding of the Floating-point and Advanced SIMD load/store and 64-bit register moves group is:

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>5 4</th>
<th>0</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110110</td>
<td>op0</td>
<td>101</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The A32 encoding of the Floating-point and Advanced SIMD load/store and 64-bit register moves group is:

<table>
<thead>
<tr>
<th>31</th>
<th>27 24</th>
<th>21 20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>110</td>
<td>op0</td>
<td>101</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The encodings in the group are identified by:

- hw1[15:12] of the T32 encoding is equivalent to bits[31:28] of the A32 encoding, and:
  - Has the value 0b1110 in the T32 encoding.
  - Can have any value other than 0b1111 in the A32 encoding.
  
  This range of values is required because A32 instructions in this group can be executed conditionally, see Conditional execution on page F2-2407.

- hw1[11:9] of the T32 encoding is equivalent to bits[27:25] of the A32 encoding, and has the value 0b1110.


op0 is the field that identifies the instructions, or instruction encodings, within this group, and is in equivalent positions in the T32 and A32 encodings.

Floating-point and Advanced SIMD 32-bit register moves

The T32 encoding of the Floating-point and Advanced SIMD 32-bit register moves group is:

<table>
<thead>
<tr>
<th>15</th>
<th>7</th>
<th>5 4</th>
<th>0</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11101110</td>
<td>op0</td>
<td>101</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The A32 encoding of the Advanced SIMD 32-bit register moves group is:

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>23 21 20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1110</td>
<td>op0</td>
<td>101</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The encodings in this group are identified by:

- hw1[15:12] of the T32 encoding is equivalent to bits[31:28] of the A32 encoding, and:
  - Has the value 0b1110 in the T32 encoding.
  - Can have any value other than 0b1111 in the A32 encoding.

  This range of values is required because A32 instructions in this group can be executed conditionally, see Conditional execution on page F2-2407.

- hw1[11:8] of the T32 encoding is equivalent to bits[27:24] of the A32 encoding, and has the value 0b1110.
• hw2[11:9] of the T32 encoding is equivalent to bits[11:9] of the A32 encoding, and has the value 0b101.
• hw2[4:0] of the T32 encoding is equivalent to bits[4:0] of the A32 encoding, and has the value 0b11111.

op0 is the field that identifies the instructions, or instruction encodings, within this group, and is in equivalent positions in the T32 and A32 encodings.

**Floating-point data-processing**

The T32 encoding of the Floating-point data-processing group is:

\[
\begin{array}{ccccccccccc}
|15|12|11|7|4|3|2&0&15|12|11|8|7|6|5|4|3|0|
\end{array}
\]

\[
\begin{array}{cccc}
111&1110&op1&&&&&&&&&&&&&&&101&0
\end{array}
\]

\[
\begin{array}{cccc}
op0\hline
\end{array}
\]

\[
\begin{array}{cccc}
op2\hline
\end{array}
\]

The A32 encoding of the Floating-point data-processing group is:

\[
\begin{array}{ccccccccccccccc}
|31|28|27|23|20|19|18|&12|11|8|7|6|5|4|3|0|
\end{array}
\]

\[
\begin{array}{cccc}
\text{cond}&1110&op0&&&&&&&&&&&&&&&101&0
\end{array}
\]

\[
\begin{array}{cccc}
op1\hline
\end{array}
\]

\[
\begin{array}{cccc}
op2\hline
\end{array}
\]

The encodings in this group are identified by:

• hw1[15:12] of the T32 encoding is equivalent to bits[31:28] of the A32 encoding, and:
  — In the T32 encoding, hw1[15:13] has the value 0b111, and hw1[12] is the op0 parameter used in identifying instruction encodings within this group.
  — In the A32 encoding, is the cond field and also implies the value of bit[28] of some A32 instruction encodings within this group, as the following table shows:

<table>
<thead>
<tr>
<th>cond</th>
<th>Significance of bit[28] in A32 encodings</th>
</tr>
</thead>
<tbody>
<tr>
<td>!0b1111</td>
<td>Part of the cond field.</td>
</tr>
<tr>
<td>0b1111</td>
<td>Has fixed value of 1.</td>
</tr>
</tbody>
</table>

The range of cond values other than 0b1111 is required because A32 instructions in this group can be executed conditionally, see Conditional execution on page F2-2407.

• hw1[11:8] of the T32 encoding is equivalent to bits[27:24] of the A32 encoding, and has the value 0b1110.
• hw2[11:9] of the T32 encoding is equivalent to bits[11:9] of the A32 encoding, and has the value 0b110.
• hw2[4] of the T32 encoding is equivalent to bit[4] of the A32 encoding, and has the value 0b0.
This table shows the equivalence of the fields that identify the instructions, or instruction encodings, within this group:

<table>
<thead>
<tr>
<th>T32 encoding</th>
<th>A32 encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>Bit[28] of the instruction encoding is 1 when cond is 0b1111.</td>
</tr>
<tr>
<td>op1</td>
<td>op0</td>
</tr>
<tr>
<td>op2</td>
<td>op1</td>
</tr>
<tr>
<td>op3</td>
<td>op2</td>
</tr>
</tbody>
</table>

### F2.7.3 The PC and the use of 0b1111 as a register specifier in T32 and A32 instructions

Restrictions on the use of PC or 0b1111 as a register specifier differ between the T32 and the A32 instruction sets, as described in:

- **T32 restrictions on the use of the PC, and use of 0b1111 as a register specifier.**
- **A32 restrictions on the use of PC or 0b1111 as a register specifier** on page F2-2420.

#### T32 restrictions on the use of the PC, and use of 0b1111 as a register specifier

The use of 0b1111 as a register specifier is not normally permitted in T32 instructions. When a value of 0b1111 is permitted, a variety of meanings is possible. For register reads, these meanings include:

- Read the PC value, that is, the address of the current instruction + 4. The base register of the table branch instructions TBB and TBH can be the PC. This means branch tables can be placed in memory immediately after the instruction.

  — **Note**
  
  ARM deprecates use of the PC as the base register in the STC instruction.

- Read the word-aligned PC value, that is, the address of the current instruction + 4, with bits[1:0] forced to zero. The base register of LDC, LDR, LDRB, LDRD (pre-indexed, no writeback), LDRH, LDRSB, and LDRSH instructions can be the word-aligned PC. This provides PC-relative data addressing. In addition, some encodings of the ADD and SUB instructions permit their source registers to be 0b1111 for the same purpose.

- Read zero. This is done in some cases when one instruction is a special case of another, more general instruction, but with one operand zero. In these cases, the instructions are listed on separate pages, with a special case in the pseudocode for the more general instruction cross-referencing the other page.

For register writes, these meanings include:

- The PC can be specified as the destination register of an LDR instruction. This is done by encoding Rt as 0b1111. The loaded value is treated as an address, and the effect of execution is a branch to that address. Bit[0] of the loaded value selects whether to execute A32 or T32 instructions after the branch.

- Some other instructions write the PC in similar ways. An instruction can specify that the PC is written:
  - Implicitly, for example, branch instructions.
  - Explicitly by a register specifier of 0b1111, for example 16-bit MOV (register) instructions.
  - Explicitly by using a register mask, for example LDM instructions.

The address to branch to can be:

- A loaded value, for example, RFE.
- A register value, for example, BX.
- The result of a calculation, for example, TBB or TBH.
The method of choosing the instruction set used after the branch can be:

- Similar to the LDR case, for example, LDM or BX.
- A fixed instruction set other than the one currently being used, for example, the immediate form of BLX.
- Unchanged, for example, branch instructions or 16-bit MOV (register) instructions.
- Set from the SPSR.T bit, for RFE and SUBS PC, LR, #imm8.

- Discard the result of a calculation. This is done in some cases when one instruction is a special case of another, more general instruction, but with the result discarded. In these cases, the instructions are listed on separate pages, with a special case in the pseudocode for the more general instruction cross-referencing the other page.
- If the destination register specifier of an LDRB, LDRH, LDRSB, or LDRSH instruction is 0b1111, the instruction is a memory hint instead of a load operation.
- If the destination register specifier of an MRC instruction is 0b1111, bits[31:28] of the value transferred from the System register are written to the N, Z, C, and V condition flags in the APSR, and bits[27:0] are discarded.

### A32 restrictions on the use of PC or 0b1111 as a register specifier

In A32 instructions, the use of 0b1111 as a register specifier specifies the PC.

Many instructions are CONSTRAINED UNPREDICTABLE if they use 0b1111 as a register specifier. This is specified by pseudocode in the instruction description. ARMv8-A constrains the resulting CONSTRAINED UNPREDICTABLE behavior, see Using R15 on page K1-5457.

--- Note

ARM deprecates use of the PC as the base register in any store instruction.

### F2.7.4 The SP and the use of 0b1101 as a register specifier in T32 and A32 instructions

In the T32 and A32 instruction sets, ARM recommends that the use of 0b1101 as a register specifier specifies the SP.

--- Note

- The recommendation that the register specifier 0b1101 is only used to specify the SP applies to both the T32 and the A32 instruction sets.
- Despite this recommendation, T32 instructions that can access R13, or the SP, behave predictably in ARMv8. This differs from ARMv7, where many uses of R13 are defined as UNPREDICTABLE. For more information about these cases see the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition.

### F2.7.5 Modified immediate constants in T32 and A32 instructions

The following sections describe the encoding of modified immediate constants:

- Modified immediate constants in T32 instructions.
- Modified immediate constants in A32 instructions on page F2-2422.
- Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423.
- Modified immediate constants in T32 and A32 floating-point instructions on page F2-2424.

**Modified immediate constants in T32 instructions**

The encoding of a modified immediate constant in a 32-bit T32 instruction is:

```
  15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
   i   imm3  abc def gh
```

---
Table F2-2 shows the range of modified immediate constants available in T32 data-processing instructions, and their encoding in the a, b, c, d, e, f, g, h, and i bits, and the imm3 field, in the instruction.

Table F2-2 Encoding of modified immediates in T32 data-processing instructions

<table>
<thead>
<tr>
<th>i:imm3:a</th>
<th>&lt;const&gt; a</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000x</td>
<td>00000000 00000000 00000000 abcdefgh</td>
</tr>
<tr>
<td>0001x</td>
<td>00000000 abcdefgh 00000000 abcdefgh b</td>
</tr>
<tr>
<td>0010x</td>
<td>abcddefgh 00000000 abcddefgh 00000000 b</td>
</tr>
<tr>
<td>0011x</td>
<td>abcddefgh abcddefgh abcdefgh abcdefgh b</td>
</tr>
<tr>
<td>01000</td>
<td>00000000 00000000 00000000 00000000</td>
</tr>
<tr>
<td>01001</td>
<td>01bcdefg 00000000 00000000 00000000 c</td>
</tr>
<tr>
<td>01010</td>
<td>001bcdefgh 00000000 00000000 00000000</td>
</tr>
<tr>
<td>01011</td>
<td>0001bcdefgh 00000000 00000000 00000000 c</td>
</tr>
<tr>
<td>11110</td>
<td>00000000 00000000 00000000 00000000 bcdefgh</td>
</tr>
<tr>
<td>11111</td>
<td>00000000 00000000 00000000 00000000 bcdefgh c</td>
</tr>
</tbody>
</table>

a. This table shows the immediate constant value in binary form, to relate abcddefgh to the encoding diagram. In assembly syntax, the immediate value is specified in the usual way (a decimal number by default).

b. ARM deprecates using a modified immediate with abcddefgh == 00000000, and these cases are CONSTRAINED UNPREDICTABLE, see UNPREDICTABLE cases in immediate constants in T32 data-processing instructions on page K1-5460.

c. Not available in A32 instructions if h == 1.

Note

As the footnotes to Table F2-2 show, the range of values available in T32 modified immediate constants is slightly different from the range of values available in A32 instructions. See Modified immediate constants in A32 instructions on page F2-2422 for the A32 values.

---

Carry out

A logical instruction with i:imm3:a == '00xxx' does not affect the Carry flag. Otherwise, a logical flag-setting instruction sets the Carry flag to the value of bit[31] of the modified immediate constant.

Operation of modified immediate constants, T32 instructions

For a T32 data-processing instruction, the T32ExpandImm() pseudocode function returns the value of the 32-bit immediate constant, calling T32ExpandImm_C() to evaluate the constant.
Modified immediate constants in A32 instructions

The encoding of a modified immediate constant in an A32 instruction is:

<table>
<thead>
<tr>
<th>rotation</th>
<th>&lt;const&gt; a</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>00000000 00000000 00000000 00000000 abcdefgh</td>
</tr>
<tr>
<td>0001</td>
<td>gh000000 00000000 00000000 00000000 00000000 00abcdef</td>
</tr>
<tr>
<td>0010</td>
<td>efg00000 00000000 00000000 00000000 00000000 0000abcd</td>
</tr>
<tr>
<td>0011</td>
<td>cdefgh00 00000000 00000000 00000000 00000000 00000000ab</td>
</tr>
<tr>
<td>0100</td>
<td>abcdefgh 00000000 00000000 00000000 00000000 00000000</td>
</tr>
<tr>
<td>. .</td>
<td>8-bit values shifted to other even-numbered positions</td>
</tr>
<tr>
<td>1001</td>
<td>00000000 00000000 00000000 00000000 00000000 00000000abcdefgh</td>
</tr>
<tr>
<td>. .</td>
<td>8-bit values shifted to other even-numbered positions</td>
</tr>
<tr>
<td>1110</td>
<td>00000000 00000000 00000000 0000abcd efgh0000</td>
</tr>
<tr>
<td>1111</td>
<td>00000000 00000000 00000000 00000000 00000000ab cdefgh00</td>
</tr>
</tbody>
</table>

a. This table shows the immediate constant value in binary form, to relate abcdefgh to the encoding diagram. In assembly syntax, the immediate value is specified in the usual way (a decimal number by default).

---

**Note**

The range of values available in A32 modified immediate constants is slightly different from the range of values available in 32-bit T32 instructions. See *Modified immediate constants in T32 instructions* on page F2-2420.

---

**Carry out**

A logical instruction with the rotation field set to 0b0000 does not affect APSR.C. Otherwise, a logical flag-setting instruction sets APSR.C to the value of bit[31] of the modified immediate constant.

**Constants with multiple encodings**

Some constant values have multiple possible encodings. In this case, a UAL assembler must select the encoding with the lowest unsigned value of the rotation field. This is the encoding that appears first in Table F2-3. For example, the constant #3 must be encoded with (rotation, abcdefgh) = (0b0000, 0b00000011), not (0b0001, 0b00001100), (0b0010, 0b00110000), or (0b0011, 0b11000000).

In particular, this means that all constants in the range 0-255 are encoded with rotation == 0b0000, and permitted constants outside that range are encoded with rotation != 0b0000. A flag-setting logical instruction with a modified immediate constant therefore leaves APSR.C unchanged if the constant is in the range 0-255 and sets it to the most significant bit of the constant otherwise. This matches the behavior of T32 modified immediate constants for all constants that are permitted in both the A32 and T32 instruction sets.
An alternative syntax is available for a modified immediate constant that permits the programmer to specify the encoding directly. In this syntax, #<const> is instead written as #<byte>, #<rot>, where:

- **<byte>** Is the numeric value of abcdefgh, in the range 0-255.
- **<rot>** Is twice the numeric value of rotation, an even number in the range 0-30.

This syntax permits all A32 data-processing instructions with modified immediate constants to be disassembled to assembler syntax that assembles to the original instruction.

This syntax also makes it possible to write variants of some flag-setting logical instructions that have different effects on APSR.C to those obtained with the normal #<const> syntax. For example, ANDS R1, R2, #12, #2 has the same behavior as ANDS R1, R2, #3 except that it sets APSR.C to 0 instead of leaving it unchanged. Such variants of flag-setting logical instructions do not have equivalents in the T32 instruction set, and ARM deprecates their use.

**Operation of modified immediate constants, A32 instructions**

For an A32 data-processing instruction, the A32ExpandImm() pseudocode function returns the value of the 32-bit immediate constant, calling A32ExpandImm_C() to evaluate the constant.

**Modified immediate constants in T32 and A32 Advanced SIMD instructions**

Table F2-4 shows the modified immediate constants available with Advanced SIMD instructions, and how they are encoded.

<table>
<thead>
<tr>
<th>op</th>
<th>cmode</th>
<th>Constant&lt;sup&gt;a&lt;/sup&gt;</th>
<th>&lt;dt&gt;&lt;sup&gt;b&lt;/sup&gt;</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>000x</td>
<td>00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 abcdefgh</td>
<td>I32</td>
<td>c</td>
</tr>
<tr>
<td></td>
<td>001x</td>
<td>00000000 00000000 abcdefgh 00000000 00000000 00000000 00000000 abcdefgh</td>
<td>I32</td>
<td>c, d</td>
</tr>
<tr>
<td></td>
<td>010x</td>
<td>00000000 abcdefgh 00000000 00000000 00000000 00000000 abcdefgh 00000000</td>
<td>I32</td>
<td>c, d</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td>abcdefgh 00000000 00000000 00000000 00000000 abcdefgh 00000000 00000000 00000000</td>
<td>I32</td>
<td>c, d</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td>00000000 abcdefgh 00000000 abcdefgh 00000000 abcdefgh 00000000 abcdefgh</td>
<td>I16</td>
<td>c</td>
</tr>
<tr>
<td></td>
<td>101x</td>
<td>abcdefgh 00000000 abcdefgh 00000000 abcdefgh 00000000 abcdefgh 00000000</td>
<td>I16</td>
<td>c, d</td>
</tr>
<tr>
<td></td>
<td>1100</td>
<td>00000000 abcdefgh 11111111 00000000 00000000 abcdefgh 11111111</td>
<td>I32</td>
<td>d, e</td>
</tr>
<tr>
<td></td>
<td>1101</td>
<td>00000000 abcdefgh 11111111 11111111 00000000 abcdefgh 11111111 11111111</td>
<td>I32</td>
<td>d, e</td>
</tr>
<tr>
<td>0</td>
<td>1110</td>
<td>abcdefgh abcdefgh abcdefgh abcdefgh abcdefgh abcdefgh abcdefgh abcdefgh</td>
<td>I8</td>
<td>f</td>
</tr>
<tr>
<td></td>
<td>1111</td>
<td>aBBBBBB defgh00 00000000 00000000 aBBBBBB defgh00 00000000 00000000</td>
<td>F32</td>
<td>f, g</td>
</tr>
<tr>
<td>1</td>
<td>1110</td>
<td>aaaaaaaaa bbbbbbb cccccccc dddddddd eeeeee ffffffff ggggggg ghhhhhh</td>
<td>I64</td>
<td>r</td>
</tr>
<tr>
<td></td>
<td>1111</td>
<td>UNDEFINED</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

<sup>a</sup> In this table, the immediate value is shown in binary form, to relate abcdefgh to the encoding diagram. In assembler syntax, the constant is specified by a data type and a value of that type. That value is specified in the normal way (a decimal number by default) and is replicated enough times to fill the 64-bit immediate. For example, a data type of I32 and a value of 10 specify the 64-bit constant 0x0000000A0000000A.

<sup>b</sup> This specifies the data type used when the instruction is disassembled. On assembly, the data type must be matched in the table if possible. Other data types are permitted as pseudo-instructions when a program is assembled, provided the 64-bit constant specified by the data type and value is available for the instruction. If a constant is available in more than one way, the first entry in this table that can produce it is used. For example, _VMOV_.16 D0, 0x8000000000000000 does not specify a 64-bit constant that is available from the I64 line of the table, but does specify one that is available from the fourth I32 line or the F32 line. It is assembled to the first of these, and therefore is disassembled as _VMOV_.132 D0, 0x80000000.

<sup>c</sup> This constant is available for the VBIC, VMOV, VMN, and VORR instructions.
d. **CONSTRANGED UNPREDICTABLE** if abcd = 0b00000000, see [UNPREDICTABLE cases in immediate constants in Advanced SIMD instructions on page K1-5461](#). The required behavior is that these encodings produce an immediate constant of zero.

e. This constant is available for the VMOV and VMVN instructions only.

f. This constant is available for the VMOV instruction only.

g. In this entry, b = NOT(b). The bit pattern represents the floating-point number \((-1)^S \times 2^{exp} \times \text{mantissa}\), where \(S = \text{UInt}(a)\), \(\text{exp} = \text{UInt}((\text{NOT}(b):c:d)-3)\) and \(\text{mantissa} = (16+\text{UInt}(e:f:g:h))/16\).

---

**Operation of modified immediate constants, Advanced SIMD instructions**

For a T32 or A32 Advanced SIMD instruction that uses a modified immediate constant, the operation described by the `AdvSIMDExpandImm()` pseudocode function returns the value of the 64-bit immediate constant.

**Modified immediate constants in T32 and A32 floating-point instructions**

Table F2-5 shows the immediate constants available in the VMOV (immediate) floating-point instruction, and Table F2-6 shows the resulting floating-point values.

### Table F2-5 Floating-point modified immediate constants

<table>
<thead>
<tr>
<th>Data type</th>
<th>imm4H</th>
<th>imm4L</th>
<th>Constant a</th>
</tr>
</thead>
<tbody>
<tr>
<td>F32</td>
<td>abcd</td>
<td>efgL</td>
<td>a8bbbbbc defgh000 00000000 00000000</td>
</tr>
<tr>
<td>F64</td>
<td>abcd</td>
<td>efgL</td>
<td>a8bbbbbb bbcdefgh 00000000 00000000 00000000 00000000 00000000 00000000</td>
</tr>
</tbody>
</table>

a. In this column, b = NOT(b). The bit pattern represents the floating-point number \((-1)^S \times 2^{exp} \times \text{mantissa}\), where \(S = \text{UInt}(a)\), \(\text{exp} = \text{UInt}((\text{NOT}(b):c:d)-3)\) and \(\text{mantissa} = (16+\text{UInt}(e:f:g:h))/16\).

### Table F2-6 Floating-point constant values

<table>
<thead>
<tr>
<th>bcd efgh</th>
<th>000</th>
<th>001</th>
<th>010</th>
<th>011</th>
<th>100</th>
<th>101</th>
<th>110</th>
<th>111</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>2.0</td>
<td>4.0</td>
<td>8.0</td>
<td>16.0</td>
<td>0.125</td>
<td>0.25</td>
<td>0.5</td>
<td>1.0</td>
</tr>
<tr>
<td>0001</td>
<td>2.125</td>
<td>4.25</td>
<td>8.5</td>
<td>17.0</td>
<td>0.1328125</td>
<td>0.265625</td>
<td>0.53125</td>
<td>1.0625</td>
</tr>
<tr>
<td>0010</td>
<td>2.25</td>
<td>4.5</td>
<td>9.0</td>
<td>18.0</td>
<td>0.140625</td>
<td>0.28125</td>
<td>0.5625</td>
<td>1.125</td>
</tr>
<tr>
<td>0011</td>
<td>2.375</td>
<td>4.75</td>
<td>9.5</td>
<td>19.0</td>
<td>0.1484375</td>
<td>0.296875</td>
<td>0.59375</td>
<td>1.1875</td>
</tr>
<tr>
<td>0100</td>
<td>2.5</td>
<td>5.0</td>
<td>10.0</td>
<td>20.0</td>
<td>0.15625</td>
<td>0.3125</td>
<td>0.625</td>
<td>1.25</td>
</tr>
<tr>
<td>0101</td>
<td>2.625</td>
<td>5.25</td>
<td>10.5</td>
<td>21.0</td>
<td>0.1640625</td>
<td>0.328125</td>
<td>0.65625</td>
<td>1.3125</td>
</tr>
<tr>
<td>0110</td>
<td>2.75</td>
<td>5.5</td>
<td>11.0</td>
<td>22.0</td>
<td>0.171875</td>
<td>0.34375</td>
<td>0.6875</td>
<td>1.375</td>
</tr>
<tr>
<td>0111</td>
<td>2.875</td>
<td>5.75</td>
<td>11.5</td>
<td>23.0</td>
<td>0.1796875</td>
<td>0.359375</td>
<td>0.71875</td>
<td>1.4375</td>
</tr>
<tr>
<td>1000</td>
<td>3.0</td>
<td>6.0</td>
<td>12.0</td>
<td>24.0</td>
<td>0.1875</td>
<td>0.375</td>
<td>0.75</td>
<td>1.5</td>
</tr>
<tr>
<td>1001</td>
<td>3.125</td>
<td>6.25</td>
<td>12.5</td>
<td>25.0</td>
<td>0.1953125</td>
<td>0.390625</td>
<td>0.78125</td>
<td>1.5625</td>
</tr>
<tr>
<td>1010</td>
<td>3.25</td>
<td>6.5</td>
<td>13.0</td>
<td>26.0</td>
<td>0.203125</td>
<td>0.40625</td>
<td>0.8125</td>
<td>1.625</td>
</tr>
<tr>
<td>1011</td>
<td>3.375</td>
<td>6.75</td>
<td>13.5</td>
<td>27.0</td>
<td>0.2109375</td>
<td>0.421875</td>
<td>0.84375</td>
<td>1.6875</td>
</tr>
<tr>
<td>1100</td>
<td>3.5</td>
<td>7.0</td>
<td>14.0</td>
<td>28.0</td>
<td>0.21875</td>
<td>0.4375</td>
<td>0.875</td>
<td>1.75</td>
</tr>
</tbody>
</table>
For a T32 or A32 floating-point instruction that uses a modified immediate constant, the operation described by the VFPExpandImm() pseudocode function returns the value of the immediate constant.

### Table F2-6 Floating-point constant values (continued)

<table>
<thead>
<tr>
<th>efg</th>
<th>bcd</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>001</td>
</tr>
<tr>
<td>1101</td>
<td>3.625</td>
</tr>
<tr>
<td>1110</td>
<td>3.75</td>
</tr>
<tr>
<td>1111</td>
<td>3.875</td>
</tr>
</tbody>
</table>
F2.8 Additional pseudocode support for instruction descriptions

Earlier sections of this chapter include pseudocode that describes features of the execution of A32 and T32 instructions, see:

- *Pseudocode description of conditional execution on page F2-2408.*
- *Pseudocode description of instruction-specified shifts and rotates on page F2-2411*

The following subsection gives additional pseudocode support functions for some of the instructions described in *Alphabetical list of T32 and A32 base instruction set instructions* on page F5-2560. See also *Pseudocode support for the Banked register transfer instructions* on page F5-3231.

F2.8.1 Pseudocode description of operations for System register access instructions

The `AArch32.CheckSystemAccess()` pseudocode function determines whether a System register access instruction is accepted for execution.

The `AArch32.SysRegRead()` function obtains the word for an `MRC` instruction from the System register.

The `AArch32.SysRegRead64()` function obtains the two words for an `MRRC` instruction from the System register.

--- Note ---

The relative significance of the two words returned is IMPLEMENTATION DEFINED, but all uses within this manual present the two words in the order (most significant, least significant).

---

The `AArch32.SysRegWrite()` procedure sends the word for an `MCR` instruction to the System register.

The `AArch32.SysRegWrite64()` procedure sends the two words for an `MCRR` instruction to the System register.

--- Note ---

The relative significance of `word2` and `word1` is IMPLEMENTATION DEFINED, but all uses within this manual treat `word2` as more significant than `word1`.

---

The `CP14DebugInstrDecode()` pseudocode function decodes an accepted access to a debug System register in the `(coproc==0b1110)` encoding space.

The `CP14JazelleInstrDecode()` pseudocode function decodes an accepted access to a Jazelle System register. These registers are in the `(coproc==0b1110)` encoding space.

The `CP14TraceInstrDecode()` pseudocode function decodes an accepted access to a Trace System register. These registers are in the `(coproc==0b1110)` encoding space.

The `CP15InstrDecode()` pseudocode function decodes an accepted access to a System register in the `(coproc==0b1111)` encoding space.

F2.8.2 Pseudocode details of system calls

The `AArch32.CallSupervisor()` pseudocode function generates a Supervisor Call exception. Valid execution of the SVC instruction calls this function.

The `AArch32.CallHypervisor()` pseudocode function generates an HVC exception. Valid execution of the HVC instruction calls this function.
F2.9 Additional information about Advanced SIMD and floating-point instructions

The following subsections give additional information about the Advanced SIMD and floating-point instructions:

- Advanced SIMD and floating-point instruction syntax.
- The Advanced SIMD addressing mode.
- Advanced SIMD instruction modifiers on page F2-2428.
- Advanced SIMD operand shapes on page F2-2428.
- Data type specifiers on page F2-2429.
- Register specifiers on page F2-2430.
- Register lists on page F2-2431.
- Register encoding on page F2-2431.
- Advanced SIMD scalars on page F2-2432.

---

Note

The Advanced SIMD architecture, its associated implementations, and supporting software, are commonly referred to as NEON™ technology.

F2.9.1 Advanced SIMD and floating-point instruction syntax

Advanced SIMD and floating-point instructions use the general conventions of the T32 and A32 instruction sets. Advanced SIMD and floating-point data-processing instructions use the following general format:

`V{<modifier>}<operation>{<shape>}{<c>}{<q>}{.<dt>} {<dest>,} <src1>, <src2>`

All Advanced SIMD and floating-point instructions begin with a `V`. This distinguishes Advanced SIMD vector and floating-point instructions from scalar instructions.

The main operation is specified in the `<operation>` field. It is usually a three letter mnemonic the same as or similar to the corresponding scalar integer instruction.

The `<c>` and `<q>` fields are standard assembler syntax fields. For details see Standard assembler syntax fields on page F2-2406.

F2.9.2 The Advanced SIMD addressing mode

All the element and structure load/store instructions use this addressing mode. There is a choice of three formats:

`[<Rn>{:<align}>]` The address is contained in general-purpose register Rn.
Rn is not updated by this instruction.
Encoded as Rm = 0b1111.
If Rn is encoded as 0b1111, the instruction is CONSTRAINED UNPREDICTABLE.

`[<Rn>{:<align}>]!` The address is contained in general-purpose register Rn.
Rn is updated by this instruction: Rn = Rn + transfer_size
Encoded as Rm = 0b1101.
`transfer_size` is the number of bytes transferred by the instruction. This means that, after the instruction is executed, Rn points to the address in memory immediately following the last address loaded from or stored to.
If Rn is encoded as 0b1111, the instruction is CONSTRAINED UNPREDICTABLE.
This addressing mode can also be written as:
`[<Rn>{:<align}>], #<transfer_size>`
However, disassembly produces the `[<Rn>{:<align}>]!` form.
The address is contained in general-purpose register <Rn>.

Rn is updated by this instruction: Rn = Rn + Rm

Encoded as Rm = Rm. Rm must not be encoded as 0b1111 or 0b1101, the PC or the SP.

If Rn is encoded as 0b1111, the instruction is CONSTRAINED UNPREDICTABLE.

The CONSTRAINED UNPREDICTABLE behavior of encodings where Rn is 0b1111 is that the instruction is either UNDEFINED or executes as a NOP, see CONSTRAINED UNPREDICTABLE behavior for A32 memory hints, Advanced SIMD instructions, and miscellaneous instructions on page K1-5467.

In all cases, <align> specifies an alignment, as specified by the individual instruction descriptions.

Previous versions of the manual used the @ character for alignment. So, for example, the first format in this section was shown as [<Rn>@<align>]. Both @ and : are supported. However, to ensure portability of code to assemblers that treat @ as a comment character, : is preferred.

### F2.9.3 Advanced SIMD instruction modifiers

The <modifier> field provides additional variants of some instructions. Table F2-7 provides definitions of the modifiers. Modifiers are not available for every instruction.

<table>
<thead>
<tr>
<th>&lt;modifier&gt;</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>The operation uses saturating arithmetic.</td>
</tr>
<tr>
<td>R</td>
<td>The operation performs rounding.</td>
</tr>
<tr>
<td>D</td>
<td>The operation doubles the result (before accumulation, if any).</td>
</tr>
<tr>
<td>H</td>
<td>The operation halves the result.</td>
</tr>
</tbody>
</table>

### F2.9.4 Advanced SIMD operand shapes

The <shape> field provides additional variants of some instructions. Table F2-8 provides definitions of the shapes. Operand shapes are not available for every instruction.

<table>
<thead>
<tr>
<th>&lt;shape&gt;</th>
<th>Meaning</th>
<th>Typical register shape</th>
</tr>
</thead>
<tbody>
<tr>
<td>(none)</td>
<td>The operands and result are all the same width.</td>
<td>Dd, Dn, Dm Qd, Qn, Qm</td>
</tr>
<tr>
<td>L</td>
<td>Long operation - result is twice the width of both operands</td>
<td>Qd, Dn, Dm</td>
</tr>
<tr>
<td>N</td>
<td>Narrow operation - result is half the width of both operands</td>
<td>Dd, Qn, Qm</td>
</tr>
<tr>
<td>W</td>
<td>Wide operation - result and first operand are twice the width of the second operand</td>
<td>Qd, Qn, Dm</td>
</tr>
</tbody>
</table>

--- Note ---

- Some assemblers support a Q shape specifier, that requires all operands to be Q registers. An example of using this specifier is VADDQ.S32 q0, q1, q2. This is not standard UAL, and ARM recommends that programmers do not use a Q shape specifier.

- A disassembler must not generate any shape specifier not shown in Table F2-8.
F2.9.5 Data type specifiers

The <dt> field normally contains one data type specifier. Unless the assembler syntax description for the instruction indicates otherwise, this indicates the data type contained in:

• The second operand, if any.
• The operand, if there is no second operand.
• The result, if there are no operand registers.

The data types of the other operand and result are implied by the <dt> field combined with the instruction shape. For information about data type formats see Data types supported by the Advanced SIMD implementation on page E1-2302.

In the instruction syntax descriptions in Chapter F2 About the T32 and A32 Instruction Descriptions, the <dt> field is usually specified as a single field. However, where more convenient, it is sometimes specified as a concatenation of two fields, <type><size>.

Syntax flexibility

There is some flexibility in the data type specifier syntax:

• Software can specify three data types, specifying the result and both operand data types. For example:
  VSUBW.I16.I16.S8 Q3, Q5, D0 instead of VSUBW.S8 Q3, Q5, D0

• Software can specify two data types, specifying the data types of the two operands. The data type of the result is implied by the instruction shape. For example:
  VSUBW.I16.S8 Q3, Q5, D0 instead of VSUBW.S8 Q3, Q5, D0

• Software can specify two data types, specifying the data types of the single operand and the result. For example:
  VMOVN.I16.I32 D0, Q1 instead of VMOVN.I32 D0, Q1

• Where an instruction requires a less specific data type, software can instead specify a more specific type, as shown in Table F2-9.

• Where an instruction does not require a data type, software can provide one.

• The F32 data type can be abbreviated to F.

• The F64 data type can be abbreviated to D.

In all cases, if software provides additional information, the additional information must match the instruction shape. Disassembly does not regenerate this additional information.

Table F2-9 Data type specification flexibility

<table>
<thead>
<tr>
<th>Specified data type</th>
<th>Permitted more specific data types</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>Any</td>
</tr>
<tr>
<td>.I&lt;size&gt;</td>
<td>-</td>
</tr>
<tr>
<td>.S&lt;size&gt;</td>
<td>-</td>
</tr>
<tr>
<td>.U&lt;size&gt;</td>
<td>-</td>
</tr>
<tr>
<td>.8</td>
<td>.18</td>
</tr>
<tr>
<td>.S8</td>
<td>.U8</td>
</tr>
<tr>
<td>.P8</td>
<td>.F8</td>
</tr>
<tr>
<td>.16</td>
<td>.116</td>
</tr>
<tr>
<td>.S16</td>
<td>.U16</td>
</tr>
<tr>
<td>.P16</td>
<td>.F16</td>
</tr>
<tr>
<td>.32</td>
<td>.132</td>
</tr>
<tr>
<td>.S32</td>
<td>.U32</td>
</tr>
<tr>
<td>.F32 or .F</td>
<td></td>
</tr>
<tr>
<td>.64</td>
<td>.164</td>
</tr>
<tr>
<td>.S64</td>
<td>.U64</td>
</tr>
<tr>
<td>.F64 or .D</td>
<td></td>
</tr>
</tbody>
</table>
F2.9.6 Register specifiers

The <dest>, <src1>, and <src2> fields contain register specifiers, or in some cases scalar specifiers or register lists. Table F2-10 shows the register and specifier formats that appear in the instruction descriptions.

If <dest> is omitted, it is the same as <src1>.

Table F2-10 Advanced SIMD and floating-point register specifier formats

<table>
<thead>
<tr>
<th>&lt;specifier&gt;</th>
<th>Usual meaning a</th>
<th>Used in</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;Qd&gt;</td>
<td>A quadword destination register for the result vector.</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td>&lt;Qn&gt;</td>
<td>A quadword source register for the first operand vector.</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td>&lt;Qm&gt;</td>
<td>A quadword source register for the second operand vector.</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td>&lt;Dd&gt;</td>
<td>A doubleword destination register for the result vector.</td>
<td>Both</td>
</tr>
<tr>
<td>&lt;Dn&gt;</td>
<td>A doubleword source register for the first operand vector.</td>
<td>Both</td>
</tr>
<tr>
<td>&lt;Dm&gt;</td>
<td>A doubleword source register for the second operand vector.</td>
<td>Both</td>
</tr>
<tr>
<td>&lt;Sd&gt;</td>
<td>A singleword destination register for the result vector.</td>
<td>Floating-point</td>
</tr>
<tr>
<td>&lt;Sn&gt;</td>
<td>A singleword source register for the first operand vector.</td>
<td>Floating-point</td>
</tr>
<tr>
<td>&lt;Sm&gt;</td>
<td>A singleword source register for the second operand vector.</td>
<td>Floating-point</td>
</tr>
<tr>
<td>&lt;Dd[x]&gt;</td>
<td>A destination scalar for the result. Element x of vector &lt;Dd&gt;.</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td>&lt;Dn[x]&gt;</td>
<td>A source scalar for the first operand. Element x of vector &lt;Dn&gt;.</td>
<td>Both b</td>
</tr>
<tr>
<td>&lt;Dm[x]&gt;</td>
<td>A source scalar for the second operand. Element x of vector &lt;Dm&gt;.</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td>&lt;Rt&gt;</td>
<td>A general-purpose register, used for a source or destination address.</td>
<td>Both</td>
</tr>
<tr>
<td>&lt;Rt2&gt;</td>
<td>A general-purpose register, used for a source or destination address.</td>
<td>Both</td>
</tr>
<tr>
<td>&lt;Rn&gt;</td>
<td>A general-purpose register, used as a load or store base address.</td>
<td>Both</td>
</tr>
<tr>
<td>&lt;Rm&gt;</td>
<td>A general-purpose register, used as a post-indexed address source.</td>
<td>Both</td>
</tr>
</tbody>
</table>

a. In some instructions the roles of registers are different.
b. In the floating-point instructions, <Dn[x]> is used only in VMOV (scalar to general-purpose register), see VMOV (scalar to general-purpose register) on page F6-3516.
F2.9.7  Register lists

A register list is a list of register specifiers separated by commas and enclosed in brackets { and }. There are restrictions on what registers can appear in a register list. These restrictions are described in the individual instruction descriptions. Table F2-11 shows some register list formats, with examples of actual register lists corresponding to those formats.

Note
Register lists must not wrap around the end of the register bank.

Syntax flexibility

There is some flexibility in the register list syntax:

- Where a register list contains consecutive registers, they can be specified as a range, instead of listing every register, for example {D0-D3} instead of {D0, D1, D2, D3}.
- Where a register list contains an even number of consecutive doubleword registers starting with an even numbered register, it can be written as a list of quadword registers instead, for example {Q1, Q2} instead of {D2-D5}.
- Where a register list contains only one register, the enclosing braces can be omitted, for example VLD1.8 D0, [R0] instead of VLD1.8 {D0}, [R0].

Table F2-11 Example register lists

<table>
<thead>
<tr>
<th>Format</th>
<th>Example</th>
<th>Alternative</th>
</tr>
</thead>
<tbody>
<tr>
<td>{&lt;Dd&gt;}</td>
<td>{D3}</td>
<td>D3</td>
</tr>
<tr>
<td>{&lt;Dd&gt;, &lt;Dd+1&gt;, &lt;Dd+2&gt;}</td>
<td>{D3, D4, D5}</td>
<td>{D3-D5}</td>
</tr>
<tr>
<td>{&lt;Dd[x]&gt;, &lt;Dd+2[x]}</td>
<td>{D0[3], D2[3]}</td>
<td>-</td>
</tr>
<tr>
<td>{&lt;Dd[&gt;]}</td>
<td>{D7[]}</td>
<td>D7[]</td>
</tr>
</tbody>
</table>

F2.9.8  Register encoding

An Advanced SIMD register is either:

- Quadword, meaning it is 128 bits wide.
- Doubleword, meaning it is 64 bits wide.

Some instructions have options for either doubleword or quadword registers. This is normally encoded in Q, bit[6], as Q = 0 for doubleword operations, or Q = 1 for quadword operations.

A floating-point register is either:

- Double-precision, meaning it is 64 bits wide.
- Single-precision, meaning it is 32 bits wide.

This is encoded in the sz field, bit[8], as sz = 1 for double-precision operations, or sz = 0 for single-precision operations.

The T32 instruction encoding of Advanced SIMD or floating-point registers is:

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | D Vn Vd sz N Q M Vm |

The A32 instruction encoding of Advanced SIMD or floating-point registers is:

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | D Vn Vd sz N Q M Vm |
Some instructions use only one or two registers, and use the unused register fields as additional opcode bits.

Table F2-12 shows the encodings for the registers.

### Table F2-12 Encoding of register numbers

<table>
<thead>
<tr>
<th>Register mnemonic</th>
<th>Usual usage</th>
<th>Register number encoded in</th>
<th>Notes</th>
<th>Used in</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;Qd&gt;</code></td>
<td>Destination (quadword)</td>
<td>D, Vd (bits[22, 15:13])</td>
<td>bit[12] == 0b</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td><code>&lt;Qn&gt;</code></td>
<td>First operand (quadword)</td>
<td>N, Vn (bits[7, 19:17])</td>
<td>bit[16] == 0b</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td><code>&lt;Qm&gt;</code></td>
<td>Second operand (quadword)</td>
<td>M, Vm (bits[5, 3:1])</td>
<td></td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td><code>&lt;Dd&gt;</code></td>
<td>Destination (doubleword)</td>
<td>D, Vd (bits[22, 15:12])</td>
<td>bit[0] == 0b</td>
<td>Advanced SIMD</td>
</tr>
<tr>
<td><code>&lt;Dn&gt;</code></td>
<td>First operand (doubleword)</td>
<td>N, Vn (bits[7, 19:16])</td>
<td></td>
<td>Both</td>
</tr>
<tr>
<td><code>&lt;Dm&gt;</code></td>
<td>Second operand (doubleword)</td>
<td>M, Vm (bits[5, 3:0])</td>
<td></td>
<td>Both</td>
</tr>
<tr>
<td><code>&lt;Sd&gt;</code></td>
<td>Destination (single-precision)</td>
<td>Vd, D (bits[15:12, 22])</td>
<td></td>
<td>Floating-point</td>
</tr>
<tr>
<td><code>&lt;Sn&gt;</code></td>
<td>First operand (single-precision)</td>
<td>Vn, N (bits[19:16, 7])</td>
<td></td>
<td>Floating-point</td>
</tr>
<tr>
<td><code>&lt;Ss&gt;</code></td>
<td>Second operand (single-precision)</td>
<td>Vm, M (bits[3:0, 5])</td>
<td></td>
<td>Floating-point</td>
</tr>
</tbody>
</table>

a. Bit numbers given for the A32 instruction encoding. See the figures in this section for the equivalent bits in the T32 encoding.
b. If this bit is 1, the instruction is UNDEFINED.

### Advanced SIMD scalars

Advanced SIMD scalars can be 8-bit, 16-bit, 32-bit, or 64-bit. Instructions other than multiply instructions can access any element in the register set. The instruction syntax refers to the scalars using an index into a doubleword vector. The descriptions of the individual instructions contain details of the encodings.

Table F2-13 shows the form of encoding for scalars used in multiply instructions. These instructions cannot access scalars in some registers. The descriptions of the individual instructions contain cross references to this section where appropriate.

32-bit Advanced SIMD scalars, when used as single-precision floating-point numbers, are equivalent to Floating-point single-precision registers. That is, \( D_m[x] \) in a 32-bit context (\( 0 \leq m \leq 15, 0 \leq x \leq 1 \)) is equivalent to \( S[2m + x] \).

### Table F2-13 Encoding of scalars in multiply instructions

<table>
<thead>
<tr>
<th>Scalar mnemonic</th>
<th>Usual usage</th>
<th>Scalar size</th>
<th>Register specifier</th>
<th>Index specifier</th>
<th>Accessible registers</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>32-bit</td>
<td>Vm[3:0]</td>
<td>M</td>
<td>D0-D15</td>
</tr>
</tbody>
</table>
Chapter F3
The T32 Instruction Set Encoding

This chapter introduces the T32 instruction set and describes how it uses the ARM programmers’ model. It contains the following sections:

• Top level T32 instruction set encoding on page F3-2434.
• 16-bit T32 instruction encoding on page F3-2436.
• 32-bit T32 instruction encoding on page F3-2447.

In this chapter:

• In the decode tables, an entry of - for a field value means the value of the field does not affect the decoding.
• In the decode diagrams, a shaded field indicates that the bits in that field are not used in that level of decode.
F3.1 Top level T32 instruction set encoding

The T32 instruction stream is treated as a sequence of halfword-aligned halfwords. Each T32 instruction is either a single 16-bit halfword in that stream, or a 32-bit instruction consisting of two consecutive halfwords in that stream.

When the value of bits[15:11] of the halfword being decoded is one of the following, the halfword is the first halfword of a 32-bit instruction:

- 0b11101
- 0b11110
- 0b11111

Otherwise, the halfword is a 16-bit instruction.

![Table F3-1 Main encoding table for the T32 instruction set](image)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>op1</td>
</tr>
<tr>
<td>!= 111</td>
<td>- 16-bit T32 instruction encoding on page F3-2436</td>
</tr>
<tr>
<td>111 00</td>
<td>B - T2 variant</td>
</tr>
<tr>
<td>111 != 00</td>
<td>32-bit T32 instruction encoding on page F3-2447</td>
</tr>
</tbody>
</table>

The behavior of an attempt to execute an unallocated instruction is described in UNDEFINED, UNPREDICTABLE, and CONSTRAINED UNPREDICTABLE instruction set space on page F2-2414.

F3.1.1 About the T32 Advanced SIMD and floating-point instructions and their encoding

The Advanced SIMD and floating-point instructions are common to the T32 and A32 instruction sets. These instructions perform Advanced SIMD and floating-point operations on a common register file, the SIMD&FP register file. This means:

- In general, the instructions that load or store registers in this file, or move data between general-purpose registers and this register file, are common to the Advanced SIMD and floating-point instructions.
- There are distinct Advanced SIMD data-processing instructions and floating-point data-processing instructions.

All T32 Advanced SIMD and floating-point instructions have 32-bit encodings. Different groups of these instructions are decoded from different points in the 32-bit T32 instruction decode structure. Table F3-2 shows these instruction groups, and where each group is decoded from the overall T32 decode structure:

![Table F3-2 Advanced SIMD and floating-point instructions in the T32 decode structure](image)

<table>
<thead>
<tr>
<th>Advanced SIMD and floating-point instruction group</th>
<th>T32 decode is from</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced SIMD data-processing on page F3-2454</td>
<td>System register access, Advanced SIMD, and floating-point instructions on page F3-2447</td>
</tr>
<tr>
<td>Floating-point data-processing on page F3-2450</td>
<td>System register access, Advanced SIMD, and floating-point instructions on page F3-2447</td>
</tr>
<tr>
<td>Advanced SIMD and floating-point instruction group</td>
<td>T32 decode is from</td>
</tr>
<tr>
<td>-------------------------------------------------------------------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Floating-point and Advanced SIMD 32-bit register moves on page F3-2453</td>
<td>System register access, Advanced SIMD, and floating-point instructions on page F3-2447</td>
</tr>
<tr>
<td>Advanced SIMD and floating-point Load/Store and 64-bit register moves on page F3-2448</td>
<td>System register access, Advanced SIMD, and floating-point instructions on page F3-2447</td>
</tr>
<tr>
<td>Advanced SIMD element or structure Load/Store on page F3-2479</td>
<td>32-bit T32 instruction encoding on page F3-2447</td>
</tr>
</tbody>
</table>
F3.2 16-bit T32 instruction encoding

This section describes the encoding of the 16-bit T32 instruction encoding group. This section is decoded from Top level T32 instruction set encoding on page F3-2434.

<table>
<thead>
<tr>
<th>15</th>
<th>10</th>
<th>9</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

 Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00xxx</td>
<td>Shift (immediate), add, subtract, move, and compare</td>
</tr>
<tr>
<td>010000</td>
<td>Data-processing (two low registers) on page F3-2438</td>
</tr>
<tr>
<td>010001</td>
<td>Special data instructions and branch and exchange on page F3-2439</td>
</tr>
<tr>
<td>01001x</td>
<td>LDR (literal) - T1 variant</td>
</tr>
<tr>
<td>0101xx</td>
<td>Load/Store (register offset) on page F3-2440</td>
</tr>
<tr>
<td>011xxx</td>
<td>Load/Store word/byte (immediate offset) on page F3-2440</td>
</tr>
<tr>
<td>1000xx</td>
<td>Load/Store halfword (immediate offset) on page F3-2441</td>
</tr>
<tr>
<td>1001xx</td>
<td>Load/Store (SP-relative) on page F3-2441</td>
</tr>
<tr>
<td>1010xx</td>
<td>Add PC/SP (immediate) on page F3-2441</td>
</tr>
<tr>
<td>1011xx</td>
<td>Miscellaneous 16-bit instructions on page F3-2442</td>
</tr>
<tr>
<td>1100xx</td>
<td>Load/Store multiple on page F3-2445</td>
</tr>
<tr>
<td>1101xx</td>
<td>Conditional branch, and Supervisor Call on page F3-2445</td>
</tr>
</tbody>
</table>

F3.2.1 Shift (immediate), add, subtract, move, and compare

This section describes the encoding of the Shift (immediate), add, subtract, move, and compare group. This section is decoded from 16-bit T32 instruction encoding.

<table>
<thead>
<tr>
<th>15</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>op1</td>
<td>op2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

 Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>11</td>
<td>0</td>
<td>Add, subtract (three low registers) on page F3-2437</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>1</td>
<td>Add, subtract (two low registers and immediate) on page F3-2437</td>
</tr>
<tr>
<td>0</td>
<td>!=11</td>
<td>-</td>
<td>MOV, MOVS (register) - T2 variant</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Add, subtract, compare, move (one low register and immediate) on page F3-2437</td>
</tr>
</tbody>
</table>
Add, subtract (three low registers)

This section describes the encoding of the Add, subtract (three low registers) instruction class. This section is decoded from Shift (immediate), add, subtract, move, and compare on page F3-2436.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9  8</th>
<th>6 5</th>
<th>3 2  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 0</td>
<td>S</td>
<td>Rm</td>
<td>Rn</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ADD, ADDS (register)</td>
</tr>
<tr>
<td>1</td>
<td>SUB, SUBS (register)</td>
</tr>
</tbody>
</table>

Add, subtract (two low registers and immediate)

This section describes the encoding of the Add, subtract (two low registers and immediate) instruction class. This section is decoded from Shift (immediate), add, subtract, move, and compare on page F3-2436.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9  8</th>
<th>6 5</th>
<th>3 2  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1</td>
<td>S</td>
<td>imm3</td>
<td>Rn</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ADD, ADDS (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>SUB, SUBS (immediate)</td>
</tr>
</tbody>
</table>

Add, subtract, compare, move (one low register and immediate)

This section describes the encoding of the Add, subtract, compare, move (one low register and immediate) instruction class. This section is decoded from Shift (immediate), add, subtract, move, and compare on page F3-2436.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  8  7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1</td>
<td>op</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>MOV, MOVS (immediate)</td>
</tr>
<tr>
<td>01</td>
<td>CMP (immediate)</td>
</tr>
</tbody>
</table>
### F3.2.2 Data-processing (two low registers)

This section describes the encoding of the Data-processing (two low registers) instruction class. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>6 5</th>
<th>3 2 0</th>
<th>op</th>
<th>Rs</th>
<th>Rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>AND, ANDS (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>EOR, EORS (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>MOV, MOVS (register-shifted register) - Logical shift left variant</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>MOV, MOVS (register-shifted register) - Logical shift right variant</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>MOV, MOVS (register-shifted register) - Arithmetic shift right variant</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>ADC, ADCS (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>SBC, SBCS (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0111</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>MOV, MOVS (register-shifted register) - Rotate right variant</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>TST (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>RSB, RSBS (immediate)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>CMP (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>CMN (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>ORR, ORRS (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>MUL, MULS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>BIC, BICS (register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>0 1 0 0 0 0</td>
<td></td>
<td></td>
<td>MVN, MVNS (register)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
F3.2.3 Special data instructions and branch and exchange

This section describes the encoding of the Special data instructions and branch and exchange group. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

<table>
<thead>
<tr>
<th>15</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>010001</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>Branch and exchange</td>
</tr>
<tr>
<td>!= 11</td>
<td>Add, subtract, compare, move (two high registers)</td>
</tr>
</tbody>
</table>

### Branch and exchange

This section describes the encoding of the Branch and exchange instruction class. This section is decoded from Special data instructions and branch and exchange.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 1 L Rm (0) (0) (0)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BX</td>
</tr>
<tr>
<td>1</td>
<td>BLX (register)</td>
</tr>
</tbody>
</table>

### Add, subtract, compare, move (two high registers)

This section describes the encoding of the Add, subtract, compare, move (two high registers) instruction class. This section is decoded from Special data instructions and branch and exchange.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1</td>
<td>!=11 D Rs Rd</td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op</th>
<th>D:Rd</th>
<th>Rs</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>!=1101</td>
<td>!=1101</td>
<td>ADD, ADDS (register)</td>
</tr>
<tr>
<td>00</td>
<td>- 1101</td>
<td>ADD, ADDS (SP plus register) - T1 variant</td>
<td></td>
</tr>
<tr>
<td>00 1101</td>
<td>!=1101</td>
<td>ADD, ADDS (SP plus register) - T2 variant</td>
<td></td>
</tr>
</tbody>
</table>
F3.2.4 Load/Store (register offset)

This section describes the encoding of the Load/Store (register offset) instruction class. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

| 15 14 13 12 | 11 10 9 8 | 6 5 3 2 0 |
| 0 1 0 1 L B H Rm Rn Rt |

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>L B H</td>
<td></td>
</tr>
<tr>
<td>0 0 0</td>
<td>STR (register)</td>
</tr>
<tr>
<td>0 0 1</td>
<td>STRH (register)</td>
</tr>
<tr>
<td>0 1 0</td>
<td>STRB (register)</td>
</tr>
<tr>
<td>0 1 1</td>
<td>LDRSB (register)</td>
</tr>
<tr>
<td>1 0 0</td>
<td>LDR (register)</td>
</tr>
<tr>
<td>1 0 1</td>
<td>LDRH (register)</td>
</tr>
<tr>
<td>1 1 0</td>
<td>LDRB (register)</td>
</tr>
<tr>
<td>1 1 1</td>
<td>LDRSH (register)</td>
</tr>
</tbody>
</table>

F3.2.5 Load/Store word/byte (immediate offset)

This section describes the encoding of the Load/Store word/byte (immediate offset) instruction class. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

| 15 14 13 12 | 11 10 | 6 5 | 3 2 0 |
| 0 1 1 B L imm5 | Rn | Rt |

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B L</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>STR (immediate)</td>
</tr>
<tr>
<td>0 1</td>
<td>LDR (immediate)</td>
</tr>
<tr>
<td>1 0</td>
<td>STRB (immediate)</td>
</tr>
<tr>
<td>1 1</td>
<td>LDRB (immediate)</td>
</tr>
</tbody>
</table>
### F3.2.6 Load/Store halfword (immediate offset)

This section describes the encoding of the Load/Store halfword (immediate offset) instruction class. This section is decoded from *16-bit T32 instruction encoding* on page F3-2436.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 0</td>
<td>L imm5</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>STRH (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>LDRH (immediate)</td>
</tr>
</tbody>
</table>

### F3.2.7 Load/Store (SP-relative)

This section describes the encoding of the Load/Store (SP-relative) instruction class. This section is decoded from *16-bit T32 instruction encoding* on page F3-2436.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1</td>
<td>L Rt</td>
<td>imm8</td>
<td></td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>STR (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>LDR (immediate)</td>
</tr>
</tbody>
</table>

### F3.2.8 Add PC/SP (immediate)

This section describes the encoding of the Add PC/SP (immediate) instruction class. This section is decoded from *16-bit T32 instruction encoding* on page F3-2436.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 0</td>
<td>SP Rd</td>
<td>imm8</td>
<td></td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ADR</td>
</tr>
<tr>
<td>1</td>
<td>ADD, ADDS (SP plus immediate)</td>
</tr>
</tbody>
</table>
F3.2.9 Miscellaneous 16-bit instructions

This section describes the encoding of the Miscellaneous 16-bit instructions group. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1011</td>
<td>op0</td>
<td>op1</td>
<td>op3</td>
<td>op2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td><strong>Adjust SP (immediate)</strong></td>
</tr>
<tr>
<td>0010</td>
<td>-</td>
<td>-</td>
<td><strong>Extend on page F3-2443</strong></td>
</tr>
<tr>
<td>0110</td>
<td>00</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0110</td>
<td>01</td>
<td>-</td>
<td><strong>Change Processor State on page F3-2443</strong></td>
</tr>
<tr>
<td>0110</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0111</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1000</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1010</td>
<td>10</td>
<td>-</td>
<td><strong>HLT</strong></td>
</tr>
<tr>
<td>1010</td>
<td>!= 10</td>
<td>-</td>
<td><strong>Reverse bytes on page F3-2444</strong></td>
</tr>
<tr>
<td>1110</td>
<td>-</td>
<td>-</td>
<td><strong>BKPT</strong></td>
</tr>
<tr>
<td>1111</td>
<td>0000</td>
<td>-</td>
<td><strong>Hints on page F3-2444</strong></td>
</tr>
<tr>
<td>1111</td>
<td>!= 0000</td>
<td>-</td>
<td><strong>IT</strong></td>
</tr>
<tr>
<td>x0x1</td>
<td>-</td>
<td>-</td>
<td><strong>CBNZ, CBZ</strong></td>
</tr>
<tr>
<td>x10x</td>
<td>-</td>
<td>-</td>
<td><strong>Push and Pop on page F3-2445</strong></td>
</tr>
</tbody>
</table>

#### Adjust SP (immediate)

This section describes the encoding of the Adjust SP (immediate) instruction class. This section is decoded from Miscellaneous 16-bit instructions.

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 1 1</td>
<td>0 0 0 0</td>
<td>S</td>
<td>imm7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>S</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td><strong>ADD, ADDS (SP plus immediate)</strong></td>
</tr>
<tr>
<td>1</td>
<td><strong>SUB, SUBS (SP minus immediate)</strong></td>
</tr>
</tbody>
</table>
Extend

This section describes the encoding of the Extend instruction class. This section is decoded from *Miscellaneous 16-bit instructions* on page F3-2442.

```
| 15 14 13 12| 11 10  9  8| 7  6  5  | 3  2  0 |
| 1 0 1 1 0 0 1 0 | U | B | Rm | Rd |
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Change Processor State

This section describes the encoding of the Change Processor State instruction class. This section is decoded from *Miscellaneous 16-bit instructions* on page F3-2442.

```
| 15 14 13 12| 11 10  9  8| 7  6  5  4 | 0 |
| 1 0 1 1 0 1 1 0 0 1 | op | flags |
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>flags</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
</tbody>
</table>
Reverse bytes

This section describes the encoding of the Reverse bytes instruction class. This section is decoded from Miscellaneous 16-bit instructions on page F3-2442.

```
|15 14 13 12|11 10 9 8|7 6 5|3 2 0|
|1 0 1 1 1 0 1 0 | Rm | Rd |
op
```

Hints

This section describes the encoding of the Hints instruction class. This section is decoded from Miscellaneous 16-bit instructions on page F3-2442.

```
|15 14 13 12|11 10 9 8|7 4 3 2 1 0|
|1 0 1 1 1 1 1 | hint | 0 0 0 0 |
```

### Decode fields

<table>
<thead>
<tr>
<th>Op</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>REV</td>
</tr>
<tr>
<td>01</td>
<td>REV16</td>
</tr>
<tr>
<td>11</td>
<td>REVSH</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Hint</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>NOP</td>
</tr>
<tr>
<td>0001</td>
<td>YIELD</td>
</tr>
<tr>
<td>0010</td>
<td>WFE</td>
</tr>
<tr>
<td>0011</td>
<td>WFI</td>
</tr>
<tr>
<td>0100</td>
<td>SEV</td>
</tr>
<tr>
<td>0101</td>
<td>SEVL</td>
</tr>
<tr>
<td>011x</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>1xxx</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
</tbody>
</table>
Push and Pop

This section describes the encoding of the Push and Pop instruction class. This section is decoded from Miscellaneous 16-bit instructions on page F3-2442.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 L</td>
<td>1 0 P</td>
<td>register_list</td>
</tr>
</tbody>
</table>

F3.2.10 Load/Store multiple

This section describes the encoding of the Load/Store multiple instruction class. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 0 L</td>
<td>Rn</td>
<td>register_list</td>
</tr>
</tbody>
</table>

F3.2.11 Conditional branch, and Supervisor Call

This section describes the encoding of the Conditional branch, and Supervisor Call group. This section is decoded from 16-bit T32 instruction encoding on page F3-2436.

<table>
<thead>
<tr>
<th>15</th>
<th>11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1101</td>
<td>op0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Exception generation

This section describes the encoding of the Exception generation instruction class. This section is decoded from Conditional branch, and Supervisor Call on page F3-2445.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1 1 1 S</td>
<td>imm8</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>UDF</td>
</tr>
<tr>
<td>1</td>
<td>SVC</td>
</tr>
</tbody>
</table>
F3.3 32-bit T32 instruction encoding

This section describes the encoding of the 32-bit T32 instruction encoding group. This section is decoded from Top level T32 instruction set encoding on page F3-2434.

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>9</th>
<th>8</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>111</td>
<td>op0</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op3</th>
</tr>
</thead>
<tbody>
<tr>
<td>x1lx</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0100</td>
<td>xx0xx</td>
<td>-</td>
</tr>
<tr>
<td>0100</td>
<td>xx1xx</td>
<td>-</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>10xx</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>10x0</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>10x1</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>1100</td>
<td>1xxx0</td>
<td>-</td>
</tr>
<tr>
<td>1100</td>
<td>!=1xxx0</td>
<td>-</td>
</tr>
<tr>
<td>1101</td>
<td>0xxxx</td>
<td>-</td>
</tr>
<tr>
<td>1101</td>
<td>10xxx</td>
<td>-</td>
</tr>
<tr>
<td>1101</td>
<td>11xxx</td>
<td>-</td>
</tr>
</tbody>
</table>

System register access, Advanced SIMD, and floating-point instructions

This section describes the encoding of the System register access, Advanced SIMD, and floating-point instructions group. This section is decoded from 32-bit T32 instruction encoding.

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>111</td>
<td>11</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x</td>
<td>101</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>101</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>101</td>
<td>1</td>
</tr>
<tr>
<td>!=11</td>
<td>!=1x1</td>
<td>-</td>
</tr>
</tbody>
</table>

Advanced SIMD and floating-point Load/Store and 64-bit register moves on page F3-2448

Floating-point data-processing on page F3-2450

Floating-point and Advanced SIMD 32-bit register moves on page F3-2453

Unallocated
### Advanced SIMD and floating-point Load/Store and 64-bit register moves

This section describes the encoding of the Advanced SIMD and floating-point Load/Store and 64-bit register moves group. This section is decoded from System register access, Advanced SIMD, and floating-point instructions on page F3-2447.

```
<table>
<thead>
<tr>
<th>15</th>
<th>11</th>
<th>8</th>
<th>5</th>
<th>4</th>
<th>0</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>110110</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>101</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

### Advanced SIMD and floating-point 64-bit move

This section describes the encoding of the Advanced SIMD and floating-point 64-bit move instruction class. This section is decoded from Advanced SIMD and floating-point Load/Store and 64-bit register moves.

```
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | D | 0 | op | Rt2 | Rt | 1 | 0 | 1 | sz | opc2 | M | o3 | Vm |
```

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=11</td>
<td>111</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

- **System register access on page F3-2464**
- **Advanced SIMD data-processing on page F3-2454**

### Decode group or instruction page

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>00x0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Advanced SIMD and floating-point 64-bit move**
- **Advanced SIMD and floating-point Load/Store on page F3-2449**

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>opc2</th>
<th>o3</th>
<th>D</th>
<th>sz</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>01</td>
<td>-</td>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>1x</td>
<td>-</td>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Advanced SIMD and floating-point Load/Store

This section describes the encoding of the Advanced SIMD and floating-point Load/Store instruction class. This section is decoded from Advanced SIMD and floating-point Load/Store and 64-bit register moves on page F3-2448.

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 12 11 10 9 8 7 0 |
| 1 1 0 1 0 P U D W L Rn Vd 1 0 1 sz imm8 |

Decoded fields

<table>
<thead>
<tr>
<th>P</th>
<th>U</th>
<th>L</th>
<th>sz</th>
<th>imm8</th>
<th>W</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VSTM, VSTMDB, VSTMIA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>xxxxx0</td>
<td>-</td>
<td>-</td>
<td>VSTM, VSTMDB, VSTMIA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>xxxxx1</td>
<td>-</td>
<td>-</td>
<td>FSTMDBX, FSTMIAX - Increment After variant</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VLDM, VLDMDB, VLDMA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>xxxxx0</td>
<td>-</td>
<td>-</td>
<td>VLDM, VLDMDB, VLDMA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>xxxxx1</td>
<td>-</td>
<td>-</td>
<td>FLDMDBX, FLDMIAX - Increment After variant</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>VSTR</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>VSTM, VSTMDB, VSTMIA</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>xxxxx0</td>
<td>1</td>
<td>-</td>
<td>VSTM, VSTMDB, VSTMIA</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>xxxxx1</td>
<td>1</td>
<td>-</td>
<td>FSTMDBX, FSTMIAX - Increment Before variant</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>VLDM, VLDMDB, VLDMA</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>xxxxx0</td>
<td>1</td>
<td>-</td>
<td>VLDM, VLDMDB, VLDMA</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>xxxxx1</td>
<td>1</td>
<td>-</td>
<td>FLDMDBX, FLDMIAX - Increment Before variant</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>xxxxx0</td>
<td>1</td>
<td>0</td>
<td>! = 1111 VLDR (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>xxxxx1</td>
<td>1</td>
<td>0</td>
<td>! = 1111 VLDR (literal)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
# Floating-point data-processing

This section describes the encoding of the Floating-point data-processing group. This section is decoded from *System register access, Advanced SIMD, and floating-point instructions on page F3-2447.*

| |15| 12|11| 7| 4| 3| 2| 0|15| 12|11| 8| 7| 6| 5| 4| 3| 0|
| op0 | 111 | op1 | 1110 | 101 | 0 |
| op2 | 0 |
| op3 | 0 |

## Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1x11</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1x11</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1x11</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>0xxx</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1x00</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1x11</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

## Floating-point data-processing (two registers)

This section describes the encoding of the Floating-point data-processing (two registers) instruction class. This section is decoded from *Floating-point data-processing.*

| |15| 14| 13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 2| 0|15| 12|11| 9| 8| 7| 6| 5| 4| 3| 0|
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | D | 1 | 1 | 01 | opc2 | Vd | 1 | 0 | 1 | sz | op3 | 0 | M | 0 | Vm |

## Decode fields

<table>
<thead>
<tr>
<th>o1</th>
<th>opc2</th>
<th>o3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>000</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>000</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>001</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>001</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>010</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>011</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>011</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>100</td>
<td>1</td>
</tr>
</tbody>
</table>
Floating-point data-processing (three registers)

This section describes the encoding of the Floating-point data-processing (three registers) instruction class. This section is decoded from Floating-point data-processing on page F3-2450.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td>D</td>
<td>o1</td>
</tr>
</tbody>
</table>
```

Floating-point data-processing (three registers)

This section describes the encoding of the Floating-point data-processing (three registers) instruction class. This section is decoded from Floating-point data-processing on page F3-2450.

```
<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>o1 opc2 o3</td>
<td></td>
</tr>
<tr>
<td>----------------</td>
<td></td>
</tr>
<tr>
<td>0 101 0</td>
<td>VCMP</td>
</tr>
<tr>
<td>0 101 1</td>
<td>VCMPE</td>
</tr>
<tr>
<td>0 110 0</td>
<td>VRINTR</td>
</tr>
<tr>
<td>0 110 1</td>
<td>VRINTZ (floating-point)</td>
</tr>
<tr>
<td>0 111 0</td>
<td>VRINTX (floating-point)</td>
</tr>
<tr>
<td>0 111 1</td>
<td>VCVT (between double-precision and single-precision)</td>
</tr>
<tr>
<td>1 000 -</td>
<td>VCVT (integer to floating-point, floating-point)</td>
</tr>
<tr>
<td>1 001 -</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 01x -</td>
<td>VCVT (between floating-point and fixed-point, floating-point)</td>
</tr>
<tr>
<td>1 100 0</td>
<td>VCVTR</td>
</tr>
<tr>
<td>1 10x 1</td>
<td>VCVT (floating-point to integer, floating-point)</td>
</tr>
<tr>
<td>1 101 0</td>
<td>VCVTR</td>
</tr>
<tr>
<td>1 11x -</td>
<td>VCVT (between floating-point and fixed-point, floating-point)</td>
</tr>
</tbody>
</table>
```
### Floating-point minNum/maxNum

This section describes the encoding of the Floating-point minNum/maxNum instruction class. This section is decoded from *Floating-point data-processing* on page F3-2450.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1</td>
<td>D 0 0</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 1</td>
<td>sz</td>
<td>op</td>
<td>M 0</td>
</tr>
</tbody>
</table>
```

### Floating-point directed convert to integer

This section describes the encoding of the Floating-point directed convert to integer instruction class. This section is decoded from *Floating-point data-processing* on page F3-2450.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1</td>
<td>D 1 1 0</td>
<td>1 o1</td>
<td>rm</td>
</tr>
</tbody>
</table>
```

#### Decode fields

<table>
<thead>
<tr>
<th>op</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>VMAXNM</td>
</tr>
<tr>
<td>1</td>
<td>VMINNM</td>
</tr>
</tbody>
</table>

#### Decode fields

<table>
<thead>
<tr>
<th>o1</th>
<th>rm</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>VINTA (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>VINTN (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>VINTP (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>VINTM (floating-point)</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>VCVTA (floating-point)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>VCVTN (floating-point)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>VCVTP (floating-point)</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>VCTVM (floating-point)</td>
</tr>
</tbody>
</table>
Floating-point and Advanced SIMD 32-bit register moves

This section describes the encoding of the Floating-point and Advanced SIMD 32-bit register moves group. This section is decoded from System register access, Advanced SIMD, and floating-point instructions on page F3-2447.

|15|14|13|12|11|10|9|8|7|6|5|4|3|0|15|12|11|10|9|8|7|6|5|4|3|2|1|0|
|1|1|1|0|1|1|1|0|1|1|1|L|reg|Rt|1|0|1|0|0|0|0|0|0|0|0|0|

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
</tr>
<tr>
<td>111</td>
<td>0</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
</tr>
</tbody>
</table>

Floating-point move special register

This section describes the encoding of the Floating-point move special register instruction class. This section is decoded from Floating-point and Advanced SIMD 32-bit register moves.

|15|14|13|12|11|10|9|8|7|6|5|4|3|0|15|12|11|10|9|8|7|6|5|4|3|2|1|0|
|1|1|1|0|1|1|0|1|1|1|L|opc1|L|Vn|Rt|1|0|1|1|N|opc2|1|0|0|0|0|0|

Decode fields

<table>
<thead>
<tr>
<th>opc1</th>
<th>opc2</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xx</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>1</td>
</tr>
</tbody>
</table>

Advanced SIMD 8/16/32-bit element move/duplicate

This section describes the encoding of the Advanced SIMD 8/16/32-bit element move/duplicate instruction class. This section is decoded from Floating-point and Advanced SIMD 32-bit register moves.
Advanced SIMD data-processing

This section describes the encoding of the Advanced SIMD data-processing group. This section is decoded from System register access, Advanced SIMD, and floating-point instructions on page F3-2447.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0 op1 op2 op3 op4</td>
<td>op0 op1 op2 op3 op4</td>
</tr>
<tr>
<td>0 1 1xxxxxxxxxxxxxxx - 0</td>
<td>VEXT (byte elements)</td>
</tr>
<tr>
<td>1 1 1xxxxxxxxxxxxxxx - 0</td>
<td>Advanced SIMD two registers misc on page F3-2455</td>
</tr>
<tr>
<td>1 1 1xxxxxxxxxxxxxxx - 0</td>
<td>VTBL, VTBX</td>
</tr>
<tr>
<td>1 1 1xxxxxxxxxxxxxxx - 0</td>
<td>Advanced SIMD duplicate (scalar) on page F3-2457</td>
</tr>
<tr>
<td>- 0 - - -</td>
<td>Advanced SIMD three registers of the same length on page F3-2457</td>
</tr>
<tr>
<td>- 1 000xxxxxxxxxxxxx0 - 1</td>
<td>Advanced SIMD one register and modified immediate on page F3-2460</td>
</tr>
<tr>
<td>- 1 != 1xxxxxxxxxxxxxxx 0 0</td>
<td>Advanced SIMD three registers of different lengths on page F3-2461</td>
</tr>
<tr>
<td>- 1 != 1xxxxxxxxxxxxxxx 1 0</td>
<td>Advanced SIMD two registers and a scalar on page F3-2462</td>
</tr>
<tr>
<td>- 1 != 000xxxxxxxxxxxxx0 - 1</td>
<td>Advanced SIMD two registers and shift amount on page F3-2463</td>
</tr>
</tbody>
</table>
Advanced SIMD two registers misc

This section describes the encoding of the Advanced SIMD two registers misc instruction class. This section is decoded from Advanced SIMD data-processing on page F3-2454.

<table>
<thead>
<tr>
<th>opc1</th>
<th>opc2</th>
<th>Q</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>VREV64</td>
</tr>
<tr>
<td>00</td>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>VREV32</td>
</tr>
<tr>
<td>00</td>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>VREV16</td>
</tr>
<tr>
<td>00</td>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>010x</td>
<td>-</td>
<td>-</td>
<td>VPADDL</td>
</tr>
<tr>
<td>00</td>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>AESE</td>
</tr>
<tr>
<td>00</td>
<td>0110</td>
<td>1</td>
<td>-</td>
<td>AESD</td>
</tr>
<tr>
<td>00</td>
<td>0111</td>
<td>0</td>
<td>-</td>
<td>AESMC</td>
</tr>
<tr>
<td>00</td>
<td>0111</td>
<td>1</td>
<td>-</td>
<td>AESIMC</td>
</tr>
<tr>
<td>00</td>
<td>1000</td>
<td>-</td>
<td>-</td>
<td>VCLS</td>
</tr>
<tr>
<td>00</td>
<td>1001</td>
<td>-</td>
<td>-</td>
<td>VCLZ</td>
</tr>
<tr>
<td>00</td>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>VCNT</td>
</tr>
<tr>
<td>00</td>
<td>1011</td>
<td>-</td>
<td>-</td>
<td>VMVN (register)</td>
</tr>
<tr>
<td>00</td>
<td>110x</td>
<td>-</td>
<td>-</td>
<td>VPADAL</td>
</tr>
<tr>
<td>00</td>
<td>1110</td>
<td>-</td>
<td>-</td>
<td>VQABS</td>
</tr>
<tr>
<td>00</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>VQNEG</td>
</tr>
<tr>
<td>01</td>
<td>x000</td>
<td>-</td>
<td>-</td>
<td>VCGT (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x001</td>
<td>-</td>
<td>-</td>
<td>VCGE (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x010</td>
<td>-</td>
<td>-</td>
<td>VCEQ (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x011</td>
<td>-</td>
<td>-</td>
<td>VCLE (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x100</td>
<td>-</td>
<td>-</td>
<td>VCLT (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x110</td>
<td>-</td>
<td>-</td>
<td>VABS</td>
</tr>
<tr>
<td>01</td>
<td>x111</td>
<td>-</td>
<td>-</td>
<td>VNNEG</td>
</tr>
<tr>
<td>01</td>
<td>0101</td>
<td>1</td>
<td>-</td>
<td>SHA1H</td>
</tr>
<tr>
<td>10</td>
<td>0000</td>
<td>-</td>
<td>00</td>
<td>VSWP</td>
</tr>
<tr>
<td>10</td>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>VTRN</td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>opc1</th>
<th>opc2</th>
<th>Q</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>VUZP</td>
</tr>
<tr>
<td>10</td>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>VZIP</td>
</tr>
<tr>
<td>10</td>
<td>0100</td>
<td>0</td>
<td>-</td>
<td>VMOVN</td>
</tr>
<tr>
<td>10</td>
<td>0100</td>
<td>1</td>
<td>-</td>
<td>VQMOVN, VQMOVUN - Unsigned result variant</td>
</tr>
<tr>
<td>10</td>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>VQMOVN, VQMOVUN - Signed result variant</td>
</tr>
<tr>
<td>10</td>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>VSHLL</td>
</tr>
<tr>
<td>10</td>
<td>0111</td>
<td>0</td>
<td>-</td>
<td>SHA1SU1</td>
</tr>
<tr>
<td>10</td>
<td>0111</td>
<td>1</td>
<td>-</td>
<td>SHA256SU0</td>
</tr>
<tr>
<td>10</td>
<td>1000</td>
<td>-</td>
<td>-</td>
<td>VRINTN (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1001</td>
<td>-</td>
<td>-</td>
<td>VRINTX (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>VRINTA (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1011</td>
<td>-</td>
<td>-</td>
<td>VRINTZ (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1100</td>
<td>0</td>
<td>-</td>
<td>VCVT (between half-precision and single-precision, Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1101</td>
<td>-</td>
<td>-</td>
<td>VRINTM (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1110</td>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>VRINTP (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>000x</td>
<td>-</td>
<td>-</td>
<td>VCVTA (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>001x</td>
<td>-</td>
<td>-</td>
<td>VCVTN (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>010x</td>
<td>-</td>
<td>-</td>
<td>VCVTP (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>011x</td>
<td>-</td>
<td>-</td>
<td>VCVTM (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>10x0</td>
<td>-</td>
<td>-</td>
<td>VRECEPE</td>
</tr>
<tr>
<td>11</td>
<td>10x1</td>
<td>-</td>
<td>-</td>
<td>VRSQRTE</td>
</tr>
<tr>
<td>11</td>
<td>11xx</td>
<td>-</td>
<td>-</td>
<td>VCVT (between floating-point and integer, Advanced SIMD)</td>
</tr>
</tbody>
</table>
Advanced SIMD duplicate (scalar)

This section describes the encoding of the Advanced SIMD duplicate (scalar) instruction class. This section is decoded from Advanced SIMD data-processing on page F3-2454.

```
| 15 14 13 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----------|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 | 1 1 | 1 0 | D | 1 | 1 | | | Vd | 1 1 | | | | | | | | | |
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
<td></td>
</tr>
<tr>
<td>000</td>
<td>VDUP (scalar)</td>
</tr>
<tr>
<td>001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>01x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1xx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

Advanced SIMD three registers of the same length

This section describes the encoding of the Advanced SIMD three registers of the same length instruction class. This section is decoded from Advanced SIMD data-processing on page F3-2454.

```
| 15 14 13 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----------|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 | U | 1 1 1 | 0 | D | size | | | Vn | Vd | | | | | | | | | |
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc o1 U size Q</td>
<td></td>
</tr>
<tr>
<td>0000 0 - - -</td>
<td>VHADD</td>
</tr>
<tr>
<td>0000 1 - - -</td>
<td>VQADD</td>
</tr>
<tr>
<td>0001 0 - - -</td>
<td>VRHADD</td>
</tr>
<tr>
<td>0001 1 0 00 -</td>
<td>VAND (register)</td>
</tr>
<tr>
<td>0001 1 0 01 -</td>
<td>VBIC (register)</td>
</tr>
<tr>
<td>0001 1 0 10 -</td>
<td>VORR (register)</td>
</tr>
<tr>
<td>0001 1 0 11 -</td>
<td>VORN (register)</td>
</tr>
<tr>
<td>0001 1 1 00 -</td>
<td>VEOR</td>
</tr>
<tr>
<td>0001 1 1 01 -</td>
<td>VBLS</td>
</tr>
<tr>
<td>0001 1 1 10 -</td>
<td>VBIT</td>
</tr>
<tr>
<td>0001 1 1 11 -</td>
<td>VBIF</td>
</tr>
<tr>
<td>0010 0 - - -</td>
<td>VHSUB</td>
</tr>
<tr>
<td>0010 1 - - -</td>
<td>VQSUB</td>
</tr>
</tbody>
</table>
## Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>o1</th>
<th>U</th>
<th>size</th>
<th>Q</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0011</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VCGT (register)</td>
</tr>
<tr>
<td>0011</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VCGE (register)</td>
</tr>
<tr>
<td>0100</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VSHL (register)</td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VQSHL (register)</td>
</tr>
<tr>
<td>0101</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VRSHL</td>
</tr>
<tr>
<td>0101</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VQRSHL</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VMAX (integer)</td>
</tr>
<tr>
<td>0110</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VMIN (integer)</td>
</tr>
<tr>
<td>0111</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VABD (integer)</td>
</tr>
<tr>
<td>0111</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VABA</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>VADD (integer)</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>VSUB (integer)</td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>VTST</td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>VCEQ (register)</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>VMLA (integer)</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>VMLS (integer)</td>
</tr>
<tr>
<td>1001</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VMUL (integer and polynomial)</td>
</tr>
<tr>
<td>1010</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>VPMAX (integer)</td>
</tr>
<tr>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1010</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>VPMIN (integer)</td>
</tr>
<tr>
<td>1011</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>VQDMULH</td>
</tr>
<tr>
<td>1011</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>VQRDMULH</td>
</tr>
<tr>
<td>1011</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>VPADD (integer)</td>
</tr>
<tr>
<td>1011</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>SHA1C</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>SHA1P</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>SHA1M</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>-</td>
<td>SHA1SU0</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>SHA256H</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>SHA256H2</td>
</tr>
<tr>
<td>1100</td>
<td>0</td>
<td>1</td>
<td>10</td>
<td>-</td>
<td>SHA256SU1</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>VFMA</td>
</tr>
<tr>
<td>opc</td>
<td>o1</td>
<td>U</td>
<td>size</td>
<td>Q</td>
<td>Instruction Page</td>
</tr>
<tr>
<td>-----</td>
<td>----</td>
<td>---</td>
<td>------</td>
<td>---</td>
<td>------------------</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>VFMS</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>0</td>
<td>0x</td>
<td>-</td>
<td>VADD (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>0</td>
<td>1x</td>
<td>-</td>
<td>VSUB (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>1</td>
<td>0x</td>
<td>-</td>
<td>VPADD (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>1</td>
<td>1x</td>
<td>-</td>
<td>VABD (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>VMLA (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>VMLS (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>VMUL (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>0</td>
<td>0x</td>
<td>-</td>
<td>VCEQ (register)</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>0</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>1</td>
<td>0x</td>
<td>-</td>
<td>VCGE (register)</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>1</td>
<td>1x</td>
<td>-</td>
<td>VCGT (register)</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>VACGE</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>10</td>
<td>-</td>
<td>VACGT</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>VMAX (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>-</td>
<td>VMIN (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>0</td>
<td>VPMAAX (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>01</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>10</td>
<td>0</td>
<td>VPMIN (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>0</td>
<td>0x</td>
<td>-</td>
<td>VRECPS</td>
</tr>
</tbody>
</table>
Advanced SIMD one register and modified immediate

This section describes the encoding of the Advanced SIMD one register and modified immediate instruction class. This section is decoded from Advanced SIMD data-processing on page F3-2454.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>0</th>
<th>15 12</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 i 1 1 1 1</td>
<td>D 0 0 0</td>
<td>imm3</td>
<td>Vd</td>
<td>cmode</td>
<td>0</td>
<td>Q</td>
<td>op</td>
<td>1</td>
<td>imm4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Decode fields**

<table>
<thead>
<tr>
<th>opc</th>
<th>o1</th>
<th>U</th>
<th>size</th>
<th>Q</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>1 0</td>
<td>1x</td>
<td>-</td>
<td>VRSQRTS</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1 1</td>
<td>00</td>
<td>-</td>
<td>VMAXNM</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1 1</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1 1</td>
<td>10</td>
<td>-</td>
<td>VMINNM</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1 1</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>op</th>
<th>cmode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0xx0</td>
<td>VMOV (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>0xx1</td>
<td>VORR (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>10x0</td>
<td>VMOV (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>10x1</td>
<td>VORR (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>11xx</td>
<td>VMOV (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>0xx0</td>
<td>VMVN (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>0xx1</td>
<td>VBIC (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>10x0</td>
<td>VMVN (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>10x1</td>
<td>VBIC (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>110x</td>
<td>VMVN (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>1110</td>
<td>VMOV (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>1111</td>
<td>UNDEFINED.</td>
</tr>
</tbody>
</table>
**Advanced SIMD three registers of different lengths**

This section describes the encoding of the Advanced SIMD three registers of different lengths instruction class. This section is decoded from *Advanced SIMD data-processing on page F3-2454*.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>U</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>!=</td>
<td>11</td>
<td>Vn</td>
<td>Vd</td>
<td>opc</td>
<td>N</td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>opc</th>
<th>U</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>VADDL</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>VADDW</td>
</tr>
<tr>
<td>0010</td>
<td>-</td>
<td>VSUBL</td>
</tr>
<tr>
<td>0011</td>
<td>-</td>
<td>VSUBW</td>
</tr>
<tr>
<td>0100</td>
<td>0</td>
<td>VADDDHN</td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>VRADDDHN</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>VABAL</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>VSUBBHN</td>
</tr>
<tr>
<td>0110</td>
<td>1</td>
<td>VRSUBBHN</td>
</tr>
<tr>
<td>1000</td>
<td>-</td>
<td>VABDL (integer)</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>VQDMLAL</td>
</tr>
<tr>
<td>1011</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1010</td>
<td>-</td>
<td>VMLSL (integer)</td>
</tr>
<tr>
<td>1011</td>
<td>0</td>
<td>VQDMLS</td>
</tr>
<tr>
<td>1011</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11x0</td>
<td>-</td>
<td>VMULL (integer and polynomial)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>VQDMULL</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Advanced SIMD two registers and a scalar

This section describes the encoding of the Advanced SIMD two registers and a scalar instruction class. This section is decoded from Advanced SIMD data-processing on page F3-2454.

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>!=</td>
<td>11</td>
<td>Vn</td>
<td>Vd</td>
<td>opc</td>
</tr>
</tbody>
</table>
```

**Decode fields**

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000x</td>
<td>VMLA (by scalar)</td>
</tr>
<tr>
<td>0010</td>
<td>VMLAL (by scalar)</td>
</tr>
<tr>
<td>0011</td>
<td>VQDMLAL</td>
</tr>
<tr>
<td>0011 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010x</td>
<td>VMLS (by scalar)</td>
</tr>
<tr>
<td>0110</td>
<td>VMLSL (by scalar)</td>
</tr>
<tr>
<td>0111</td>
<td>VQDMLSL</td>
</tr>
<tr>
<td>0111 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100x</td>
<td>VMUL (by scalar)</td>
</tr>
<tr>
<td>1010</td>
<td>VMULL (by scalar)</td>
</tr>
<tr>
<td>1011</td>
<td>VQDMULL</td>
</tr>
<tr>
<td>1011 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1100</td>
<td>VQDMULH</td>
</tr>
<tr>
<td>1101</td>
<td>VQRDMULH</td>
</tr>
<tr>
<td>111x</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Advanced SIMD two registers and shift amount

This section describes the encoding of the Advanced SIMD two registers and shift amount instruction class. This section is decoded from Advanced SIMD data-processing on page F3-2454. This decode imposes the constraint that \( \text{imm3H:} \text{L} \neq \text{‘0000’}. \)

### Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>L</th>
<th>imm3L</th>
<th>Q</th>
<th>U</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VSHR</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VSRA</td>
</tr>
<tr>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VRSHR</td>
</tr>
<tr>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VRSRA</td>
</tr>
<tr>
<td>0100</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td></td>
<td>VSRI</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td></td>
<td>VSHL (immediate)</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td></td>
<td>VSLI</td>
</tr>
<tr>
<td>0110</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td></td>
<td>VQSHL, VQSHLU (immediate)</td>
</tr>
<tr>
<td>0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>VSHRN</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>VQSHRN, VQSHRUN - Unsigned result variant</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>VRSHRN</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>VQRSHRN, VQRSHRUN - Unsigned result variant</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>VQSHRN, VQSHRUN - Signed result variant</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>VQRSHRN, VQRSHRUN - Signed result variant</td>
</tr>
<tr>
<td>1010</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>VSHLL</td>
</tr>
<tr>
<td>1010</td>
<td>0</td>
<td>000</td>
<td>0</td>
<td>-</td>
<td>VMOV L</td>
</tr>
<tr>
<td>111x</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VCVT (between floating-point and fixed-point, Advanced SIMD)</td>
</tr>
</tbody>
</table>
System register access

This section describes the encoding of the System register access group. This section is decoded from *System register access, Advanced SIMD, and floating-point instructions on page F3-2447.*

| 15 | 12 | 11 | 10 | 9 | 8 | 5 | 4 | 0 | 15 | 12 | 11 | 8 | 7 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | 111 |    | 11 | op1 |    |    |    |    |    | 111x |    |    |    |    |    |    |    |    |

**Decode fields**

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00x0</td>
<td>-</td>
<td><em>System register 64-bit move</em></td>
</tr>
<tr>
<td>0</td>
<td>!=00x0</td>
<td>-</td>
<td><em>System register Load/Store on page F3-2465</em></td>
</tr>
<tr>
<td>1</td>
<td>0xxx</td>
<td>0</td>
<td>Unallocated</td>
</tr>
<tr>
<td>1</td>
<td>0xxx</td>
<td>1</td>
<td><em>System register 32-bit move on page F3-2465</em></td>
</tr>
</tbody>
</table>

System register 64-bit move

This section describes the encoding of the System register 64-bit move instruction class. This section is decoded from *System register access.*

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12 | 11 | 8 | 7 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | 1  | 1  | 00 | 1 | 1 | 0 | 0 | D | 0 | L | Rt2 | Rt |    |    |    |    |    |    |    |    |    |    |

**Decode fields**

<table>
<thead>
<tr>
<th>o0</th>
<th>D</th>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>MCRR</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>MRRC</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
**System register Load/Store**

This section describes the encoding of the System register Load/Store instruction class. This section is decoded from `System register access` on page F3-2464.

### Decode fields

<table>
<thead>
<tr>
<th>coproc</th>
<th>o0</th>
<th>P:U:W</th>
<th>CRd</th>
<th>L</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>0</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>!=000</td>
<td>!=0101</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>!=000</td>
<td>0101</td>
<td>0</td>
<td>-</td>
<td>STC</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>!=000</td>
<td>0101</td>
<td>0</td>
<td>1111</td>
<td>LDC (immediate)</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>!=000</td>
<td>0101</td>
<td>1</td>
<td>1111</td>
<td>LDC (literal)</td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>

**System register 32-bit move**

This section describes the encoding of the System register 32-bit move instruction class. This section is decoded from `System register access` on page F3-2464.

### Decode fields

<table>
<thead>
<tr>
<th>coproc</th>
<th>o0</th>
<th>L</th>
<th>CRn</th>
<th>Rt</th>
<th>opc2</th>
<th>CRm</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>111</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>111x</td>
<td>1</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>MCR</td>
</tr>
<tr>
<td>0 1</td>
<td>MRC</td>
</tr>
<tr>
<td>1 x</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>
F3.3.2  Load/Store multiple

This section describes the encoding of the Load/Store multiple instruction class. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 | 15 14 13 12 | 1 | 0 | 0 |
|_________|_________|_________|_________|_________|
| 1 1 1 0 1 0 0 | opc | 0 | W | L | Rn | P | M[0] | register_list |

Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
</tr>
</tbody>
</table>

F3.3.3  Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch

This section describes the encoding of the Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch group. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

| 15 | 8 | 5 4 3 | 0 | 15 | 8 | 7 5 4 | 0 |
|________|________|________|________|________|
| 1110100 | op0 | op2 | op3 |
| op1 |

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>000</td>
</tr>
<tr>
<td>0110</td>
<td>1</td>
<td>-</td>
<td>000</td>
</tr>
<tr>
<td>0110</td>
<td>-</td>
<td>-</td>
<td>01x</td>
</tr>
<tr>
<td>0110</td>
<td>-</td>
<td>-</td>
<td>1xx</td>
</tr>
<tr>
<td>0x11</td>
<td>-</td>
<td>!= 111</td>
<td>-</td>
</tr>
</tbody>
</table>
Load/Store Exclusive word

This section describes the encoding of the Load/Store Exclusive word instruction class. This section is decoded from Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch on page F3-2466.

```
| 15 14 13 12| 11 10 9 8 7 6 5 4 3 0 | 12| 11 8 7 | 0 |
|-----------------------------|------------------------|--------|--------|
| 1 1 1 0 1 0 0 0 1 0 | L | Rn | Rt | Rd | imm8 |
```

Load/Store Exclusive byte/half/dual

This section describes the encoding of the Load/Store Exclusive byte/half/dual instruction class. This section is decoded from Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch on page F3-2466.

```
| 15 14 13 12| 11 10 9 8 7 6 5 4 3 0 | 12| 11 8 7 | 6 5 4 3 0 |
|-----------------------------|------------------------|--------|--------|
| 1 1 1 0 1 0 0 0 1 0 | L | Rn | Rt | Rt2 | 0 | 1 | sz | Rd |
```

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1x10</td>
<td>-</td>
<td>!= 1111</td>
<td>-</td>
</tr>
<tr>
<td>1x11</td>
<td>-</td>
<td>!= 1111</td>
<td>-</td>
</tr>
<tr>
<td>!= 0x0</td>
<td>-</td>
<td>1111</td>
<td>-</td>
</tr>
</tbody>
</table>

Decode group or instruction page

- Load/Store (immediate) on page F3-2469
- Load/Store dual (immediate, pre-indexed) on page F3-2469
- LDRD (literal)
Load-Acquire/Store-Release

This section describes the encoding of the Load-Acquire/Store-Release instruction class. This section is decoded from Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch on page F3-2466.

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 12 11 8 7 6 5 4 3 0 |
| 1 1 1 0 1 0 0 1 1 0 | L | Rn | Rt | Rt2 | 1 | op | sz | Rd |

Decode fields

<table>
<thead>
<tr>
<th>op</th>
<th>L</th>
<th>sz</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0</td>
<td>STLH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1</td>
<td>STL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0</td>
<td>LDAB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0 0</td>
<td>STLEXB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0 1</td>
<td>STLEXH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 0</td>
<td>STL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 1</td>
<td>Unallocated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 0</td>
<td>LDAEXB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 1</td>
<td>LDAEXH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 10</td>
<td>LDAEX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>LDAEXD</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Load/Store dual (immediate, post-indexed)

This section describes the encoding of the Load/Store dual (immediate, post-indexed) instruction class. This section is decoded from *Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch* on page F3-2466.

```
<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>1 1 1 0 1 0 0 0 U 1 1</td>
<td>L</td>
<td>1111</td>
<td>Rt</td>
<td>Rt2</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Decode fields**

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>L</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>( \theta )</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

Load/Store dual (immediate)

This section describes the encoding of the Load/Store dual (immediate) instruction class. This section is decoded from *Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch* on page F3-2466.

```
<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>1 1 1 0 1 0 0 1 U 1 0</td>
<td>L</td>
<td>1111</td>
<td>Rt</td>
<td>Rt2</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Decode fields**

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>L</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>( \theta )</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

Load/Store dual (immediate, pre-indexed)

This section describes the encoding of the Load/Store dual (immediate, pre-indexed) instruction class. This section is decoded from *Load/Store dual, Load/Store Exclusive, Load-Acquire/Store-Release, and table branch* on page F3-2466.

```
<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>1 1 1 0 1 0 0 1 U 1 1</td>
<td>L</td>
<td>1111</td>
<td>Rt</td>
<td>Rt2</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Decode fields**

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>L</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>( \theta )</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>
## F3.3.4 Data-processing (shifted register)

This section describes the encoding of the Data-processing (shifted register) instruction class. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>5 4 3</th>
<th>0 15 14 12</th>
<th>11 8 7 5 4 3 0</th>
<th>op1 S Rn [0] imm3</th>
<th>Rd imm2 type</th>
<th>Rm</th>
</tr>
</thead>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>S</th>
<th>Rn</th>
<th>Rd</th>
<th>imm3:imm2:type</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>AND, ANDS (register) - AND, rotate right with extend variant</td>
</tr>
<tr>
<td>0000</td>
<td>1</td>
<td>-</td>
<td>! = 1111</td>
<td>! = 0000011</td>
<td>AND, ANDS (register) - ANDS, shift or rotate by value variant</td>
</tr>
<tr>
<td>0000</td>
<td>1</td>
<td>-</td>
<td>! = 1111</td>
<td>0000011</td>
<td>AND, ANDS (register) - ANDS, rotate right with extend variant</td>
</tr>
<tr>
<td>0000</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>! = 0000011</td>
<td>TST (register) - Shift or rotate by value variant</td>
</tr>
<tr>
<td>0000</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>0000011</td>
<td>TST (register) - Rotate right with extend variant</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>BIC, BICS (register)</td>
</tr>
<tr>
<td>0010</td>
<td>0</td>
<td>!= 1111</td>
<td>-</td>
<td>-</td>
<td>ORR, ORRS (register) - ORR, rotate right with extend variant</td>
</tr>
<tr>
<td>0010</td>
<td>0</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>MOV, MOVS (register) - MOV, rotate right with extend variant</td>
</tr>
<tr>
<td>0010</td>
<td>1</td>
<td>!= 1111</td>
<td>-</td>
<td>-</td>
<td>ORR, ORRS (register) - ORRS, rotate right with extend variant</td>
</tr>
<tr>
<td>0010</td>
<td>1</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>MOV, MOVS (register) - MOVS, rotate right with extend variant</td>
</tr>
<tr>
<td>0011</td>
<td>0</td>
<td>!= 1111</td>
<td>-</td>
<td>-</td>
<td>ORN, ORNS (register) - ORN, rotate right with extend variant</td>
</tr>
<tr>
<td>0011</td>
<td>0</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>MVN, MVNS (register) - MVN, rotate right with extend variant</td>
</tr>
<tr>
<td>0011</td>
<td>1</td>
<td>!= 1111</td>
<td>-</td>
<td>-</td>
<td>ORN, ORNS (register) - ORNS, rotate right with extend variant</td>
</tr>
<tr>
<td>0011</td>
<td>1</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>MVN, MVNS (register) - MVNS, rotate right with extend variant</td>
</tr>
<tr>
<td>0100</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>EOR, EORS (register) - EOR, rotate right with extend variant</td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>!= 1111</td>
<td>! = 0000011</td>
<td>EOR, EORS (register) - EORS, shift or rotate by value variant</td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>!= 1111</td>
<td>0000011</td>
<td>EOR, EORS (register) - EORS, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>1111</td>
<td>!= 0000011</td>
<td>TEQ (register) - Shift or rotate by value variant</td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>1111</td>
<td>0000011</td>
<td>TEQ (register) - Rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>xxxx00</td>
<td>PKHBT, PKHTB - PKHBT variant</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>xxxx01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>xxxx10</td>
<td>PKHBT, PKHTB - PKHBT variant</td>
</tr>
<tr>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>xxxx11</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>!= 1101</td>
<td>-</td>
<td>-</td>
<td>ADD, ADDS (register) - ADD, rotate right with extend variant</td>
</tr>
</tbody>
</table>
### F3 The T32 Instruction Set Encoding

#### F3.3 32-bit T32 instruction encoding

This section describes the encoding of the Branches and miscellaneous control group. This section is decoded from the 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>S</th>
<th>Rn</th>
<th>Rd</th>
<th>imm3:imm2:bittype</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>0</td>
<td>1101</td>
<td>-</td>
<td>-</td>
<td>ADD, ADDS (SP plus register) - ADD, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>!=</td>
<td>1101</td>
<td>!=</td>
<td>1111</td>
<td>ADD, ADDS (register) - ADDS, rotate right with extend variant</td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>1101</td>
<td>!=</td>
<td>1111</td>
<td>ADD, ADDS (SP plus register) - ADDS, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>-</td>
<td>CMN (register)</td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>ADC, ADCCS (register)</td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>SBC, SBCS (register)</td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>!=</td>
<td>1101</td>
<td>-</td>
<td>SUB, SUBS (register) - SUB, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>1101</td>
<td>-</td>
<td>-</td>
<td>SUB, SUBS (SP minus register) - SUB, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>!=</td>
<td>1101</td>
<td>!=</td>
<td>1111</td>
<td>SUB, SUBS (register) - SUBS, rotate right with extend variant</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>1101</td>
<td>!=</td>
<td>1111</td>
<td>SUB, SUBS (SP minus register) - SUBS, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>-</td>
<td>CMP (register)</td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RSB, RSBS (register)</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>

### F3.3.5 Branches and miscellaneous control

This section describes the encoding of the Branches and miscellaneous control group. This section is decoded from the 32-bit T32 instruction encoding on page F3-2447.

![Instruction Page Diagram](image-url)

**Decode fields**

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
<th>op4</th>
<th>op5</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1110</td>
<td>0x</td>
<td>0x0</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1110</td>
<td>0x</td>
<td>0x0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1110</td>
<td>10</td>
<td>0x0</td>
<td>000</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1110</td>
<td>10</td>
<td>0x0</td>
<td>!=</td>
<td>000</td>
</tr>
<tr>
<td>0</td>
<td>1110</td>
<td>11</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1111</td>
<td>00</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>1111</td>
<td>01</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
Hints

This section describes the encoding of the Hints instruction class. This section is decoded from Branches and miscellaneous control on page F3-2471.

|15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0|15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0|15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0|15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0|
|---|---|---|---|---|---|---|---|---|
|1 1 1 1 0 0 1 1 0 1 0|1 1 1 1 0 0 1 1 0 1 0|1 1 1 1 0 0 1 1 0 1 0|1 1 1 1 0 0 1 1 0 1 0|
|1 5 1 4 1 3 1 2 1 1 1 0 9876543210 1 5 1 4 1 3 1 2 1 1 1 0 987 43 0|

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
<th>op4</th>
<th>op5</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1111</td>
<td>1x</td>
<td>0x0</td>
<td>-</td>
<td>0</td>
<td>MRS</td>
</tr>
<tr>
<td>0</td>
<td>1111</td>
<td>1x</td>
<td>0x0</td>
<td>-</td>
<td>1</td>
<td>MRS (Banked register)</td>
</tr>
<tr>
<td>1</td>
<td>1110</td>
<td>00</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>DCPS on page F3-2474</td>
</tr>
<tr>
<td>1</td>
<td>1110</td>
<td>00</td>
<td>010</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1110</td>
<td>01</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1111</td>
<td>0x</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1111</td>
<td>1x</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
<td>Exception generation on page F3-2475</td>
</tr>
<tr>
<td>-</td>
<td>! 1 1 1 x</td>
<td>-</td>
<td>0x0</td>
<td>-</td>
<td>-</td>
<td>B - T3 variant</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0x1</td>
<td>-</td>
<td>-</td>
<td>B - T4 variant</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1x0</td>
<td>-</td>
<td>-</td>
<td>BL, BLX (immediate) - T2 variant</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1x1</td>
<td>-</td>
<td>-</td>
<td>BL, BLX (immediate) - T1 variant</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>hint</th>
<th>option</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>NOP</td>
</tr>
<tr>
<td>0000</td>
<td>0001</td>
<td>YIELD</td>
</tr>
<tr>
<td>0000</td>
<td>0010</td>
<td>WFE</td>
</tr>
<tr>
<td>0000</td>
<td>0011</td>
<td>WFI</td>
</tr>
<tr>
<td>0000</td>
<td>0100</td>
<td>SEV</td>
</tr>
<tr>
<td>0000</td>
<td>0101</td>
<td>SEVL</td>
</tr>
<tr>
<td>0000</td>
<td>011x</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>0000</td>
<td>1xxx</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>001x</td>
<td>-</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>01xx</td>
<td>-</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
</tbody>
</table>
Change processor state

This section describes the encoding of the Change processor state instruction class. This section is decoded from Branches and miscellaneous control on page F3-2471.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Miscellaneous system

This section describes the encoding of the Miscellaneous system instruction class. This section is decoded from Branches and miscellaneous control on page F3-2471.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>hint</th>
<th>option</th>
</tr>
</thead>
<tbody>
<tr>
<td>10xx</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>110x</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>1110</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>1111</td>
<td>DBG</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>imod</th>
<th>M</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>--</td>
</tr>
<tr>
<td>10</td>
<td>--</td>
</tr>
<tr>
<td>11</td>
<td>--</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>opc</th>
</tr>
</thead>
<tbody>
<tr>
<td>000x</td>
</tr>
<tr>
<td>0010</td>
</tr>
<tr>
<td>0011</td>
</tr>
<tr>
<td>0100</td>
</tr>
<tr>
<td>0101</td>
</tr>
</tbody>
</table>
## Exception return

This section describes the encoding of the Exception return instruction class. This section is decoded from *Branches and miscellaneous control on page F3-2471.*

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 14 13 12 11 10 9 8 7 0</th>
<th>Rn</th>
<th>1 0 1 1 1 0 1</th>
<th>imm8</th>
</tr>
</thead>
</table>

### DCPS

This section describes the encoding of the DCPS instruction class. This section is decoded from *Branches and miscellaneous control on page F3-2471.*

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 14 13 12 11 2 1 0</th>
<th>imm4</th>
<th>1 0 0 0</th>
<th>imm10</th>
<th>opt</th>
</tr>
</thead>
</table>

---

### Table: Exception return

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>ISB</td>
</tr>
<tr>
<td>0111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1xxx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

### Table: DCPS

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>imm8</td>
</tr>
<tr>
<td>-</td>
<td>!= 00000000 SUB, SUBS (immediate)</td>
</tr>
<tr>
<td>1110</td>
<td>00000000 ERET</td>
</tr>
</tbody>
</table>

---

### Table: DCPS

<table>
<thead>
<tr>
<th>imm4</th>
<th>imm10</th>
<th>opt</th>
</tr>
</thead>
<tbody>
<tr>
<td>!= 1111</td>
<td>-</td>
<td>- Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>!= 00000000</td>
<td>- Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0000000000</td>
<td>00 Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0000000000</td>
<td>01 DCPS1, DCPS2, DCPS3 - DCPS1 variant</td>
</tr>
<tr>
<td>1111</td>
<td>0000000000</td>
<td>10 DCPS1, DCPS2, DCPS3 - DCPS2 variant</td>
</tr>
<tr>
<td>1111</td>
<td>0000000000</td>
<td>11 DCPS1, DCPS2, DCPS3 - DCPS3 variant</td>
</tr>
</tbody>
</table>
Exception generation

This section describes the encoding of the Exception generation instruction class. This section is decoded from Branches and miscellaneous control on page F3-2471.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>imm12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

F3.3.6 Data-processing (modified immediate)

This section describes the encoding of the Data-processing (modified immediate) instruction class. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 5 3 4</th>
<th>0</th>
<th>15 14 13 12</th>
<th>11 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>op1</td>
<td>S</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op1</td>
<td>S</td>
</tr>
<tr>
<td>0000</td>
<td>0</td>
</tr>
<tr>
<td>0000</td>
<td>1</td>
</tr>
<tr>
<td>0000</td>
<td>1</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
</tr>
<tr>
<td>0010</td>
<td>0</td>
</tr>
<tr>
<td>0010</td>
<td>0</td>
</tr>
<tr>
<td>0010</td>
<td>1</td>
</tr>
<tr>
<td>0010</td>
<td>1</td>
</tr>
<tr>
<td>0011</td>
<td>0</td>
</tr>
<tr>
<td>0011</td>
<td>0</td>
</tr>
<tr>
<td>0011</td>
<td>1</td>
</tr>
<tr>
<td>0011</td>
<td>1</td>
</tr>
<tr>
<td>0100</td>
<td>0</td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>S</th>
<th>Rn</th>
<th>Rd</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>EOR, EORS (immediate) - EORS variant</td>
</tr>
<tr>
<td>0100</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>TEQ (immediate)</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011x</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>!= 1101</td>
<td>-</td>
<td>ADD, ADDS (immediate) - ADD variant</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>1101</td>
<td>-</td>
<td>ADD, ADDS (SP plus immediate) - ADD variant</td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>!= 1101</td>
<td>!= 1111</td>
<td>ADD, ADDS (immediate) - ADDS variant</td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>1101</td>
<td>!= 1111</td>
<td>ADD, ADDS (SP plus immediate) - ADDS variant</td>
</tr>
<tr>
<td>1000</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>CMN (immediate)</td>
</tr>
<tr>
<td>1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>ADC, ADCS (immediate)</td>
</tr>
<tr>
<td>1011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>SBC, SBCS (immediate)</td>
</tr>
<tr>
<td>1100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>!= 1101</td>
<td>-</td>
<td>SUB, SUBS (immediate) - SUB variant</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>1101</td>
<td>-</td>
<td>SUB, SUBS (SP minus immediate) - SUB variant</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>!= 1101</td>
<td>!= 1111</td>
<td>SUB, SUBS (immediate) - SUBS variant</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>1101</td>
<td>!= 1111</td>
<td>SUB, SUBS (SP minus immediate) - SUBS variant</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>-</td>
<td>1111</td>
<td>CMP (immediate)</td>
</tr>
<tr>
<td>1110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RSB, RSBS (immediate)</td>
</tr>
<tr>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
F3.3.7 Data-processing (plain binary immediate)

This section describes the encoding of the Data-processing (plain binary immediate) group. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

![Instruction encoding diagram]

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
</tbody>
</table>

Data-processing (simple immediate)

This section describes the encoding of the Data-processing (simple immediate) instruction class. This section is decoded from Data-processing (plain binary immediate).

![Instruction encoding diagram]

Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>o2</th>
<th>Rn</th>
<th>imm8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>11</td>
<td>1</td>
</tr>
</tbody>
</table>

Instruction Page

<table>
<thead>
<tr>
<th>op1</th>
<th>o2</th>
<th>Rn</th>
<th>Instruction (immediate)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0 11x1</td>
<td>ADD, ADDS (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1101</td>
<td>ADD, ADDS (SP plus immediate)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1111</td>
<td>ADR - T3 variant</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>-</td>
<td>SUB, SUBS (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1101</td>
<td>SUB, SUBS (SP minus immediate)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1111</td>
<td>ADR - T2 variant</td>
</tr>
</tbody>
</table>
**Move Wide (16-bit immediate)**

This section describes the encoding of the Move Wide (16-bit immediate) instruction class. This section is decoded from *Data-processing (plain binary immediate)* on page F3-2477.

<table>
<thead>
<tr>
<th>opcode</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0 15 14 12</th>
<th>11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 1 1 1 0 1 0 1 0</td>
<td>imm4 0 imm3</td>
<td>Rd</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>MOV, MOVS (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>MOVT</td>
</tr>
</tbody>
</table>

**Saturate, Bitfield**

This section describes the encoding of the Saturate, Bitfield instruction class. This section is decoded from *Data-processing (plain binary immediate)* on page F3-2477.

| opcode | 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 15 14 12 | 11 | 8 7 6 5 4 | 0 |
|--------|-------------|-----------|-----------|---|-------------|---|-----|-----|---|
|        | 1 1 1 1 0 1 1 opp 0 | Rn 0 imm3 | Rd imm2 | widthm1 |

---

### Decode fields

<table>
<thead>
<tr>
<th>op1 Rn imm3:imm2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 - -</td>
<td>SSAT - Logical shift left variant</td>
</tr>
<tr>
<td>001 - != 00000</td>
<td>SSAT - Arithmetic shift right variant</td>
</tr>
<tr>
<td>001 - 00000</td>
<td>SSAT16</td>
</tr>
<tr>
<td>010 -</td>
<td>SBFX</td>
</tr>
<tr>
<td>011 != 1111 -</td>
<td>BFI</td>
</tr>
<tr>
<td>011 1111 -</td>
<td>BFC</td>
</tr>
<tr>
<td>100 - -</td>
<td>USAT - Logical shift left variant</td>
</tr>
<tr>
<td>101 - != 00000</td>
<td>USAT - Arithmetic shift right variant</td>
</tr>
<tr>
<td>101 - 00000</td>
<td>USAT16</td>
</tr>
<tr>
<td>110 - -</td>
<td>UBFX</td>
</tr>
<tr>
<td>111 - -</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
F3.3.8  Advanced SIMD element or structure Load/Store

This section describes the encoding of the Advanced SIMD element or structure Load/Store group. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>15</th>
<th>7 6 5 4 3</th>
<th>0</th>
<th>12</th>
<th>11 10 9</th>
<th>4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111001</td>
<td>0</td>
<td>op1</td>
<td>op2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>1101 Advanced SIMD Load/Store multiple structures (immediate, post-indexed)</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>1111 Advanced SIMD Load/Store multiple structures (no writeback) on page F3-2480</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>!= 11x1 Advanced SIMD Load/Store multiple structures (register, post-indexed) on page F3-2481</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>1101 Advanced SIMD Load single structure to all lanes (immediate, post-indexed) on page F3-2481</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>1111 Advanced SIMD Load single structure to all lanes (no writeback) on page F3-2482</td>
</tr>
<tr>
<td>1</td>
<td>!= 11</td>
<td>!= 11x1 Advanced SIMD Load single structure to all lanes (register, post-indexed) on page F3-2482</td>
</tr>
<tr>
<td>1</td>
<td>!= 11</td>
<td>1101 Advanced SIMD Load/Store single structure to one lane (immediate, post-indexed) on page F3-2483</td>
</tr>
<tr>
<td>1</td>
<td>!= 11</td>
<td>!= 11x1 Advanced SIMD Load/Store single structure to one lane (register, post-indexed) on page F3-2484</td>
</tr>
</tbody>
</table>

**Advanced SIMD Load/Store multiple structures (immediate, post-indexed)**

This section describes the encoding of the Advanced SIMD Load/Store multiple structures (immediate, post-indexed) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 0 1 0</td>
<td>D</td>
<td>L</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>type</td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>L</th>
<th>type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0010</td>
</tr>
<tr>
<td></td>
<td>011x</td>
</tr>
<tr>
<td></td>
<td>1010</td>
</tr>
<tr>
<td>0</td>
<td>0011</td>
</tr>
<tr>
<td></td>
<td>100x</td>
</tr>
<tr>
<td>0</td>
<td>000x</td>
</tr>
<tr>
<td>0</td>
<td>010x</td>
</tr>
</tbody>
</table>

**Instruction Page**

- VST1 (multiple single elements) - Post-indexed variant
- VST2 (multiple 2-element structures) - Post-indexed variant
- VST4 (multiple 4-element structures) - Post-indexed variant
- VST3 (multiple 3-element structures) - Post-indexed variant
### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>type</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0010</td>
<td>VLD1 (multiple single elements) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0011</td>
<td>VLD2 (multiple 2-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>000x</td>
<td>VLD4 (multiple 4-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>010x</td>
<td>VLD3 (multiple 3-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td></td>
<td>1011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td></td>
<td>11xx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

### Advanced SIMD Load/Store multiple structures (no writeback)

This section describes the encoding of the Advanced SIMD Load/Store multiple structures (no writeback) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F3-2479*.

<table>
<thead>
<tr>
<th>L</th>
<th>type</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0010</td>
<td>VST1 (multiple single elements) - Offset variant</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0011</td>
<td>VST2 (multiple 2-element structures) - Offset variant</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>000x</td>
<td>VST4 (multiple 4-element structures) - Offset variant</td>
</tr>
<tr>
<td>0</td>
<td>010x</td>
<td>VST3 (multiple 3-element structures) - Offset variant</td>
</tr>
<tr>
<td>1</td>
<td>0010</td>
<td>VLD1 (multiple single elements) - Offset variant</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0011</td>
<td>VLD2 (multiple 2-element structures) - Offset variant</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>000x</td>
<td>VLD4 (multiple 4-element structures) - Offset variant</td>
</tr>
<tr>
<td>1</td>
<td>010x</td>
<td>VLD3 (multiple 3-element structures) - Offset variant</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td></td>
<td>1011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td></td>
<td>11xx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Advanced SIMD Load/Store multiple structures (register, post-indexed)

This section describes the encoding of the Advanced SIMD Load/Store multiple structures (register, post-indexed) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store* on page F3-2479.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 8 7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 0 1 0</td>
<td>D</td>
<td>L</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0010 011x 1010</td>
</tr>
<tr>
<td></td>
<td>VST1 (multiple single elements) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>0011 100x</td>
</tr>
<tr>
<td></td>
<td>VST2 (multiple 2-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>000x</td>
</tr>
<tr>
<td></td>
<td>VST4 (multiple 4-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>010x</td>
</tr>
<tr>
<td></td>
<td>VST3 (multiple 3-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>0010 011x 1010</td>
</tr>
<tr>
<td></td>
<td>VLD1 (multiple single elements) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>0011 100x</td>
</tr>
<tr>
<td></td>
<td>VLD2 (multiple 2-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>000x</td>
</tr>
<tr>
<td></td>
<td>VLD4 (multiple 4-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>010x</td>
</tr>
<tr>
<td></td>
<td>VLD3 (multiple 3-element structures) - Post-indexed variant</td>
</tr>
</tbody>
</table>

Advanced SIMD Load single structure to all lanes (immediate, post-indexed)

This section describes the encoding of the Advanced SIMD Load single structure to all lanes (immediate, post-indexed) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store* on page F3-2479.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 8 7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 0 1 0</td>
<td>D</td>
<td>L</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>-</td>
</tr>
</tbody>
</table>
### Advanced SIMD load single structure to all lanes (no writeback)

This section describes the encoding of the Advanced SIMD load single structure to all lanes (no writeback) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F3-2479*.

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>a</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>0</td>
<td>VLD3 (single 3-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>-</td>
<td>VLD4 (single 4-element structure to all lanes)</td>
</tr>
</tbody>
</table>

### Advanced SIMD load single structure to all lanes (register, post-indexed)

This section describes the encoding of the Advanced SIMD load single structure to all lanes (register, post-indexed) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F3-2479*.

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>a</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>-</td>
<td>VLD1 (single element to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>-</td>
<td>VLD2 (single 2-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>0</td>
<td>VLD3 (single 3-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>-</td>
<td>VLD4 (single 4-element structure to all lanes)</td>
</tr>
</tbody>
</table>
Advanced SIMD Load/Store single structure to one lane (immediate, post-indexed)

This section describes the encoding of the Advanced SIMD Load/Store single structure to one lane (immediate, post-indexed) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store on page F3-2479.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0 15</th>
<th>12 11 10 9 8 7 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1</td>
<td>D L 0</td>
<td>Rn</td>
<td>Vd</td>
</tr>
</tbody>
</table>
```

Size

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>L  N  a</td>
<td></td>
</tr>
<tr>
<td>1 10 0</td>
<td>VLD3 (single 3-element structure to all lanes)</td>
</tr>
<tr>
<td>1 10 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 11 -</td>
<td>VLD4 (single 4-element structure to all lanes)</td>
</tr>
</tbody>
</table>
**Advanced SIMD Load/Store single structure to one lane (no writeback)**

This section describes the encoding of the Advanced SIMD Load/Store single structure to one lane (no writeback) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F3-2479*.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9  8  7  6  5  4  3  0</th>
<th>12</th>
<th>11 10  9  8  7  4  3  2  1  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 1 1</td>
<td>D</td>
<td>L 0</td>
<td>Rn</td>
</tr>
</tbody>
</table>

**Decode fields**

**Instruction Page**

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
</tr>
</tbody>
</table>

**Advanced SIMD Load/Store single structure to one lane (register, post-indexed)**

This section describes the encoding of the Advanced SIMD Load/Store single structure to one lane (register, post-indexed) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F3-2479*.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9  8  7  6  5  4  3  0</th>
<th>12</th>
<th>11 10  9  8  7  4  3  2  1  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 1 1</td>
<td>D</td>
<td>L 0</td>
<td>Rn</td>
</tr>
</tbody>
</table>

**Decode fields**

**Instruction Page**

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
</tr>
</tbody>
</table>
F3.3.9 Load/Store single

This section describes the encoding of the Load/Store single group. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111100</td>
<td>!=1xxx0</td>
<td>op0</td>
<td></td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
</tr>
</thead>
<tbody>
<tr>
<td>!= 1111 00000</td>
<td>Load/Store (register offset)</td>
</tr>
<tr>
<td>!= 1111 10v0xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>!= 1111 10x1xx</td>
<td>Load/Store (immediate, post-indexed) on page F3-2486</td>
</tr>
<tr>
<td>!= 1111 1100xx</td>
<td>Load/Store (negative immediate) on page F3-2487</td>
</tr>
<tr>
<td>!= 1111 1110xx</td>
<td>Load/Store (unprivileged) on page F3-2487</td>
</tr>
<tr>
<td>!= 1111 11x1xx</td>
<td>Load/Store (immediate, pre-indexed) on page F3-2488</td>
</tr>
<tr>
<td>!= 1111 -</td>
<td>Load/Store (positive immediate) on page F3-2489</td>
</tr>
<tr>
<td>1111 -</td>
<td>Load literal on page F3-2489</td>
</tr>
</tbody>
</table>

Load/Store (register offset)

This section describes the encoding of the Load/Store (register offset) instruction class. This section is decoded from Load/Store single.

|15 14 13 12|11 10 9 8 7 6 5 4 |3 0 |15 |12|11 10 9 8 7 6 5 4 |3 0 |
|-----|-----|----|---|---|-----|-----|----|---|---|-----|-----|----|---|---|-----|-----|
|1 1 1 1 0 0 S 0 size |L |!=1111 |Rt 0 0 0 0 0 |0 |imm2 |Rm|

Unallocated.

Decode fields

<table>
<thead>
<tr>
<th>S  size L  Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 00 0 -</td>
</tr>
<tr>
<td>0 00 1 != 1111</td>
</tr>
<tr>
<td>0 00 1 1111</td>
</tr>
<tr>
<td>0 01 0 -</td>
</tr>
<tr>
<td>0 01 1 != 1111</td>
</tr>
<tr>
<td>0 01 1 1111</td>
</tr>
<tr>
<td>0 10 0 -</td>
</tr>
<tr>
<td>0 10 1 -</td>
</tr>
<tr>
<td>0 11 - -</td>
</tr>
</tbody>
</table>
### Load/Store (immediate, post-indexed)

This section describes the encoding of the Load/Store (immediate, post-indexed) instruction class. This section is decoded from *Load/Store single* on page F3-2485.

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Rt</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>!= 1111</td>
<td>LDRSB (register)</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>1111</td>
<td>PLI (register)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>!= 1111</td>
<td>LDRSH (register)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>1111</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

#### Decode fields

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Rt</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>00</td>
<td>0</td>
<td>STRB (immediate)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>1</td>
<td>LDRB (immediate)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>0</td>
<td>STRH (immediate)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>1</td>
<td>LDRH (immediate)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0</td>
<td>STR (immediate)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>1</td>
<td>LDR (immediate)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>LDRSB (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>LDRSH (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>1</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>
Load/Store (negative immediate)

This section describes the encoding of the Load/Store (negative immediate) instruction class. This section is decoded from Load/Store single on page F3-2485.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0</td>
<td>S 0 size L 1=1111</td>
<td>Rt</td>
<td>1 1 0 0</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00 0</td>
<td>-</td>
<td>STRB (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>00 1 != 1111</td>
<td>LDRB (immediate)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>00 1 1111</td>
<td>PLD, PLDW (immediate) - Preload read variant</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>01 0</td>
<td>-</td>
<td>STRH (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>01 1 != 1111</td>
<td>LDRH (immediate)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>01 1 1111</td>
<td>PLD, PLDW (immediate) - Preload write variant</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>10 0</td>
<td>-</td>
<td>STR (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>10 1</td>
<td>-</td>
<td>LDR (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00 1</td>
<td>-</td>
<td>LDRSB (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>00 1 1111</td>
<td>PLI (immediate, literal)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>01 1 != 1111</td>
<td>LDRSH (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>01 1 1111</td>
<td>Reserved hint, behaves as NOP.</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1x 1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

Load/Store (unprivileged)

This section describes the encoding of the Load/Store (unprivileged) instruction class. This section is decoded from Load/Store single on page F3-2485.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0</td>
<td>S 0 size L 1=1111</td>
<td>Rt</td>
<td>1 1 1 0</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00 0</td>
<td>STRBT</td>
</tr>
<tr>
<td>0</td>
<td>00 1</td>
<td>LDRBT</td>
</tr>
<tr>
<td>0</td>
<td>01 0</td>
<td>STRHT</td>
</tr>
</tbody>
</table>
Load/Store (immediate, pre-indexed)

This section describes the encoding of the Load/Store (immediate, pre-indexed) instruction class. This section is decoded from Load/Store single on page F3-2485.

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Decode fields

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>01</td>
<td>1</td>
<td>LDRHT</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>0</td>
<td>STRT</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>1</td>
<td>LDRT</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>LDRSBT</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>LDRSHT</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

**STRB (immediate)**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Decode fields

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>0</td>
<td>STRB (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>1</td>
<td>LDRB (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>0</td>
<td>STRH (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>1</td>
<td>LDRH (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>0</td>
<td>STR (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>1</td>
<td>LDR (immediate)</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>1</td>
<td>LDRSB (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>LDRSHT (immediate)</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Load/Store (positive immediate)

This section describes the encoding of the Load/Store (positive immediate) instruction class. This section is decoded from Load/Store single on page F3-2485.

```
|15 14 13 12|11 10 9 8 7 6 5 4 3 0|15 12|11 | | 0 |
|1 1 1 1 1 0 0 S 1 size L !=1111 Rt imm12 |
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S  size L Rt</td>
<td></td>
</tr>
<tr>
<td>0 00 0 -</td>
<td>STRB (immediate)</td>
</tr>
<tr>
<td>0 00 1 != 1111</td>
<td>LDRB (immediate)</td>
</tr>
<tr>
<td>0 00 1 1111</td>
<td>PLD, PLDW (immediate) - Preload read variant</td>
</tr>
<tr>
<td>0 01 0 -</td>
<td>STRH (immediate)</td>
</tr>
<tr>
<td>0 01 1 != 1111</td>
<td>LDRH (immediate)</td>
</tr>
<tr>
<td>0 01 1 1111</td>
<td>PLD, PLDW (immediate) - Preload write variant</td>
</tr>
<tr>
<td>0 10 0 -</td>
<td>STR (immediate)</td>
</tr>
<tr>
<td>0 10 1 -</td>
<td>LDR (immediate)</td>
</tr>
<tr>
<td>1 00 1 != 1111</td>
<td>LDRSB (immediate)</td>
</tr>
<tr>
<td>1 00 1 1111</td>
<td>PLI (immediate, literal)</td>
</tr>
<tr>
<td>1 01 1 != 1111</td>
<td>LDRSH (immediate)</td>
</tr>
<tr>
<td>1 01 1 1111</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
</tbody>
</table>

Load literal

This section describes the encoding of the Load literal instruction class. This section is decoded from Load/Store single on page F3-2485.

```
|15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0|15 12|11 | | 0 |
|1 1 1 1 1 0 0 S 1 U size L 1 1 1 Rt imm12 |
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S  size L Rt</td>
<td></td>
</tr>
<tr>
<td>0 0x 1 1111</td>
<td>PLD (literal)</td>
</tr>
<tr>
<td>0 00 1 != 1111</td>
<td>LDRB (literal)</td>
</tr>
<tr>
<td>0 01 1 != 1111</td>
<td>LDRH (literal)</td>
</tr>
<tr>
<td>0 10 1 -</td>
<td>LDR (literal)</td>
</tr>
<tr>
<td>0 11 - -</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
F3.3.10 Data-processing (register)

This section describes the encoding of the Data-processing (register) group. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Rt</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>1</td>
<td>111</td>
<td>LDRSB (literal)</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>1</td>
<td>111</td>
<td>PLI (immediate, literal)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>1</td>
<td>111</td>
<td>LDRSH (literal)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>1</td>
<td>111</td>
<td>Reserved hint, behaves as NOP.</td>
</tr>
<tr>
<td>1</td>
<td>1x</td>
<td>1</td>
<td></td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

---

**Decode fields**

<table>
<thead>
<tr>
<th></th>
<th>op0</th>
<th>op1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>MOV, MOVS (register-shifted register) - Flag setting variant</td>
</tr>
<tr>
<td>0</td>
<td>0001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>001x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>01xx</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>1xxx</td>
<td>Register extends on page F3-2491</td>
</tr>
<tr>
<td>1</td>
<td>0xxx</td>
<td>Parallel add-subtract on page F3-2491</td>
</tr>
<tr>
<td>1</td>
<td>10xx</td>
<td>Data-processing (two source registers) on page F3-2493</td>
</tr>
<tr>
<td>1</td>
<td>11xx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Register extends

This section describes the encoding of the Register extends instruction class. This section is decoded from Data-processing (register) on page F3-2490.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4</th>
<th>3 3 0</th>
<th>15 14 13 12</th>
<th>11 8 7 6 5 4</th>
<th>3 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 0</td>
<td>op1</td>
<td>U</td>
<td>Rn</td>
<td>1 1 1 1</td>
<td>Rd</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>U</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 0</td>
<td>!= 1111</td>
<td>SXTAH</td>
<td></td>
</tr>
<tr>
<td>00 0</td>
<td>1111</td>
<td>SXTH</td>
<td></td>
</tr>
<tr>
<td>00 1</td>
<td>!= 1111</td>
<td>UXTAH</td>
<td></td>
</tr>
<tr>
<td>00 1</td>
<td>1111</td>
<td>UXTH</td>
<td></td>
</tr>
<tr>
<td>01 0</td>
<td>!= 1111</td>
<td>SXTAB16</td>
<td></td>
</tr>
<tr>
<td>01 0</td>
<td>1111</td>
<td>SXTB16</td>
<td></td>
</tr>
<tr>
<td>01 1</td>
<td>!= 1111</td>
<td>UXTAB16</td>
<td></td>
</tr>
<tr>
<td>01 1</td>
<td>1111</td>
<td>UXTB16</td>
<td></td>
</tr>
<tr>
<td>10 0</td>
<td>!= 1111</td>
<td>SXTAB</td>
<td></td>
</tr>
<tr>
<td>10 0</td>
<td>1111</td>
<td>SXTB</td>
<td></td>
</tr>
<tr>
<td>10 1</td>
<td>!= 1111</td>
<td>UXTAB</td>
<td></td>
</tr>
<tr>
<td>10 1</td>
<td>1111</td>
<td>UXTB</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

Parallel add-subtract

This section describes the encoding of the Parallel add-subtract instruction class. This section is decoded from Data-processing (register) on page F3-2490.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 4</th>
<th>3 3 0</th>
<th>15 14 13 12</th>
<th>11 8 7 6 5 4</th>
<th>3 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 1 0 1</td>
<td>op1</td>
<td>Rn</td>
<td>1 1 1 1</td>
<td>Rd</td>
<td>1</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>U</th>
<th>H</th>
<th>S</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 0 0 0</td>
<td>SADD8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>000 0 0 1</td>
<td>QADD8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>000 0 1 0</td>
<td>SHADD8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>000 0 1 1</td>
<td>Unallocated.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>op1</td>
<td>U</td>
<td>H</td>
<td>S</td>
<td>Instruction Page</td>
</tr>
<tr>
<td>-----</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>------------------</td>
</tr>
<tr>
<td>000</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>UADD8</td>
</tr>
<tr>
<td>000</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>UQADD8</td>
</tr>
<tr>
<td>000</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>UHADD8</td>
</tr>
<tr>
<td>000</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SADD16</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>QADD16</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>SHADD16</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>UADD16</td>
</tr>
<tr>
<td>001</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>UQADD16</td>
</tr>
<tr>
<td>001</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>UHADD16</td>
</tr>
<tr>
<td>001</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SASX</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>QASX</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>SHASX</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>UASX</td>
</tr>
<tr>
<td>010</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>UQASX</td>
</tr>
<tr>
<td>010</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>UHASX</td>
</tr>
<tr>
<td>010</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SSUB8</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>QSUB8</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>SHSUB8</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>USUB8</td>
</tr>
<tr>
<td>100</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>UQSUB8</td>
</tr>
<tr>
<td>100</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>UHSUB8</td>
</tr>
<tr>
<td>100</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SSUB16</td>
</tr>
<tr>
<td>101</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>QSUB16</td>
</tr>
<tr>
<td>101</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>SHSUB16</td>
</tr>
<tr>
<td>101</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
This section describes the encoding of the Data-processing (two source registers) instruction class. This section is decoded from Data-processing (register) on page F3-2490.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 4 3</th>
<th>0</th>
<th>15 14 13 12</th>
<th>11 8 7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1</td>
<td>op1</td>
<td>Rn</td>
<td>1 1 1 1</td>
<td>Rd</td>
<td>1 0</td>
</tr>
</tbody>
</table>

### Data-processing (two source registers)

#### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>U</th>
<th>H</th>
<th>S</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>101</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>USUB16</td>
</tr>
<tr>
<td>101</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>UQSUB16</td>
</tr>
<tr>
<td>101</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>UHSUB16</td>
</tr>
<tr>
<td>101</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>110</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SSAX</td>
</tr>
<tr>
<td>110</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>QSAX</td>
</tr>
<tr>
<td>110</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>SHSAX</td>
</tr>
<tr>
<td>110</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>USAX</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>UQ SAX</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>UHSAX</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>op1</th>
<th>op2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>00</td>
<td>QADD</td>
</tr>
<tr>
<td>000</td>
<td>01</td>
<td>QDADD</td>
</tr>
<tr>
<td>000</td>
<td>10</td>
<td>QSUB</td>
</tr>
<tr>
<td>000</td>
<td>11</td>
<td>QDSUB</td>
</tr>
<tr>
<td>001</td>
<td>00</td>
<td>REV</td>
</tr>
<tr>
<td>001</td>
<td>01</td>
<td>REV16</td>
</tr>
<tr>
<td>001</td>
<td>10</td>
<td>RBIT</td>
</tr>
<tr>
<td>001</td>
<td>11</td>
<td>REVSH</td>
</tr>
<tr>
<td>010</td>
<td>00</td>
<td>SEL</td>
</tr>
<tr>
<td>010</td>
<td>01</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
### Multiply, multiply accumulate, and absolute difference

This section describes the encoding of the Multiply, multiply accumulate, and absolute difference group. This section is decoded from *32-bit T32 instruction encoding on page F3-2447*.

<table>
<thead>
<tr>
<th>op0</th>
<th>00</th>
<th>Multiply and absolute difference on page F3-2495</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1x</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>op2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>010</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011</td>
<td>00</td>
<td>CLZ</td>
</tr>
<tr>
<td>011</td>
<td>01</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011</td>
<td>1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100</td>
<td>00</td>
<td>CRC32 - CRC32B variant</td>
</tr>
<tr>
<td>100</td>
<td>01</td>
<td>CRC32 - CRC32H variant</td>
</tr>
<tr>
<td>100</td>
<td>10</td>
<td>CRC32 - CRC32W variant</td>
</tr>
<tr>
<td>100</td>
<td>11</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>101</td>
<td>00</td>
<td>CRC32C - CRC32CB variant</td>
</tr>
<tr>
<td>101</td>
<td>01</td>
<td>CRC32C - CRC32CH variant</td>
</tr>
<tr>
<td>101</td>
<td>10</td>
<td>CRC32C - CRC32CW variant</td>
</tr>
<tr>
<td>101</td>
<td>11</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>11x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
## Multiply and absolute difference

This section describes the encoding of the Multiply and absolute difference instruction class. This section is decoded from *Multiply, multiply accumulate, and absolute difference* on page F3-2494.

### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>op2</th>
<th>Ra</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>00</td>
<td>!= 1111</td>
<td>MLA, MLAS</td>
</tr>
<tr>
<td>000</td>
<td>00</td>
<td>1111</td>
<td>MUL, MULS</td>
</tr>
<tr>
<td>000</td>
<td>01</td>
<td>-</td>
<td>MLS</td>
</tr>
<tr>
<td>000</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001</td>
<td>00</td>
<td>!= 1111</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT - SMLABB variant</td>
</tr>
<tr>
<td>001</td>
<td>00</td>
<td>1111</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT - SMULBB variant</td>
</tr>
<tr>
<td>001</td>
<td>01</td>
<td>!= 1111</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT - SMLABB variant</td>
</tr>
<tr>
<td>001</td>
<td>01</td>
<td>1111</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT - SMULBB variant</td>
</tr>
<tr>
<td>001</td>
<td>10</td>
<td>!= 1111</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT - SMLATB variant</td>
</tr>
<tr>
<td>001</td>
<td>10</td>
<td>1111</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT - SMULTB variant</td>
</tr>
<tr>
<td>001</td>
<td>11</td>
<td>!= 1111</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT - SMLATT variant</td>
</tr>
<tr>
<td>001</td>
<td>11</td>
<td>1111</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT - SMULTT variant</td>
</tr>
<tr>
<td>010</td>
<td>00</td>
<td>!= 1111</td>
<td>SMLAD, SMLADX - SMLAD variant</td>
</tr>
<tr>
<td>010</td>
<td>00</td>
<td>1111</td>
<td>SMUAD, SMUADX - SMUAD variant</td>
</tr>
<tr>
<td>010</td>
<td>01</td>
<td>!= 1111</td>
<td>SMLAD, SMLADX - SMLADX variant</td>
</tr>
<tr>
<td>010</td>
<td>01</td>
<td>1111</td>
<td>SMUAD, SMUADX - SMUADX variant</td>
</tr>
<tr>
<td>010</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011</td>
<td>00</td>
<td>!= 1111</td>
<td>SMLAWB, SMLAWT - SMLAWB variant</td>
</tr>
<tr>
<td>011</td>
<td>00</td>
<td>1111</td>
<td>SMULWB, SMULWT - SMULWB variant</td>
</tr>
<tr>
<td>011</td>
<td>01</td>
<td>!= 1111</td>
<td>SMLAWB, SMLAWT - SMLAWT variant</td>
</tr>
<tr>
<td>011</td>
<td>01</td>
<td>1111</td>
<td>SMULWB, SMULWT - SMULWT variant</td>
</tr>
<tr>
<td>011</td>
<td>1x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100</td>
<td>00</td>
<td>!= 1111</td>
<td>SMLSD, SMLSDX - SMLSD variant</td>
</tr>
<tr>
<td>100</td>
<td>00</td>
<td>1111</td>
<td>SMUSD, SMUSDX - SMUSD variant</td>
</tr>
<tr>
<td>100</td>
<td>01</td>
<td>!= 1111</td>
<td>SMLSD, SMLSDX - SMLSDX variant</td>
</tr>
<tr>
<td>100</td>
<td>01</td>
<td>1111</td>
<td>SMUSD, SMUSDX - SMUSDX variant</td>
</tr>
</tbody>
</table>
### F3.3.12 Long multiply and divide

This section describes the encoding of the Long multiply and divide instruction class. This section is decoded from 32-bit T32 instruction encoding on page F3-2447.

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 4 3</th>
<th>0</th>
<th>15 12</th>
<th>11 8 7 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 1 1</td>
<td>op1</td>
<td>Rn</td>
<td>RdLo</td>
<td>RdHi</td>
<td>op2</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

#### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>op2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>! 0000 Unallocated.</td>
<td></td>
</tr>
<tr>
<td>000</td>
<td>0000</td>
<td>SMULL, SMULLS</td>
</tr>
<tr>
<td>001</td>
<td>! 1111 Unallocated.</td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>1 1111 SDIV</td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>! 0000 Unallocated.</td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>0000</td>
<td>UMULL, UMULLS</td>
</tr>
<tr>
<td>011</td>
<td>! 1111 Unallocated.</td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>1 1111 UDIV</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>0 0000 SMLAL, SMLALS</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>0 0001 Unallocated.</td>
<td></td>
</tr>
<tr>
<td>Decode fields</td>
<td>Instruction Page</td>
<td></td>
</tr>
<tr>
<td>---------------</td>
<td>------------------</td>
<td></td>
</tr>
<tr>
<td>op1 op2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>100 001x</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>100 01xx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>100 1000</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT - SMLALBB variant</td>
<td></td>
</tr>
<tr>
<td>100 1001</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT - SMLALBT variant</td>
<td></td>
</tr>
<tr>
<td>100 1010</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT - SMLALTB variant</td>
<td></td>
</tr>
<tr>
<td>100 1011</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT - SMLALTT variant</td>
<td></td>
</tr>
<tr>
<td>100 1100</td>
<td>SMLALD, SMLALDX - SMLALD variant</td>
<td></td>
</tr>
<tr>
<td>100 1101</td>
<td>SMLALD, SMLALDX - SMLALDX variant</td>
<td></td>
</tr>
<tr>
<td>100 111x</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>101 0xxx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>101 10xx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>101 1100</td>
<td>SMLSLD, SMLSLDX - SMLSLD variant</td>
<td></td>
</tr>
<tr>
<td>101 1101</td>
<td>SMLSLD, SMLSLDX - SMLSLDX variant</td>
<td></td>
</tr>
<tr>
<td>101 111x</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>110 0000</td>
<td>UMLAL, UMLALS</td>
<td></td>
</tr>
<tr>
<td>110 0001</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>110 001x</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>110 010x</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>110 0110</td>
<td>UMAAL</td>
<td></td>
</tr>
<tr>
<td>110 0111</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>110 1xxx</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>111 -</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>
F3 The T32 Instruction Set Encoding
F3.3 32-bit T32 instruction encoding
Chapter F4
The A32 Instruction Set Encoding

This chapter describes the encoding of the A32 instruction set. It contains the following sections:

- Top level A32 instruction set encoding on page F4-2500.
- Data-processing and miscellaneous instructions on page F4-2502.
- Load/Store Word, Unsigned byte (immediate, literal) on page F4-2519.
- Load/Store Word, Unsigned byte (register) on page F4-2520.
- Media instructions on page F4-2521.
- Branch, branch with link, and block data transfer on page F4-2529.
- System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531.
- Unconditional instructions on page F4-2540.

In this chapter:
- In the decode tables, an entry of - for a field value means the value of the field does not affect the decoding.
- In the decode diagrams, a shaded field indicates that the bits in that field are not used in that level of decode.
F4.1 Top level A32 instruction set encoding

The A32 instruction stream is a sequence of word-aligned words. Each A32 instruction is a single 32-bit word in that stream. The encoding of an A32 instruction is:

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Most A32 instructions can be conditional, with a condition determined by bits[31:28] of the instruction, the cond field. For more information, see The condition code field in A32 instruction encodings on page F2-2408. This applies to all instructions except those with the cond field equal to 0b1111.

Table F4-1 shows the top-level encoding of the A32 instruction set, including the cases where bits[31:28] are defined as 0b1111 rather than as the cond.

The behavior of an attempt to execute an unallocated instruction is described in UNDEFINED, UNPREDICTABLE, and CONSTRAINED UNPREDICTABLE instruction set space on page F2-2414.

For more information on A32 instruction encodings see Chapter F2 About the T32 and A32 Instruction Descriptions.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>op0</td>
</tr>
<tr>
<td>!= 1111</td>
<td>0x</td>
</tr>
<tr>
<td>!= 1111</td>
<td>010</td>
</tr>
<tr>
<td>!= 1111</td>
<td>011</td>
</tr>
<tr>
<td>!= 1111</td>
<td>011</td>
</tr>
<tr>
<td>-</td>
<td>10x</td>
</tr>
<tr>
<td>-</td>
<td>11x</td>
</tr>
<tr>
<td>1111</td>
<td>0xx</td>
</tr>
</tbody>
</table>

F4.1.1 About the A32 Advanced SIMD and floating-point instructions and their encodings

The Advanced SIMD and floating-point instructions are common to the A32 and T32 instruction sets. These instructions perform Advanced SIMD and floating-point operations on a common register file, the SIMD&FP register file. This means:

- In general, the instructions that load or store registers in this file, or move data between general-purpose registers and this register file, are common to the Advanced SIMD and floating-point instructions.
- There are distinct Advanced SIMD data-processing instructions and floating-point data-processing instructions.

Different groups of the A32 Advanced SIMD and floating-point instructions are decoded from different points in the A32 instruction decode structure. Table F4-2 on page F4-2501 shows these instruction groups, and where each group is decoded from the overall A32 decode structure:
Table F4-2 Advanced SIMD and floating-point instructions in the A32 decode structure

<table>
<thead>
<tr>
<th>Advanced SIMD and floating-point instruction group</th>
<th>A32 decode is from</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Advanced SIMD data-processing on page F4-2541</strong></td>
<td>Unconditional instructions on page F4-2540</td>
</tr>
<tr>
<td><strong>Floating-point data-processing on page F4-2533</strong></td>
<td>System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531</td>
</tr>
<tr>
<td><strong>Floating-point and Advanced SIMD 32-bit register moves on page F4-2536</strong></td>
<td>System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531</td>
</tr>
<tr>
<td><strong>Floating-point and Advanced SIMD Load/Store and 64-bit register moves on page F4-2531</strong></td>
<td>System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531</td>
</tr>
<tr>
<td><strong>Advanced SIMD element or structure Load/Store on page F4-2553</strong></td>
<td>Unconditional instructions on page F4-2540</td>
</tr>
</tbody>
</table>
F4.2 Data-processing and miscellaneous instructions

This section describes the encoding of the Data-processing and miscellaneous instructions group. This section is decoded from Top level A32 instruction set encoding on page F4-2500.

![Instruction Set Encoding Diagram]

**F4.2.1 Extra Load/Store**

This section describes the encoding of the Extra Load/Store group. This section is decoded from Data-processing and miscellaneous instructions.

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
<th>op4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>1</td>
<td>!0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0xxx</td>
<td>1</td>
<td>00</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1xxx</td>
<td>1</td>
<td>00</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>10xx</td>
<td>0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>10xx</td>
<td>1</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>!= 10xx</td>
<td>-</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>!= 10xx</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**Extra Load/Store**

This section describes the encoding of the Extra Load/Store group. This section is decoded from Data-processing and miscellaneous instructions.

![Instruction Set Encoding Diagram for Extra Load/Store]

<table>
<thead>
<tr>
<th>op0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>op0</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Load/Store Dual, Half, Signed byte (register) on page F4-2503</td>
</tr>
<tr>
<td>1</td>
<td>Load/Store Dual, Half, Signed byte (immediate, literal) on page F4-2504</td>
</tr>
</tbody>
</table>
Load/Store Dual, Half, Signed byte (register)

This section describes the encoding of the Load/Store Dual, Half, Signed byte (register) instruction class. This section is decoded from *Extra Load/Store on page F4-2502.*

```
<table>
<thead>
<tr>
<th>31</th>
<th>28 27 26 25 24</th>
<th>23 22 21 20 19</th>
<th>16 15</th>
<th>12 11 10 9 8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>!=1111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>0</td>
<td>W</td>
<td>0</td>
<td>o1</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>o1</th>
<th>op2</th>
<th>P</th>
<th>W</th>
</tr>
</thead>
</table>
| 0  | 01  | 0 | 0 | STRH (register) - Post-indexed variant
| 0  | 01  | 0 | 1 | STRHT
| 0  | 01  | 1 | - | STRH (register) - Pre-indexed variant
| 0  | 10  | 0 | 0 | LDRD (register) - Post-indexed variant
| 0  | 10  | 0 | 1 | Unallocated.
| 0  | 10  | 1 | - | LDRD (register) - Pre-indexed variant
| 0  | 11  | 0 | 0 | STRD (register) - Post-indexed variant
| 0  | 11  | 0 | 1 | Unallocated.
| 0  | 11  | 1 | - | STRD (register) - Pre-indexed variant
| 1  | 01  | 0 | 0 | LDRH (register) - Post-indexed variant
| 1  | 01  | 0 | 1 | LDRHT
| 1  | 01  | 1 | - | LDRH (register) - Pre-indexed variant
| 1  | 10  | 0 | 0 | LDRSB (register) - Post-indexed variant
| 1  | 10  | 0 | 1 | LDRSBT
| 1  | 10  | 1 | - | LDRSB (register) - Pre-indexed variant
| 1  | 11  | 0 | 0 | LDRSH (register) - Post-indexed variant
| 1  | 11  | 0 | 1 | LDRSHT
| 1  | 11  | 1 | - | LDRSH (register) - Pre-indexed variant
```
Load/Store Dual, Half, Signed byte (immediate, literal)

This section describes the encoding of the Load/Store Dual, Half, Signed byte (immediate, literal) instruction class. This section is decoded from Extra Load/Store on page F4-2502.

| cond | 31| 28| 27| 26| 25| 24| 23| 22| 21| 20| 19| 16| 15| 12| 11| 8 | 7 | 6 | 5 | 4 | 3 | 0 |  |
| !1111 | 0 | 0 | 0 | P | U | 1 | W | Rn | | | | | | | | | | | | | | | | | | | | | | |

### Decode fields

<table>
<thead>
<tr>
<th>o1</th>
<th>op2</th>
<th>P:W</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>01</td>
<td>00</td>
<td>-</td>
<td>STRH (immediate) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>01</td>
<td>-</td>
<td>STRHT</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>10</td>
<td>-</td>
<td>STRH (immediate) - Offset variant</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>11</td>
<td>-</td>
<td>STRH (immediate) - Pre-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>-</td>
<td>1111</td>
<td>LRD (literal)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>00</td>
<td>!=1111</td>
<td>LRD (immediate) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>01</td>
<td>!=1111</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>10</td>
<td>!=1111</td>
<td>LRD (immediate) - Offset variant</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>11</td>
<td>!=1111</td>
<td>LRD (immediate) - Pre-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>00</td>
<td>-</td>
<td>STRD (immediate) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>10</td>
<td>-</td>
<td>STRD (immediate) - Offset variant</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>11</td>
<td>-</td>
<td>STRD (immediate) - Pre-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>!=01</td>
<td>1111</td>
<td>LDRH (literal)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>00</td>
<td>!=1111</td>
<td>LDRH (immediate) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>01</td>
<td>-</td>
<td>LDRHT</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>10</td>
<td>!=1111</td>
<td>LDRH (immediate) - Offset variant</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>11</td>
<td>!=1111</td>
<td>LDRH (immediate) - Pre-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>!=01</td>
<td>1111</td>
<td>LDRSB (literal)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>00</td>
<td>!=1111</td>
<td>LDRSB (immediate) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>01</td>
<td>-</td>
<td>LDRSBT</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>10</td>
<td>!=1111</td>
<td>LDRSB (immediate) - Offset variant</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>11</td>
<td>!=1111</td>
<td>LDRSB (immediate) - Pre-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>!=01</td>
<td>1111</td>
<td>LDRSH (literal)</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>00</td>
<td>!=1111</td>
<td>LDRSH (immediate) - Post-indexed variant</td>
</tr>
</tbody>
</table>
F4.2 Multiply and Accumulate

This section describes the encoding of the Multiply and Accumulate instruction class. This section is decoded from Data-processing and miscellaneous instructions on page F4-2502.

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op1 op2 P:W Rn</td>
<td>LDRSHT</td>
</tr>
<tr>
<td>1 11 01 -</td>
<td>LDRSH (immediate) - Offset variant</td>
</tr>
<tr>
<td>1 11 10 != 1111</td>
<td>LDRSH (immediate) - Pre-indexed variant</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc S RdHi RdLo Rm 1 0 1 Rn</td>
<td>MUL, MULS</td>
</tr>
<tr>
<td>000 -</td>
<td>MLA, MLAS</td>
</tr>
<tr>
<td>010 0</td>
<td>UMAAL</td>
</tr>
<tr>
<td>010 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011 0</td>
<td>MLS</td>
</tr>
<tr>
<td>011 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100 -</td>
<td>UMULL, UMULLS</td>
</tr>
<tr>
<td>101 -</td>
<td>UMLAL, UMLALS</td>
</tr>
<tr>
<td>110 -</td>
<td>SMULL, SMULLS</td>
</tr>
<tr>
<td>111 -</td>
<td>SMLAL, SMLALS</td>
</tr>
</tbody>
</table>
F4.2.3 Synchronization primitives and Load-Acquire/Store-Release

This section describes the encoding of the Synchronization primitives and Load-Acquire/Store-Release group. This section is decoded from Data-processing and miscellaneous instructions on page F4-2502.

```
<table>
<thead>
<tr>
<th>op0</th>
<th>11</th>
<th>1001</th>
</tr>
</thead>
</table>
```

Load/Store Exclusive and Load-Acquire/Store-Release

This section describes the encoding of the Load/Store Exclusive and Load-Acquire/Store-Release instruction class. This section is decoded from Synchronization primitives and Load-Acquire/Store-Release.

```
<table>
<thead>
<tr>
<th>cond</th>
<th></th>
<th></th>
<th>type</th>
<th>Rn</th>
<th>xRd</th>
<th>ex</th>
<th>ord</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 1 1</td>
<td>L</td>
<td></td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>type L ex ord</td>
<td>STL</td>
</tr>
<tr>
<td>00 0 0 0</td>
<td></td>
</tr>
<tr>
<td>00 0 0 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00 0 1 0</td>
<td>STLEX</td>
</tr>
<tr>
<td>00 0 1 1</td>
<td>STREX</td>
</tr>
<tr>
<td>01 1 0 0</td>
<td>LDA</td>
</tr>
<tr>
<td>01 1 0 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>01 1 1 0</td>
<td>LDAEX</td>
</tr>
<tr>
<td>01 1 1 1</td>
<td>LDREX</td>
</tr>
<tr>
<td>01 0 0 -</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>01 0 1 0</td>
<td>STLEXD</td>
</tr>
<tr>
<td>01 0 1 1</td>
<td>STREXD</td>
</tr>
<tr>
<td>01 1 0 -</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>01 1 1 0</td>
<td>LDAEXD</td>
</tr>
<tr>
<td>01 1 1 1</td>
<td>LDREXD</td>
</tr>
</tbody>
</table>
This section describes the encoding of the Miscellaneous group. This section is decoded from *Data-processing and miscellaneous instructions* on page F4-2502.

<table>
<thead>
<tr>
<th>STLB</th>
<th>Unallocated.</th>
<th>STLEXB</th>
<th>STREXB</th>
<th>LDAB</th>
<th>Unallocated.</th>
<th>LDAEXB</th>
<th>LDREXB</th>
<th>STLH</th>
<th>Unallocated.</th>
<th>STLEXH</th>
<th>STREXH</th>
<th>LDAH</th>
<th>Unallocated.</th>
<th>LDAEXH</th>
<th>LDREXH</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>10</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>10</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>10</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>10</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>11</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>11</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0 op1</td>
<td></td>
</tr>
<tr>
<td>00 001</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00 010</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00 011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00 110</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>01 001</td>
<td>BX</td>
</tr>
<tr>
<td>01 010</td>
<td>BXJ</td>
</tr>
<tr>
<td>01 011</td>
<td>BLX (register)</td>
</tr>
</tbody>
</table>
Exception Generation

This section describes the encoding of the Exception Generation instruction class. This section is decoded from Miscellaneous on page F4-2507.

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19</th>
<th>8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \text{cond} ) ( \text{imm12} )</td>
<td>( \text{opc} )</td>
</tr>
</tbody>
</table>

### Decode fields

- **opc**
  - 00: HLT
  - 01: BKPT
  - 10: HVC
  - 11: SMC

### Exception Generation

- 111: Exception Generation
- 000: Move special register (register) on page F4-2509
- 100: Cyclic Redundancy Check on page F4-2509
- 101: Integer Saturating Arithmetic on page F4-2510
Move special register (register)

This section describes the encoding of the Move special register (register) instruction class. This section is decoded from Miscellaneous on page F4-2507.

Cyclic Redundancy Check

This section describes the encoding of the Cyclic Redundancy Check instruction class. This section is decoded from Miscellaneous on page F4-2507.
Integer Saturating Arithmetic

This section describes the encoding of the Integer Saturating Arithmetic instruction class. This section is decoded from Miscellaneous on page F4-2507.

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 1 | 0 | opc | 0 | Rn | Rd | 0 | 0 | 0 | 1 | 0 | opc | 0 | Rm | 0 | 1 | 0 | 1 | 0 | |

cond

F4.2.5 Halfword Multiply and Accumulate

This section describes the encoding of the Halfword Multiply and Accumulate instruction class. This section is decoded from Data-processing and miscellaneous instructions on page F4-2502.

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 1 | 0 | opc | 0 | Rd | Ra | 1 | M | N | 0 | Rn |

cond

Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>QADD</td>
</tr>
<tr>
<td>01</td>
<td>QSUB</td>
</tr>
<tr>
<td>10</td>
<td>QDADD</td>
</tr>
<tr>
<td>11</td>
<td>QDSUB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>opc</th>
<th>M</th>
<th>N</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>-</td>
<td>-</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>0</td>
<td>SMLAWB, SMLAWT - SMLAWB variant</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>1</td>
<td>SMULWB, SMULWT - SMULWB variant</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>0</td>
<td>SMLAWB, SMLAWT - SMLAWT variant</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>1</td>
<td>SMULWB, SMULWT - SMULWT variant</td>
</tr>
<tr>
<td>10</td>
<td>-</td>
<td>-</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT</td>
</tr>
</tbody>
</table>
F4.2.6 Data-processing register (immediate shift)

This section describes the encoding of the Data-processing register (immediate shift) group. This section is decoded from Data-processing and miscellaneous instructions on page F4-2502.

| 31 | 27 26 25 24|23 22 21 20|19 | 16|15|12|11 | 7 | 6 | 5 | 4 | 3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 000 | op0 | | | | | 5 | 4 | 3 | 0 | op1 |

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
</tr>
</tbody>
</table>

Integer Data Processing (three register, immediate shift)

This section describes the encoding of the Integer Data Processing (three register, immediate shift) instruction class. This section is decoded from Data-processing register (immediate shift).

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>cond</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 0</td>
<td>opc</td>
<td>S</td>
<td>Rn</td>
<td>Rd</td>
<td>imm5</td>
<td>type</td>
<td>0</td>
<td>Rn</td>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>S</th>
<th>Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>001</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>010 0 != 1101</td>
<td>SUB, SUBS (register) - SUB, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>010 0 1101</td>
<td>SUB, SUBS (SP minus register) - SUB, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>010 1 != 1101</td>
<td>SUB, SUBS (register) - SUBS, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>010 1 1101</td>
<td>SUB, SUBS (SP minus register) - SUBS, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>100 0 != 1101</td>
<td>ADD, ADDS (register) - ADD, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>100 0 1101</td>
<td>ADD, ADDS (SP plus register) - ADD, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>100 1 != 1101</td>
<td>ADD, ADDS (register) - ADDS, rotate right with extend variant</td>
<td></td>
</tr>
<tr>
<td>100 1 1101</td>
<td>ADD, ADDS (SP plus register) - ADDS, rotate right with extend variant</td>
<td></td>
</tr>
</tbody>
</table>
Integer Test & Compare (two register, immediate shift)

This section describes the encoding of the Integer Test & Compare (two register, immediate shift) instruction class. This section is decoded from Data-processing register (immediate shift) on page F4-2511.

Logical Arithmetic (three register, immediate shift)

This section describes the encoding of the Logical Arithmetic (three register, immediate shift) instruction class. This section is decoded from Data-processing register (immediate shift) on page F4-2511.
F4.2.7 Data-processing register (register shift)

This section describes the encoding of the Data-processing register (register shift) group. This section is decoded from Data-processing and miscellaneous instructions on page F4-2502.

| 31 | 27 | 24|23 21 20|19 | | | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|-------|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 000 | op0 | | | | | 0 | 1 | 141x586

op1

Decoding fields

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>AND, ANDS (register-shifted register)</td>
</tr>
<tr>
<td>001</td>
<td>EOR, EORS (register-shifted register)</td>
</tr>
<tr>
<td>010</td>
<td>SUB, SUBS (register-shifted register)</td>
</tr>
<tr>
<td>011</td>
<td>RSB, RSBS (register-shifted register)</td>
</tr>
<tr>
<td>100</td>
<td>ADD, ADDS (register-shifted register)</td>
</tr>
<tr>
<td>101</td>
<td>ADC, ADCS (register-shifted register)</td>
</tr>
<tr>
<td>110</td>
<td>SBC, SBCS (register-shifted register)</td>
</tr>
<tr>
<td>111</td>
<td>RSC, RSCS (register-shifted register)</td>
</tr>
</tbody>
</table>
### Integer Test & Compare (two register, register shift)

This section describes the encoding of the Integer Test & Compare (two register, register shift) instruction class. This section is decoded from *Data-processing register (register shift)* on page F4-2513.

```
| 31 28 27 26 25 24 23 22 21 20 | !=1111 0 0 0 1 0 opc 1 Rn [0][0][0][0] Rs 0 type 1 Rm |
|--------------------------------|
| cond                          |
```

#### Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>TST (register-shifted register)</td>
</tr>
<tr>
<td>01</td>
<td>TEQ (register-shifted register)</td>
</tr>
<tr>
<td>10</td>
<td>CMP (register-shifted register)</td>
</tr>
<tr>
<td>11</td>
<td>CMN (register-shifted register)</td>
</tr>
</tbody>
</table>

### Logical Arithmetic (three register, register shift)

This section describes the encoding of the Logical Arithmetic (three register, register shift) instruction class. This section is decoded from *Data-processing register (register shift)* on page F4-2513.

```
| 31 28 27 26 25 24 23 22 21 20 | !=1111 0 0 0 1 1 opc S Rn Rd Rs 0 type 1 Rm |
|--------------------------------|
| cond                          |
```

#### Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>ORR, ORRS (register-shifted register)</td>
</tr>
<tr>
<td>01</td>
<td>MOV, MOVS (register-shifted register)</td>
</tr>
<tr>
<td>10</td>
<td>BIC, BICS (register-shifted register)</td>
</tr>
<tr>
<td>11</td>
<td>MVN, MVNS (register-shifted register)</td>
</tr>
</tbody>
</table>
F4.2.8 Data-processing immediate

This section describes the encoding of the Data-processing immediate group. This section is decoded from Data-processing and miscellaneous instructions on page F4-2502.

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>001</td>
<td>op0</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>op1</td>
</tr>
<tr>
<td>0x</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>00</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>x1</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
</tr>
</tbody>
</table>

Integer Data Processing (two register and immediate)

This section describes the encoding of the Integer Data Processing (two register and immediate) instruction class. This section is decoded from Data-processing immediate.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>opc</td>
<td>S</td>
<td>Rn</td>
<td>Rd</td>
<td>imm12</td>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
<td>S</td>
</tr>
<tr>
<td>000</td>
<td>-</td>
</tr>
<tr>
<td>001</td>
<td>-</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>1</td>
</tr>
<tr>
<td>010</td>
<td>1</td>
</tr>
<tr>
<td>011</td>
<td>-</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>1</td>
</tr>
</tbody>
</table>
Move Halfword (immediate)

This section describes the encoding of the Move Halfword (immediate) instruction class. This section is decoded from Data-processing immediate on page F4-2515.

Move Special Register & Hints (immediate)

This section describes the encoding of the Move Special Register & Hints (immediate) instruction class. This section is decoded from Data-processing immediate on page F4-2515.
This section describes the encoding of the Integer Test & Compare (one register and immediate) instruction class. This section is decoded from Data-processing immediate on page F4-2515.

Integer Test & Compare (one register and immediate)

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 1 1 0</td>
<td>opc</td>
<td>1</td>
<td>Rn</td>
<td>[0][0][0][0]</td>
<td>imm12</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>TST (immediate)</td>
</tr>
<tr>
<td>01</td>
<td>TEQ (immediate)</td>
</tr>
<tr>
<td>10</td>
<td>CMP (immediate)</td>
</tr>
<tr>
<td>11</td>
<td>CMN (immediate)</td>
</tr>
</tbody>
</table>
Logical Arithmetic (two register and immediate)

This section describes the encoding of the Logical Arithmetic (two register and immediate) instruction class. This section is decoded from Data-processing immediate on page F4-2515.

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 | 0 | !=1111 0 0 1 1 opc S Rn Rd imm12 |
| cond |

#### Decode fields

<table>
<thead>
<tr>
<th>opc</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>ORR, ORRS (immediate)</td>
</tr>
<tr>
<td>01</td>
<td>MOV, MOVS (immediate)</td>
</tr>
<tr>
<td>10</td>
<td>BIC, BICS (immediate)</td>
</tr>
<tr>
<td>11</td>
<td>MVN, MVNS (immediate)</td>
</tr>
</tbody>
</table>
This section describes the encoding of the Load/Store Word, Unsigned byte (immediate, literal) instructions group. This section is decoded from *Top level A32 instruction set encoding* on page F4-2500.

<table>
<thead>
<tr>
<th>Cond</th>
<th>31 28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16 15</th>
<th>12 11</th>
<th>Rn</th>
<th>Rt</th>
<th>imm12</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 0</td>
<td>P</td>
<td>U</td>
<td>o2</td>
<td>W</td>
<td>o1</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>o1</th>
<th>o2</th>
<th>P:W</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>00</td>
<td>-</td>
<td>STR (immediate) - Post-indexed variant</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>01</td>
<td>-</td>
<td>STRT</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>10</td>
<td>-</td>
<td>STR (immediate) - Offset variant</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>11</td>
<td>-</td>
<td>STR (immediate) - Pre-indexed variant</td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>00</td>
<td>-</td>
<td>STRB (immediate) - Post-indexed variant</td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>01</td>
<td>-</td>
<td>STRBT</td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>10</td>
<td>-</td>
<td>STRB (immediate) - Offset variant</td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>11</td>
<td>-</td>
<td>STRB (immediate) - Pre-indexed variant</td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>!= 01</td>
<td>1111</td>
<td>LDR (literal)</td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>00</td>
<td>!= 1111</td>
<td>LDR (immediate) - Post-indexed variant</td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>01</td>
<td>-</td>
<td>LDRT</td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>10</td>
<td>!= 1111</td>
<td>LDR (immediate) - Offset variant</td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>!= 01</td>
<td>1111</td>
<td>LDRB (literal)</td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>00</td>
<td>!= 1111</td>
<td>LDRB (immediate) - Post-indexed variant</td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>01</td>
<td>-</td>
<td>LDRBT</td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>10</td>
<td>!= 1111</td>
<td>LDRB (immediate) - Offset variant</td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>11</td>
<td>!= 1111</td>
<td>LDRB (immediate) - Pre-indexed variant</td>
<td></td>
</tr>
</tbody>
</table>
## F4.4 Load/Store Word, Unsigned byte (register)

This section describes the encoding of the Load/Store Word, Unsigned byte (register) instructions group. This section is decoded from Top level A32 instruction set encoding on page F4-2500.

<table>
<thead>
<tr>
<th>o1</th>
<th>o2</th>
<th>P</th>
<th>W</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>STR (register) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>STRT</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>STR (register) - Pre-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>STRB (register) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>STRBT</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>STRB (register) - Pre-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>LDR (register) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>LDRT</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>LDR (register) - Pre-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>LDRB (register) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>LDRBT</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>LDRB (register) - Pre-indexed variant</td>
</tr>
</tbody>
</table>

| 31 | 28| 27 26 25 24| 23 22 21 20| 19 | 16| 15 | 12| 11 | 0  | 7 | 6 | 5 | 4 | 3 | 0 |
|----|---|---------------|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 1 | 1 | P | U | o2 | W | o1 | Rn | Rt | imm5 | type | 0 | Rm |

**Restrictions:**
- A1 restrictions apply
- A2 restrictions apply
- A3 restrictions apply
- A4 restrictions apply
- A5 restrictions apply

**Special cases:**
- A6 special cases apply
- A7 special cases apply
- A8 special cases apply
- A9 special cases apply
- A10 special cases apply
F4.5 Media instructions

This section describes the encoding of the Media instructions group. This section is decoded from Top level A32 instruction set encoding on page F4-2500.

| [31 | [27 | 24] | 20[19 | | | 8 | 7 | 5 | 4 | 3 | 0 | 
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 011 | op0 | | | | | | | | | | 
| | | | | | | | | | | | | | 

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
<td>op1</td>
</tr>
<tr>
<td>00xxx</td>
<td>-</td>
</tr>
<tr>
<td>01000</td>
<td>101</td>
</tr>
<tr>
<td>01000</td>
<td>001</td>
</tr>
<tr>
<td>01000</td>
<td>xx0</td>
</tr>
<tr>
<td>01001</td>
<td>x01</td>
</tr>
<tr>
<td>01001</td>
<td>xx0</td>
</tr>
<tr>
<td>0110x</td>
<td>x01</td>
</tr>
<tr>
<td>0110x</td>
<td>xx0</td>
</tr>
<tr>
<td>01x10</td>
<td>001</td>
</tr>
<tr>
<td>01x10</td>
<td>101</td>
</tr>
<tr>
<td>01x11</td>
<td>x01</td>
</tr>
<tr>
<td>01x1x</td>
<td>xx0</td>
</tr>
<tr>
<td>01xxx</td>
<td>111</td>
</tr>
<tr>
<td>01xxx</td>
<td>011</td>
</tr>
<tr>
<td>10xxx</td>
<td>-</td>
</tr>
<tr>
<td>11000</td>
<td>000</td>
</tr>
<tr>
<td>11000</td>
<td>100</td>
</tr>
<tr>
<td>11001</td>
<td>x00</td>
</tr>
<tr>
<td>1101x</td>
<td>x00</td>
</tr>
<tr>
<td>110xx</td>
<td>111</td>
</tr>
<tr>
<td>1110x</td>
<td>111</td>
</tr>
<tr>
<td>1110x</td>
<td>x00</td>
</tr>
<tr>
<td>11110</td>
<td>111</td>
</tr>
<tr>
<td>11111</td>
<td>111</td>
</tr>
<tr>
<td>1111x</td>
<td>x00</td>
</tr>
<tr>
<td>11x0x</td>
<td>x10</td>
</tr>
</tbody>
</table>
## F4.5 Media instructions

This section describes the encoding of the Parallel Arithmetic instruction class. This section is decoded from Media instructions on page F4-2521.

### F4.5.1 Parallel Arithmetic

This section describes the encoding of the Parallel Arithmetic instruction class. This section is decoded from Media instructions on page F4-2521.

<table>
<thead>
<tr>
<th>Bitfield Extract on page F4-2528</th>
</tr>
</thead>
<tbody>
<tr>
<td>11x1x x10 Unallocated.</td>
</tr>
<tr>
<td>11xxx 011 Unallocated.</td>
</tr>
<tr>
<td>11xxx x01 Unallocated.</td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>11x1x</td>
<td>x10</td>
<td>Bitfield Extract on page F4-2528</td>
</tr>
<tr>
<td>11xxx</td>
<td>011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11xxx</td>
<td>x01</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

### Instruction Page

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op1 op2 B</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>000</td>
<td>- -</td>
</tr>
<tr>
<td>000 00</td>
<td>SADD16</td>
</tr>
<tr>
<td>000 00 1</td>
<td>SADD8</td>
</tr>
<tr>
<td>000 01 0</td>
<td>SASX</td>
</tr>
<tr>
<td>000 01 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001 10 0</td>
<td>SSAX</td>
</tr>
<tr>
<td>001 10 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001 11 0</td>
<td>SSUB16</td>
</tr>
<tr>
<td>001 11 1</td>
<td>SSUB8</td>
</tr>
<tr>
<td>010 00 0</td>
<td>QADD16</td>
</tr>
<tr>
<td>010 00 1</td>
<td>QADD8</td>
</tr>
<tr>
<td>010 01 0</td>
<td>QASX</td>
</tr>
<tr>
<td>010 01 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010 10 0</td>
<td>QSAX</td>
</tr>
<tr>
<td>010 10 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010 11 0</td>
<td>QSUB16</td>
</tr>
<tr>
<td>010 11 1</td>
<td>QSUB8</td>
</tr>
<tr>
<td>011 00 0</td>
<td>SHADD16</td>
</tr>
<tr>
<td>011 00 1</td>
<td>SHADD8</td>
</tr>
<tr>
<td>011 01 0</td>
<td>SHASX</td>
</tr>
<tr>
<td>op1</td>
<td>op2</td>
</tr>
<tr>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>011</td>
<td>01</td>
</tr>
<tr>
<td>011</td>
<td>10</td>
</tr>
<tr>
<td>011</td>
<td>10</td>
</tr>
<tr>
<td>011</td>
<td>11</td>
</tr>
<tr>
<td>011</td>
<td>11</td>
</tr>
<tr>
<td>100</td>
<td>-</td>
</tr>
<tr>
<td>101</td>
<td>00</td>
</tr>
<tr>
<td>101</td>
<td>00</td>
</tr>
<tr>
<td>101</td>
<td>01</td>
</tr>
<tr>
<td>101</td>
<td>01</td>
</tr>
<tr>
<td>101</td>
<td>10</td>
</tr>
<tr>
<td>101</td>
<td>10</td>
</tr>
<tr>
<td>101</td>
<td>11</td>
</tr>
<tr>
<td>101</td>
<td>11</td>
</tr>
<tr>
<td>110</td>
<td>00</td>
</tr>
<tr>
<td>110</td>
<td>00</td>
</tr>
<tr>
<td>110</td>
<td>01</td>
</tr>
<tr>
<td>110</td>
<td>01</td>
</tr>
<tr>
<td>110</td>
<td>10</td>
</tr>
<tr>
<td>110</td>
<td>10</td>
</tr>
<tr>
<td>110</td>
<td>11</td>
</tr>
<tr>
<td>110</td>
<td>11</td>
</tr>
<tr>
<td>111</td>
<td>00</td>
</tr>
<tr>
<td>111</td>
<td>00</td>
</tr>
<tr>
<td>111</td>
<td>01</td>
</tr>
<tr>
<td>111</td>
<td>01</td>
</tr>
<tr>
<td>111</td>
<td>10</td>
</tr>
<tr>
<td>111</td>
<td>10</td>
</tr>
<tr>
<td>111</td>
<td>11</td>
</tr>
<tr>
<td>111</td>
<td>11</td>
</tr>
</tbody>
</table>
F4.5.2 Saturate 16-bit

This section describes the encoding of the Saturate 16-bit instruction class. This section is decoded from **Media instructions** on page F4-2521.

```
<table>
<thead>
<tr>
<th>31 28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15</th>
<th>12 11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0 1</td>
<td>U 1 0</td>
<td>sat_imm</td>
<td>Rd</td>
<td>1 1</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0 1</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>SSAT16</td>
</tr>
<tr>
<td></td>
<td>USAT16</td>
</tr>
</tbody>
</table>

F4.5.3 Reverse Bit/Byte

This section describes the encoding of the Reverse Bit/Byte instruction class. This section is decoded from **Media instructions** on page F4-2521.

```
<table>
<thead>
<tr>
<th>31 28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16 15</th>
<th>12 11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0 1</td>
<td>o1 1 1</td>
<td>Rd</td>
<td>o2</td>
<td>0 1</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>o1 o2</td>
<td>REV</td>
</tr>
<tr>
<td></td>
<td>REV16</td>
</tr>
<tr>
<td></td>
<td>RBIT</td>
</tr>
<tr>
<td></td>
<td>REVSH</td>
</tr>
</tbody>
</table>

F4.5.4 Saturate 32-bit

This section describes the encoding of the Saturate 32-bit instruction class. This section is decoded from **Media instructions** on page F4-2521.

```
<table>
<thead>
<tr>
<th>31 28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>16 15</th>
<th>12 11</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0 1</td>
<td>U 1</td>
<td>sat_imm</td>
<td>Rd</td>
<td>imm5</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>SSAT</td>
</tr>
<tr>
<td></td>
<td>USAT</td>
</tr>
</tbody>
</table>
F4.5.5  Extend and Add

This section describes the encoding of the Extend and Add instruction class. This section is decoded from Media instructions on page F4-2521.

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0</th>
<th>cond</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111 0 1 1 0 1 U op Rn rotate</td>
<td>Rd Ra Rm op2 1 Rn</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SXTAB16</td>
</tr>
<tr>
<td>SXTB16</td>
</tr>
<tr>
<td>UXTAB16</td>
</tr>
<tr>
<td>UXTB16</td>
</tr>
<tr>
<td>UXTAB</td>
</tr>
<tr>
<td>UXTB</td>
</tr>
<tr>
<td>SXTH</td>
</tr>
<tr>
<td>SXTAH</td>
</tr>
<tr>
<td>UXTH</td>
</tr>
<tr>
<td>UXTAH</td>
</tr>
</tbody>
</table>

F4.5.6  Signed multiply, Divide

This section describes the encoding of the Signed multiply, Divide instruction class. This section is decoded from Media instructions on page F4-2521.

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 20 19 16 15 12 11 8 7 5 4 3 0</th>
<th>cond</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111 0 1 1 0 op1 Rd Ra Rm op2 1 Rn</td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLAD, SMLADX - SMLAD variant</td>
</tr>
<tr>
<td>SMUAD, SMUADX - SMUAD variant</td>
</tr>
<tr>
<td>SMLAD, SMLADX - SMLADX variant</td>
</tr>
<tr>
<td>SMUAD, SMUADX - SMUADX variant</td>
</tr>
<tr>
<td>SMLSD, SMLSDX - SMLSD variant</td>
</tr>
</tbody>
</table>
### Decode fields

<table>
<thead>
<tr>
<th>op1</th>
<th>op2</th>
<th>Ra</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>010</td>
<td>1111</td>
<td>SMUSD, SMUSDX - SMUSD variant</td>
</tr>
<tr>
<td>000</td>
<td>011</td>
<td>!= 1111</td>
<td>SMLSD, SMLSDX - SMLSDX variant</td>
</tr>
<tr>
<td>000</td>
<td>011</td>
<td>1111</td>
<td>SMUSD, SMUSDX - SMUSDX variant</td>
</tr>
<tr>
<td>000</td>
<td>1xx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001</td>
<td>!= 000</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>001</td>
<td>000</td>
<td>-</td>
<td>SDIV</td>
</tr>
<tr>
<td>010</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011</td>
<td>!= 000</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>011</td>
<td>000</td>
<td>-</td>
<td>UDIV</td>
</tr>
<tr>
<td>100</td>
<td>000</td>
<td>-</td>
<td>SMLALD, SMLALDX - SMLALD variant</td>
</tr>
<tr>
<td>100</td>
<td>001</td>
<td>-</td>
<td>SMLALD, SMLALDX - SMLALDX variant</td>
</tr>
<tr>
<td>100</td>
<td>010</td>
<td>-</td>
<td>SMLSD, SMLSDX - SMLSD variant</td>
</tr>
<tr>
<td>100</td>
<td>011</td>
<td>-</td>
<td>SMLSD, SMLSDX - SMLSDX variant</td>
</tr>
<tr>
<td>100</td>
<td>1xx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>!= 1111</td>
<td>SMMLA, SMMLAR - SMMLA variant</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>1111</td>
<td>SMMUL, SMMULR - SMMUL variant</td>
</tr>
<tr>
<td>101</td>
<td>001</td>
<td>!= 1111</td>
<td>SMMLA, SMMLAR - SMMLAR variant</td>
</tr>
<tr>
<td>101</td>
<td>002</td>
<td>1111</td>
<td>SMMUL, SMMULR - SMMULR variant</td>
</tr>
<tr>
<td>101</td>
<td>01x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101</td>
<td>10x</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101</td>
<td>110</td>
<td>-</td>
<td>SMMLS, SMMLSR - SMMLS variant</td>
</tr>
<tr>
<td>101</td>
<td>111</td>
<td>-</td>
<td>SMMLS, SMMLSR - SMMLSR variant</td>
</tr>
<tr>
<td>11x</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
### F4.5.7 Unsigned Sum of Absolute Differences

This section describes the encoding of the Unsigned Sum of Absolute Differences instruction class. This section is decoded from Media instructions on page F4-2521.

\[
\begin{array}{cccccccccc}
|31|28|27|26|25|24|23|22|21|20|19|16|15|12|11|8|7|6|5|4|3|0|
\end{array}
\]

- \(\text{cond} = 1111\)
- \(Rd\) \(\neq 1111\)
- \(Rm\) \(0\) \(0\) \(0\) \(1\)
- \(Rn\)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ra</td>
<td>USADA8</td>
</tr>
<tr>
<td>1111</td>
<td>USAD8</td>
</tr>
</tbody>
</table>

### F4.5.8 Bitfield Insert

This section describes the encoding of the Bitfield Insert instruction class. This section is decoded from Media instructions on page F4-2521.

\[
\begin{array}{cccccccccc}
|31|28|27|26|25|24|23|22|21|20|16|15|12|11|7|6|5|4|3|0|
\end{array}
\]

- \(\text{cond} = 1111\)
- \(Rd\)
- \(Rn\)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>BFI</td>
</tr>
<tr>
<td>1111</td>
<td>BFC</td>
</tr>
</tbody>
</table>

### F4.5.9 Permanently UNDEFINED

This section describes the encoding of the Permanently UNDEFINED instruction class. This section is decoded from Media instructions on page F4-2521.

\[
\begin{array}{cccccccccc}
|31|28|27|26|25|24|23|22|21|20|19|16|15|8|7|6|5|4|3|0|
\end{array}
\]

- \(\text{cond} = 1111\)
- \(imm12\)
- \(imm4\)

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0xxx</td>
<td></td>
</tr>
<tr>
<td>10xx</td>
<td></td>
</tr>
<tr>
<td>110x</td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td>UDF</td>
</tr>
</tbody>
</table>
### F4.5.10 Bitfield Extract

This section describes the encoding of the Bitfield Extract instruction class. This section is decoded from Media instructions on page F4-2521.

| 31 | 28|27 26 25 24|23 22 21 20 | 16|15 | 12|11 | 7 | 6 | 5 | 4 | 3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 1 | 1 | 1 | U | 1 | widthm1 | Rd | isb | 1 | 0 | 1 | Rn |

#### Decode fields

<table>
<thead>
<tr>
<th>U</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SBFX</td>
</tr>
<tr>
<td>1</td>
<td>UBFX</td>
</tr>
</tbody>
</table>
F4.6 Branch, branch with link, and block data transfer

This section describes the encoding of the Branch, branch with link, and block data transfer group. This section is decoded from Top level A32 instruction set encoding on page F4-2500.

![Instruction Format]

F4.6.1 Exception Save/Restore

This section describes the encoding of the Exception Save/Restore instruction class. This section is decoded from Branch, branch with link, and block data transfer.

![Instruction Format with Exception Save/Restore]

### Decode fields

<table>
<thead>
<tr>
<th>cond</th>
<th>op0</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0</td>
<td>Exception Save/Restore</td>
</tr>
<tr>
<td>!= 1111</td>
<td>0</td>
<td>Load/Store Multiple on page F4-2530</td>
</tr>
<tr>
<td>- 1</td>
<td></td>
<td>Branch (immediate) on page F4-2530</td>
</tr>
</tbody>
</table>

### Instruction Page

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>P U S L</td>
<td></td>
</tr>
<tr>
<td>- - 0 0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>RFE, RFEDA, RFEDB, RFEIA, RFEIB - Decrement After variant</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>SRS, SRSDA, SRSDB, SRSIA, SRSIB - Decrement After variant</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>RFE, RFEDA, RFEDB, RFEIA, RFEIB - Increment After variant</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>SRS, SRSDA, SRSDB, SRSIA, SRSIB - Increment After variant</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>RFE, RFEDA, RFEDB, RFEIA, RFEIB - Decrement Before variant</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>SRS, SRSDA, SRSDB, SRSIA, SRSIB - Decrement Before variant</td>
</tr>
<tr>
<td>- - 1 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>RFE, RFEDA, RFEDB, RFEIA, RFEIB - Increment Before variant</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>SRS, SRSDA, SRSDB, SRSIA, SRSIB - Increment Before variant</td>
</tr>
</tbody>
</table>
F4.6.2 Load/Store Multiple

This section describes the encoding of the Load/Store Multiple instruction class. This section is decoded from Branch, branch with link, and block data transfer on page F4-2529.

| 31 | 28|27 26 25 24|23 22 21 20|19 16|15 | | | 0 | 
|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 1 0 0 | P | U | op | W | L | Rn | register_list |

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>P</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
</tr>
</tbody>
</table>

F4.6.3 Branch (immediate)

This section describes the encoding of the Branch (immediate) instruction class. This section is decoded from Branch, branch with link, and block data transfer on page F4-2529.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>1 0</td>
<td>1</td>
<td>H</td>
<td>imm24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>H</td>
</tr>
<tr>
<td>!= 1111</td>
<td>0</td>
</tr>
<tr>
<td>!= 1111</td>
<td>1</td>
</tr>
<tr>
<td>1111</td>
<td>-</td>
</tr>
</tbody>
</table>
F4.7 System register access, Advanced SIMD, floating-point, and Supervisor Call

This section describes the encoding of the System register access, Advanced SIMD, floating-point, and Supervisor Call group. This section is decoded from Top level A32 instruction set encoding on page F4-2500.

<table>
<thead>
<tr>
<th>31 27 24 23</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x</td>
<td>101</td>
<td>-</td>
<td>Floating-point and Advanced SIMD Load/Store and 64-bit register moves</td>
</tr>
<tr>
<td>10</td>
<td>101</td>
<td>0</td>
<td>Floating-point data-processing on page F4-2533</td>
</tr>
<tr>
<td>10</td>
<td>101</td>
<td>1</td>
<td>Floating-point and Advanced SIMD 32-bit register moves on page F4-2536</td>
</tr>
<tr>
<td>!=11</td>
<td>!=1x1</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>!=11</td>
<td>111</td>
<td>-</td>
<td>System register access on page F4-2538</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
<td>SVC</td>
</tr>
</tbody>
</table>

F4.7.1 Floating-point and Advanced SIMD Load/Store and 64-bit register moves

This section describes the encoding of the Floating-point and Advanced SIMD Load/Store and 64-bit register moves group. This section is decoded from System register access, Advanced SIMD, floating-point, and Supervisor Call.

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=111</td>
<td>110</td>
<td>op0</td>
<td>101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00x0</td>
<td>Advanced SIMD and floating-point 64-bit move on page F4-2532</td>
</tr>
<tr>
<td>!= 00x0</td>
<td>Advanced SIMD and floating-point Load/Store on page F4-2532</td>
</tr>
</tbody>
</table>
## Advanced SIMD and floating-point 64-bit move

This section describes the encoding of the Advanced SIMD and floating-point 64-bit move instruction class. This section is decoded from *Floating-point and Advanced SIMD Load/Store and 64-bit register moves* on page F4-2531.

### Decode fields

<table>
<thead>
<tr>
<th>op</th>
<th>opc2</th>
<th>o3</th>
<th>D</th>
<th>sz</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>0 00 1 1 0</td>
<td>VMOV (between two general-purpose registers and two single-precision registers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 00 1 1 1</td>
<td>VMOV (between two general-purpose registers and a doubleword floating-point register)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 0 1 -</td>
<td>Unallocated.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 01 - 1</td>
<td>Unallocated.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- 1x - 1</td>
<td>Unallocated.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 00 1 1 0</td>
<td>VMOV (between two general-purpose registers and two single-precision registers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 00 1 1 1</td>
<td>VMOV (between two general-purpose registers and a doubleword floating-point register)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Advanced SIMD and floating-point Load/Store

This section describes the encoding of the Advanced SIMD and floating-point Load/Store instruction class. This section is decoded from *Floating-point and Advanced SIMD Load/Store and 64-bit register moves* on page F4-2531.

### Decode fields

<table>
<thead>
<tr>
<th>P</th>
<th>U</th>
<th>L</th>
<th>sz</th>
<th>imm8</th>
<th>W</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 - -</td>
<td>VSTM, VSTMDB, VSTMIA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 xxxxxxx0 - -</td>
<td>VSTM, VSTMDB, VSTMIA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 xxxxxxx1 - -</td>
<td>FSTMDBX, FSTMIAX - Increment After variant</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 0 - - -</td>
<td>VLD, VLDMD, VLDMIA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 1 xxxxxxx0 - -</td>
<td>VLD, VLDMD, VLDMIA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 1 xxxxxxx1 - -</td>
<td>FLDMDBX, FLDMIAX - Increment After variant</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 - 0 - - 0 -</td>
<td>VSTR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0 0 0 - 1 -</td>
<td>VSTM, VSTMDB, VSTMIA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
F4.7 System register access, Advanced SIMD, floating-point, and Supervisor Call

F4.7.2 Floating-point data-processing

This section describes the encoding of the Floating-point data-processing group. This section is decoded from System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531.

<table>
<thead>
<tr>
<th>cond</th>
<th>op0</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
</table>
|1111| 0xx  | -  | 0 | VSELEQ, VSELGE, VSELGT, VSELVS
|1111| 1x00 | -  | - | Floating-point minNum/maxNum on page F4-2534
|1111| 1x11 | 1  | 1 | Floating-point directed convert to integer on page F4-2534
|!= 1111| 1x11 | -  | 1 | Floating-point data-processing (two registers) on page F4-2535
|!= 1111| 1x11 | -  | 0 | VMOV (immediate)
|!= 1111| != 1x11 | -  | - | Floating-point data-processing (three registers) on page F4-2536
Floating-point minNum/maxNum

This section describes the encoding of the Floating-point minNum/maxNum instruction class. This section is decoded from Floating-point data-processing on page F4-2533.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1</td>
<td>1 1 0 1</td>
<td>D 0 0</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 1</td>
<td>sz</td>
<td>N</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>VMAXNM</td>
</tr>
<tr>
<td>1</td>
<td>VMINNM</td>
</tr>
</tbody>
</table>

Floating-point directed convert to integer

This section describes the encoding of the Floating-point directed convert to integer instruction class. This section is decoded from Floating-point data-processing on page F4-2533.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12 11 10</th>
<th>9 8 7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1</td>
<td>1 1 0 1</td>
<td>D 1 1 0 1</td>
<td>rm</td>
<td>Vd</td>
<td>1 0 1</td>
<td>sz</td>
<td>op</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>o1</td>
<td>rm</td>
</tr>
<tr>
<td>0 0</td>
<td>VRINTA (floating-point)</td>
</tr>
<tr>
<td>0 1</td>
<td>VRINTN (floating-point)</td>
</tr>
<tr>
<td>0 10</td>
<td>VRINTP (floating-point)</td>
</tr>
<tr>
<td>0 11</td>
<td>VRINTM (floating-point)</td>
</tr>
<tr>
<td>1 00</td>
<td>VCVTA (floating-point)</td>
</tr>
<tr>
<td>1 01</td>
<td>VCVTN (floating-point)</td>
</tr>
<tr>
<td>1 10</td>
<td>VCVTP (floating-point)</td>
</tr>
<tr>
<td>1 11</td>
<td>VCVTM (floating-point)</td>
</tr>
</tbody>
</table>
**Floating-point data-processing (two registers)**

This section describes the encoding of the Floating-point data-processing (two registers) instruction class. This section is decoded from *Floating-point data-processing on page F4-2533*.

| 31 | 28| 27 | 26 | 25 | 24| 23 | 22 | 21 | 20 | 19 | 18 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| ![](image)     | 1 | 1 | 0 | 1 | D | 1 | 1 | o1 | opc2 | Vd | 1 | 0 | 1 | sz | o3 | 1 | M | 0 | Vm |
|                 | cond |

### Decode fields

<table>
<thead>
<tr>
<th>o1</th>
<th>opc2</th>
<th>o3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>000</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>000</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>001</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>001</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>010</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>011</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>011</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>100</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>101</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>101</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>110</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>110</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>111</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>111</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>000</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>001</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>01x</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>10x</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>101</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>11x</td>
<td></td>
</tr>
</tbody>
</table>
Floating-point data-processing (three registers)

This section describes the encoding of the Floating-point data-processing (three registers) instruction class. This section is decoded from Floating-point data-processing on page F4-2533.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>![1111]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>o0</td>
<td>D</td>
<td>o1</td>
<td>Vn</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>sz</td>
<td>N</td>
<td>o2</td>
<td>M</td>
<td>0</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>o0</th>
<th>o1</th>
<th>o2</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>0</td>
<td>VMLA (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>1</td>
<td>VMLS (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>0</td>
<td>VNMLSL</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>1</td>
<td>VNMLA</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>0</td>
<td>VMUL (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>1</td>
<td>VNMUL</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>0</td>
<td>VADD (floating-point)</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>1</td>
<td>VSUB (floating-point)</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>0</td>
<td>VDIV</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>0</td>
<td>VFNMS</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>1</td>
<td>VFNM</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>0</td>
<td>VFMA</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>VFMS</td>
</tr>
</tbody>
</table>

**F4.7.3 Floating-point and Advanced SIMD 32-bit register moves**

This section describes the encoding of the Floating-point and Advanced SIMD 32-bit register moves group. This section is decoded from System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531.

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>20</th>
<th>19</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>![1111]</td>
<td>1110</td>
<td>op0</td>
<td></td>
<td></td>
<td>101</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
<td>VMOV (between general-purpose register and single-precision)</td>
</tr>
<tr>
<td>111</td>
<td>0</td>
<td>Floating-point move special register on page F4-2537</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>Advanced SIMD 8/16/32-bit element move/duplicate on page F4-2537</td>
</tr>
</tbody>
</table>
Floating-point move special register

This section describes the encoding of the Floating-point move special register instruction class. This section is decoded from Floating-point and Advanced SIMD 32-bit register moves on page F4-2536.

![Floating-point move special register encoding](image)

Advanced SIMD 8/16/32-bit element move/duplicate

This section describes the encoding of the Advanced SIMD 8/16/32-bit element move/duplicate instruction class. This section is decoded from Floating-point and Advanced SIMD 32-bit register moves on page F4-2536.

![Advanced SIMD 8/16/32-bit element move/duplicate encoding](image)

F4.7.4 Supervisor call

This section describes the encoding of the Supervisor call group. This section is decoded from System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531.

![Supervisor call encoding](image)
F4.7.5 System register access

This section describes the encoding of the System register access instruction group. This section is decoded from System register access, Advanced SIMD, floating-point, and Supervisor Call on page F4-2531.

![System register 64-bit move](image)

This section describes the encoding of the System register 64-bit move instruction class. This section is decoded from System register access.

![System register 32-bit move](image)

This section describes the encoding of the System register 32-bit move instruction class. This section is decoded from System register access.
System register Load/Store

This section describes the encoding of the System register Load/Store instruction class. This section is decoded from System register access on page F4-2538.

| 31  | 28|27 26 25 24|23 22 21 20|19  | 16|15  | 12|11  | 10  | 9  | 8  | 7  | | 0 |
|-----|-----|------------------|--------------|-----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| cond| 1   | 1               | 0           | P   | U  | 0   | W  | L   | Rn  | CRd | 111x| imm8 |

Decode fields

<table>
<thead>
<tr>
<th>cond</th>
<th>P:U:W</th>
<th>CRd</th>
<th>L</th>
<th>Rn</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxx</td>
<td>000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>!=1111</td>
<td>!=000</td>
<td>!=0101</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
<tr>
<td>!=1111</td>
<td>!=000</td>
<td>0101</td>
<td>0</td>
<td>-</td>
<td>STC</td>
</tr>
<tr>
<td>!=1111</td>
<td>!=000</td>
<td>0101</td>
<td>1</td>
<td>1111</td>
<td>LDC (immediate)</td>
</tr>
<tr>
<td>1111</td>
<td>!=000</td>
<td>0101</td>
<td>1</td>
<td>1111</td>
<td>LDC (literal)</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>

System register 32-bit move

This section describes the encoding of the System register 32-bit move instruction class. This section is decoded from System register access on page F4-2538.

| 31  | 28|27 26 25 24|23 22 21 20|19  | 16|15  | 12|11  | 10  | 9  | 8  | 7  | 5  | 4  | 3  | 0  |
|-----|-----|------------------|--------------|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| cond| 1   | 1               | 0           | opc1| L  | CRn | Rt  | 111x| opc2| 1  | CRm |

Decode fields

<table>
<thead>
<tr>
<th>cond</th>
<th>L</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
<td>MCR</td>
</tr>
<tr>
<td>!=1111</td>
<td>1</td>
<td>MRC</td>
</tr>
<tr>
<td>1111</td>
<td>x</td>
<td>Unallocated</td>
</tr>
</tbody>
</table>
F4 The A32 Instruction Set Encoding
F4.8 Unconditional instructions

This section describes the encoding of the Unconditional instructions group. This section is decoded from Top level A32 instruction set encoding on page F4-2500.

F4.8.1 Miscellaneous

This section describes the encoding of the Miscellaneous group. This section is decoded from Unconditional instructions.

<table>
<thead>
<tr>
<th>31</th>
<th>26 25 24</th>
<th>21 20</th>
<th>19</th>
<th>8 7</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>-</td>
<td>Miscellaneous</td>
</tr>
<tr>
<td>01</td>
<td>-</td>
<td>Advanced SIMD data-processing on page F4-2541</td>
</tr>
<tr>
<td>1x</td>
<td>1</td>
<td>Memory hints and barriers on page F4-2551</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>Advanced SIMD element or structure Load/Store on page F4-2553</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>20</th>
<th>19</th>
<th>8 7</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111000</td>
<td>op0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xxxx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10000</td>
<td>xx0x</td>
<td>Change Process State on page F4-2541</td>
</tr>
<tr>
<td>10001</td>
<td>xx0x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1001x</td>
<td>xx0x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100xx</td>
<td>0011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100xx</td>
<td>0111</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>100xx</td>
<td>0x10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100xx</td>
<td>1x1x</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>101xx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11xxx</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Change Process State

This section describes the encoding of the Change Process State instruction class. This section is decoded from Miscellaneous on page F4-2540.

F4.8.2 Advanced SIMD data-processing

This section describes the encoding of the Advanced SIMD data-processing group. This section is decoded from Unconditional instructions on page F4-2540.

---

**Decode fields**

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>op3</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>1xxxxxxxxxxx</td>
<td>-</td>
<td>0</td>
<td>VEXT (byte elements)</td>
</tr>
<tr>
<td>11</td>
<td>1xxxxxxx0000</td>
<td>-</td>
<td>0</td>
<td>Advanced SIMD two registers misc on page F4-2542</td>
</tr>
<tr>
<td>11</td>
<td>1xxxxxxx1000</td>
<td>-</td>
<td>0</td>
<td>VTBL, VTBX</td>
</tr>
<tr>
<td>11</td>
<td>1xxxxxxx1100</td>
<td>-</td>
<td>0</td>
<td>Advanced SIMD duplicate (scalar) on page F4-2544</td>
</tr>
<tr>
<td>x0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Advanced SIMD three registers of the same length on page F4-2544</td>
</tr>
<tr>
<td>x1</td>
<td>000xxxxxxx000</td>
<td>-</td>
<td>1</td>
<td>Advanced SIMD one register and modified immediate on page F4-2547</td>
</tr>
<tr>
<td>x1</td>
<td>!= 11xxxxxxx000</td>
<td>0</td>
<td>0</td>
<td>Advanced SIMD three registers of different lengths on page F4-2548</td>
</tr>
<tr>
<td>x1</td>
<td>!= 11xxxxxxx000</td>
<td>1</td>
<td>0</td>
<td>Advanced SIMD two registers and a scalar on page F4-2549</td>
</tr>
<tr>
<td>x1</td>
<td>!= 000xxxxxxx000</td>
<td>-</td>
<td>1</td>
<td>Advanced SIMD two registers and shift amount on page F4-2550</td>
</tr>
</tbody>
</table>
### Advanced SIMD two registers misc

This section describes the encoding of the Advanced SIMD two registers misc instruction class. This section is decoded from *Advanced SIMD data-processing* on page F4-2541.

#### Decode fields

<table>
<thead>
<tr>
<th>opc1</th>
<th>opc2</th>
<th>Q</th>
<th>size</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>VREV64</td>
</tr>
<tr>
<td>00</td>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>VREV32</td>
</tr>
<tr>
<td>00</td>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>VREV16</td>
</tr>
<tr>
<td>00</td>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>00</td>
<td>0100</td>
<td>-</td>
<td>-</td>
<td>VPADDL</td>
</tr>
<tr>
<td>00</td>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>AESE</td>
</tr>
<tr>
<td>00</td>
<td>0110</td>
<td>1</td>
<td>-</td>
<td>AESD</td>
</tr>
<tr>
<td>00</td>
<td>0111</td>
<td>0</td>
<td>-</td>
<td>AESMC</td>
</tr>
<tr>
<td>00</td>
<td>0111</td>
<td>1</td>
<td>-</td>
<td>AESIMC</td>
</tr>
<tr>
<td>00</td>
<td>1000</td>
<td>-</td>
<td>-</td>
<td>VCLS</td>
</tr>
<tr>
<td>00</td>
<td>1001</td>
<td>-</td>
<td>-</td>
<td>VCLZ</td>
</tr>
<tr>
<td>00</td>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>VCNT</td>
</tr>
<tr>
<td>00</td>
<td>1011</td>
<td>-</td>
<td>-</td>
<td>VMVN (register)</td>
</tr>
<tr>
<td>00</td>
<td>1100</td>
<td>-</td>
<td>-</td>
<td>VPADAL</td>
</tr>
<tr>
<td>00</td>
<td>1110</td>
<td>-</td>
<td>-</td>
<td>VQABS</td>
</tr>
<tr>
<td>00</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>VQNEG</td>
</tr>
<tr>
<td>01</td>
<td>x000</td>
<td>-</td>
<td>-</td>
<td>VCGT (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x001</td>
<td>-</td>
<td>-</td>
<td>VCGE (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x010</td>
<td>-</td>
<td>-</td>
<td>VCEQ (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x011</td>
<td>-</td>
<td>-</td>
<td>VCLE (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x100</td>
<td>-</td>
<td>-</td>
<td>VCLT (immediate #0)</td>
</tr>
<tr>
<td>01</td>
<td>x110</td>
<td>-</td>
<td>-</td>
<td>VABS</td>
</tr>
<tr>
<td>01</td>
<td>x111</td>
<td>-</td>
<td>-</td>
<td>VNEG</td>
</tr>
<tr>
<td>01</td>
<td>0101</td>
<td>1</td>
<td>-</td>
<td>SHA1H</td>
</tr>
<tr>
<td>10</td>
<td>0000</td>
<td>-</td>
<td>00</td>
<td>VSWP</td>
</tr>
<tr>
<td>10</td>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>VTRN</td>
</tr>
<tr>
<td>opc1</td>
<td>opc2</td>
<td>Q</td>
<td>size</td>
<td>Instruction Page</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>---</td>
<td>------</td>
<td>------------------</td>
</tr>
<tr>
<td>10</td>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>VUZP</td>
</tr>
<tr>
<td>10</td>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>VZIP</td>
</tr>
<tr>
<td>10</td>
<td>0100</td>
<td>0</td>
<td>-</td>
<td>VMOVN</td>
</tr>
<tr>
<td>10</td>
<td>0100</td>
<td>1</td>
<td>-</td>
<td>VQMOVN, VQMOVUN - Unsigned result variant</td>
</tr>
<tr>
<td>10</td>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>VQMOVN, VQMOVUN - Signed result variant</td>
</tr>
<tr>
<td>10</td>
<td>0110</td>
<td>0</td>
<td>-</td>
<td>VSHLL</td>
</tr>
<tr>
<td>10</td>
<td>0111</td>
<td>0</td>
<td>-</td>
<td>SHA1SU1</td>
</tr>
<tr>
<td>10</td>
<td>0111</td>
<td>1</td>
<td>-</td>
<td>SHA256SU0</td>
</tr>
<tr>
<td>10</td>
<td>1000</td>
<td>-</td>
<td>-</td>
<td>VRINTN (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1001</td>
<td>-</td>
<td>-</td>
<td>VRINTX (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
<td>-</td>
<td>-</td>
<td>VRINTA (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1011</td>
<td>-</td>
<td>-</td>
<td>VRINTZ (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>11x0</td>
<td>0</td>
<td>-</td>
<td>VCVT (between half-precision and single-precision, Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1100</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10</td>
<td>1101</td>
<td>-</td>
<td>-</td>
<td>VRINTM (Advanced SIMD)</td>
</tr>
<tr>
<td>10</td>
<td>1110</td>
<td>1</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>10</td>
<td>1111</td>
<td>-</td>
<td>-</td>
<td>VRINTP (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>000x</td>
<td>-</td>
<td>-</td>
<td>VCVTA (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>001x</td>
<td>-</td>
<td>-</td>
<td>VCVTN (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>010x</td>
<td>-</td>
<td>-</td>
<td>VCVTP (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>011x</td>
<td>-</td>
<td>-</td>
<td>VCVTM (Advanced SIMD)</td>
</tr>
<tr>
<td>11</td>
<td>10x0</td>
<td>-</td>
<td>-</td>
<td>VRECPE</td>
</tr>
<tr>
<td>11</td>
<td>10x1</td>
<td>-</td>
<td>-</td>
<td>VRSQRTE</td>
</tr>
<tr>
<td>11</td>
<td>11xx</td>
<td>-</td>
<td>-</td>
<td>VCVT (between floating-point and integer, Advanced SIMD)</td>
</tr>
</tbody>
</table>
Advanced SIMD duplicate (scalar)

This section describes the encoding of the Advanced SIMD duplicate (scalar) instruction class. This section is decoded from Advanced SIMD data-processing on page F4-2541.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 | 7 6 5 4 | 3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1   | 1   | 1   | 0   | 0   | 1   | 1   | D 1 | 1   |
| imm4| Vd  | 1   | 1   | opc | Q   | M   | 0   | Vm  |
```

**Decode fields**

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc</td>
</tr>
<tr>
<td>000</td>
</tr>
<tr>
<td>001</td>
</tr>
<tr>
<td>01x</td>
</tr>
<tr>
<td>1xx</td>
</tr>
</tbody>
</table>

Advanced SIMD three registers of the same length

This section describes the encoding of the Advanced SIMD three registers of the same length instruction class. This section is decoded from Advanced SIMD data-processing on page F4-2541.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 | 8 7 6 5 4 | 3 0 |
|-----|-----|-----|-----|-----|----|-----|-----|-----|
| 1   | 1   | 1   | 0   | 0   | 1  | U 0 | D   | size|
| Vn  | Vd  | opc | N   | Q   | M  | o1  | Vm  |
```

**Decode fields**

<table>
<thead>
<tr>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc  o1 U size Q</td>
</tr>
<tr>
<td>0000 0 - - - -</td>
</tr>
<tr>
<td>0000 1 - - - -</td>
</tr>
<tr>
<td>0001 0 - - - -</td>
</tr>
<tr>
<td>0001 1 0 00 - -</td>
</tr>
<tr>
<td>0001 1 0 01 - -</td>
</tr>
<tr>
<td>0001 1 0 10 - -</td>
</tr>
<tr>
<td>0001 1 0 11 - -</td>
</tr>
<tr>
<td>0001 1 1 00 - -</td>
</tr>
<tr>
<td>0001 1 1 01 - -</td>
</tr>
<tr>
<td>0001 1 1 10 - -</td>
</tr>
<tr>
<td>0001 1 1 11 - -</td>
</tr>
<tr>
<td>0010 0 - - - -</td>
</tr>
<tr>
<td>0010 1 - - - -</td>
</tr>
<tr>
<td>opc</td>
</tr>
<tr>
<td>------</td>
</tr>
<tr>
<td>0011</td>
</tr>
<tr>
<td>0011</td>
</tr>
<tr>
<td>0100</td>
</tr>
<tr>
<td>0100</td>
</tr>
<tr>
<td>0101</td>
</tr>
<tr>
<td>0101</td>
</tr>
<tr>
<td>0110</td>
</tr>
<tr>
<td>0110</td>
</tr>
<tr>
<td>0111</td>
</tr>
<tr>
<td>0111</td>
</tr>
<tr>
<td>1000</td>
</tr>
<tr>
<td>1000</td>
</tr>
<tr>
<td>1000</td>
</tr>
<tr>
<td>1000</td>
</tr>
<tr>
<td>1001</td>
</tr>
<tr>
<td>1001</td>
</tr>
<tr>
<td>1001</td>
</tr>
<tr>
<td>1010</td>
</tr>
<tr>
<td>1010</td>
</tr>
<tr>
<td>1010</td>
</tr>
<tr>
<td>1011</td>
</tr>
<tr>
<td>1011</td>
</tr>
<tr>
<td>1011</td>
</tr>
<tr>
<td>1011</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
<tr>
<td>1100</td>
</tr>
</tbody>
</table>
### F4.8 Unconditional instructions

<table>
<thead>
<tr>
<th>opc</th>
<th>o1</th>
<th>U</th>
<th>size</th>
<th>Q</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>01</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>10</td>
<td></td>
<td>VFMS</td>
</tr>
<tr>
<td>1100</td>
<td>1</td>
<td>0</td>
<td>11</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>0</td>
<td>0x</td>
<td></td>
<td>VADD (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>0</td>
<td>1x</td>
<td></td>
<td>VSUB (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>1</td>
<td>0x</td>
<td></td>
<td>VPADD (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>0</td>
<td>1</td>
<td>1x</td>
<td></td>
<td>VABD (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td></td>
<td>VMLA (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>01</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>10</td>
<td></td>
<td>VMLS (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>0</td>
<td>11</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>1</td>
<td>00</td>
<td></td>
<td>VMUL (floating-point)</td>
</tr>
<tr>
<td>1101</td>
<td>1</td>
<td>1</td>
<td>01</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>0</td>
<td>0x</td>
<td></td>
<td>VCEQ (register)</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>0</td>
<td>1x</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>1</td>
<td>0x</td>
<td></td>
<td>VCGE (register)</td>
</tr>
<tr>
<td>1110</td>
<td>0</td>
<td>1</td>
<td>1x</td>
<td></td>
<td>VCGT (register)</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>00</td>
<td></td>
<td>VACGE</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>01</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>10</td>
<td></td>
<td>VACGT</td>
</tr>
<tr>
<td>1110</td>
<td>1</td>
<td>1</td>
<td>11</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>00</td>
<td></td>
<td>VMAX (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>01</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td></td>
<td>VMIN (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td></td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>0</td>
<td>VPMAX (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>01</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>-1</td>
<td>1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>10</td>
<td>0</td>
<td>VPMIN (floating-point)</td>
</tr>
<tr>
<td>1111</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>0</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>0</td>
<td>0x</td>
<td></td>
<td>VRECP S</td>
</tr>
</tbody>
</table>
Advanced SIMD one register and modified immediate

This section describes the encoding of the Advanced SIMD one register and modified immediate instruction class. This section is decoded from *Advanced SIMD data-processing* on page F4-2541.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 16|15 12 11 8 7 6 5 4 3 0 | 1 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
1 1 1 0 0 1 1 D 0 0 | imm3 | Vd | cmode | 0 | Q | op | 1 | imm4 |
```

### Decode fields

<table>
<thead>
<tr>
<th><strong>opc</strong></th>
<th></th>
<th><strong>o1</strong></th>
<th><strong>U</strong></th>
<th><strong>size</strong></th>
<th><strong>Q</strong></th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>1</td>
<td>0</td>
<td>1x</td>
<td>-</td>
<td>VRSQRTS</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>1</td>
<td>00</td>
<td>-</td>
<td>VMAXNM</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>1</td>
<td>01</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>1</td>
<td>10</td>
<td>-</td>
<td>VMINNM</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>1</td>
<td>1</td>
<td>11</td>
<td>-</td>
<td>Unallocated.</td>
<td></td>
</tr>
</tbody>
</table>

### Advanced SIMD one register and modified immediate

This section describes the encoding of the Advanced SIMD one register and modified immediate instruction class. This section is decoded from *Advanced SIMD data-processing* on page F4-2541.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 16|15 12 11 8 7 6 5 4 3 0 | 1 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
1 1 1 1 0 0 1 1 D 0 0 | imm3 | Vd | cmode | 0 | Q | op | 1 | imm4 |
```

### Decode fields

<table>
<thead>
<tr>
<th><strong>op</strong></th>
<th></th>
<th><strong>cmode</strong></th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0xx0</td>
<td>VMOV (immediate)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0xx1</td>
<td>VORR (immediate)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1ox0</td>
<td>VMOV (immediate)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1ox1</td>
<td>VORR (immediate)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>11xx</td>
<td>VMOV (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0xx0</td>
<td>VMVN (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0xx1</td>
<td>VBIC (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1ox0</td>
<td>VMVN (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1ox1</td>
<td>VBIC (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>11ox</td>
<td>VMVN (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1110</td>
<td>VMOV (immediate)</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1111</td>
<td>UNDEFINED.</td>
<td></td>
</tr>
</tbody>
</table>
Advanced SIMD three registers of different lengths

This section describes the encoding of the Advanced SIMD three registers of different lengths instruction class. This section is decoded from Advanced SIMD data-processing on page F4-2541.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>0 0 1</td>
<td>U</td>
<td>D</td>
<td>l=11</td>
<td>Vn</td>
<td>Vd</td>
<td>opc</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Decode fields</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>opc  U</td>
<td></td>
</tr>
<tr>
<td>0000  -</td>
<td>VADDL</td>
</tr>
<tr>
<td>0001  -</td>
<td>VADDW</td>
</tr>
<tr>
<td>0010  -</td>
<td>VSUBL</td>
</tr>
<tr>
<td>0011  -</td>
<td>VSUBW</td>
</tr>
<tr>
<td>0100 0</td>
<td>VADDDHN</td>
</tr>
<tr>
<td>0100 1</td>
<td>VRADDDHN</td>
</tr>
<tr>
<td>0101  -</td>
<td>VABAL</td>
</tr>
<tr>
<td>0110 0</td>
<td>VSUBBH</td>
</tr>
<tr>
<td>0110 1</td>
<td>VRSUBBH</td>
</tr>
<tr>
<td>0111  -</td>
<td>VABDL (integer)</td>
</tr>
<tr>
<td>1000  -</td>
<td>VMLAL (integer)</td>
</tr>
<tr>
<td>1001 0</td>
<td>VQDMLAL</td>
</tr>
<tr>
<td>1001 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1010  -</td>
<td>VMLSL (integer)</td>
</tr>
<tr>
<td>1011 0</td>
<td>VQDMLSL</td>
</tr>
<tr>
<td>1011 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>11x0  -</td>
<td>VMULL (integer and polynomial)</td>
</tr>
<tr>
<td>1101 0</td>
<td>VQDMULL</td>
</tr>
<tr>
<td>1101 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1111  -</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
Advanced SIMD two registers and a scalar

This section describes the encoding of the Advanced SIMD two registers and a scalar instruction class. This section is decoded from Advanced SIMD data-processing on page F4-2541.

| 31 30 29 28|27 26 25 24|23 22 21 20|19|16|15|12|11| 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 0 | 0 | 1 | Q | 1 | D | !=11 | Vn | Vd | opc | N | 1 | M | 0 | Vm | size

**Decode fields**

<table>
<thead>
<tr>
<th>opc</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>000x</td>
<td>-</td>
</tr>
<tr>
<td>0010</td>
<td>-</td>
</tr>
<tr>
<td>0011 0</td>
<td>VQDMLAL</td>
</tr>
<tr>
<td>0011 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>010x</td>
<td>-</td>
</tr>
<tr>
<td>0110</td>
<td>-</td>
</tr>
<tr>
<td>0111 0</td>
<td>VQDMLSL</td>
</tr>
<tr>
<td>0111 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>100x</td>
<td>-</td>
</tr>
<tr>
<td>1010</td>
<td>-</td>
</tr>
<tr>
<td>1011 0</td>
<td>VQDMULL</td>
</tr>
<tr>
<td>1011 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1100</td>
<td>-</td>
</tr>
<tr>
<td>1101</td>
<td>-</td>
</tr>
<tr>
<td>111x</td>
<td>-</td>
</tr>
</tbody>
</table>

Instruction Page

- VMLA (by scalar)
- VMLAL (by scalar)
- VQDMLAL
- VMLS (by scalar)
- VMLSL (by scalar)
- VQDMLSL
- Unallocated.
- VMUL (by scalar)
- VMULL (by scalar)
- VQDMULL
- Unallocated.
- VQDMULH
- VQRDMULH
- Unallocated.
### Advanced SIMD two registers and shift amount

This section describes the encoding of the Advanced SIMD two registers and shift amount instruction class. This section is decoded from *Advanced SIMD data-processing on page F4-2541*. This decode imposes the constraint that imm3H:1 != ‘0000’.

<table>
<thead>
<tr>
<th>opc</th>
<th>L</th>
<th>imm3L</th>
<th>Q</th>
<th>U</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VSHR</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VSRA</td>
</tr>
<tr>
<td>0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VRSHR</td>
</tr>
<tr>
<td>0011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VRSRA</td>
</tr>
<tr>
<td>0100</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>VSRI</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>VSHL (immediate)</td>
</tr>
<tr>
<td>0101</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>VSLI</td>
</tr>
<tr>
<td>0110</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>VQSHL, VQSHLU (immediate)</td>
</tr>
<tr>
<td>0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>VSHRN</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>VQSHRN, VQSHRUN - Unsigned result variant</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>VRSHRN</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>VQRSHRN, VQRSHRUN - Unsigned result variant</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>VQSHRN, VQSHRUN - Signed result variant</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>VQRSHRN, VQRSHRUN - Signed result variant</td>
</tr>
<tr>
<td>1010</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>VSHLL</td>
</tr>
<tr>
<td>1010</td>
<td>0</td>
<td>000</td>
<td>0</td>
<td>-</td>
<td>VMOVL</td>
</tr>
<tr>
<td>111x</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>VCVT (between floating-point and fixed-point, Advanced SIMD)</td>
</tr>
</tbody>
</table>
F4.8.3 Memory hints and barriers

This section describes the encoding of the Memory hints and barriers group. This section is decoded from Unconditional instructions on page F4-2540.

<table>
<thead>
<tr>
<th>31</th>
<th>25</th>
<th>21 20</th>
<th>19</th>
<th></th>
<th></th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>111101</td>
<td>op0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
</tr>
</thead>
<tbody>
<tr>
<td>00x11</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>01011</td>
<td>Barriers</td>
</tr>
<tr>
<td>01111</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>0xx01</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>0xxx0</td>
<td>Preload (immediate) on page F4-2552</td>
</tr>
<tr>
<td>1xxx0</td>
<td>0</td>
</tr>
<tr>
<td>1xxx1</td>
<td>0</td>
</tr>
<tr>
<td>1xxxx</td>
<td>1</td>
</tr>
</tbody>
</table>

Barriers

This section describes the encoding of the Barriers instruction class. This section is decoded from Memory hints and barriers.

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>(1)</td>
</tr>
</tbody>
</table>

Decode fields

<table>
<thead>
<tr>
<th>opcode</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>0001</td>
<td>CLREX</td>
</tr>
<tr>
<td>001x</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>0100</td>
<td>DSB</td>
</tr>
<tr>
<td>0101</td>
<td>DMB</td>
</tr>
<tr>
<td>0110</td>
<td>ISB</td>
</tr>
<tr>
<td>0111</td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>1xxx</td>
<td>UNPREDICTABLE.</td>
</tr>
</tbody>
</table>
Preload (immediate)

This section describes the encoding of the Preload (immediate) instruction class. This section is decoded from *Memory hints and barriers* on page F4-2551.

![Instruction encoding](image)

Preload (register)

This section describes the encoding of the Preload (register) instruction class. This section is decoded from *Memory hints and barriers* on page F4-2551.

![Instruction encoding](image)
F4.8.4 Advanced SIMD element or structure Load/Store

This section describes the encoding of the Advanced SIMD element or structure Load/Store group. This section is decoded from Unconditional instructions on page F4-2540.

<table>
<thead>
<tr>
<th>31</th>
<th>23 22 21 20</th>
<th>19</th>
<th>12</th>
<th>11 10 9</th>
<th>8</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110100</td>
<td>0</td>
<td>op1</td>
<td>op2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decode fields**

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>op2</th>
<th>Decode group or instruction page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>1101</td>
<td>Advanced SIMD Load/Store multiple structures (immediate, post-indexed)</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>1111</td>
<td>Advanced SIMD Load/Store multiple structures (no writeback) on page F4-2554</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>!= 11x1</td>
<td>Advanced SIMD Load/Store multiple structures (register, post-indexed) on page F4-2555</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>1101</td>
<td>Advanced SIMD load single structure to all lanes (immediate, post-indexed) on page F4-2556</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>1111</td>
<td>Advanced SIMD load single structure to all lanes (no writeback) on page F4-2556</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>!= 11x1</td>
<td>Advanced SIMD load single structure to all lanes (register, post-indexed) on page F4-2557</td>
</tr>
<tr>
<td>1</td>
<td>!= 11</td>
<td>1101</td>
<td>Advanced SIMD Load/Store single structure to one lane (immediate, post-indexed) on page F4-2558</td>
</tr>
<tr>
<td>1</td>
<td>!= 11</td>
<td>1111</td>
<td>Advanced SIMD Load/Store single structure to one lane (no writeback) on page F4-2558</td>
</tr>
<tr>
<td>1</td>
<td>!= 11</td>
<td>!= 11x1</td>
<td>Advanced SIMD Load/Store single structure to one lane (register, post-indexed) on page F4-2558</td>
</tr>
</tbody>
</table>

**Advanced SIMD Load/Store multiple structures (immediate, post-indexed)**

This section describes the encoding of the Advanced SIMD Load/Store multiple structures (immediate, post-indexed) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store.

| 31 30 29 28| 27 26 25 24| 23 22 21 20| 19 | 16|15|12|11| 8 | 7 6 5 4 | 3 2 1 0 |
|----------|----------|----------|----|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 0 0 0 0 | D | L | 0 | Rn | Vd | type | size | align | 1 1 0 1 |

**Decode fields**

<table>
<thead>
<tr>
<th>L</th>
<th>type</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0010</td>
<td>VST1 (multiple single elements) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0011</td>
<td>VST2 (multiple 2-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>000x</td>
<td>VST4 (multiple 4-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>010x</td>
<td>VST3 (multiple 3-element structures) - Post-indexed variant</td>
</tr>
</tbody>
</table>
Advanced SIMD Load/Store multiple structures (no writeback)

This section describes the encoding of the Advanced SIMD Load/Store multiple structures (no writeback) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F4-2553.*
### Advanced SIMD Load/Store multiple structures (register, post-indexed)

This section describes the encoding of the Advanced SIMD Load/Store multiple structures (register, post-indexed) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F4-2553.*

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 | 8 | 7 6 5 4 | 3 0 |
|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 0 | 0 | 0 | D | L | 0 | Rn | Vd | type | size | align | Rm |

#### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>type</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0010</td>
<td>VST1 (multiple single elements) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0011</td>
<td>VST2 (multiple 2-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>000x</td>
<td>VST4 (multiple 4-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>0</td>
<td>010x</td>
<td>VST3 (multiple 3-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>0010</td>
<td>VLD1 (multiple single elements) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>011x</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0011</td>
<td>VLD2 (multiple 2-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>000x</td>
<td>VLD4 (multiple 4-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>1</td>
<td>010x</td>
<td>VLD3 (multiple 3-element structures) - Post-indexed variant</td>
</tr>
<tr>
<td>-</td>
<td>1011</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>-</td>
<td>11xx</td>
<td>Unallocated.</td>
</tr>
</tbody>
</table>
### Advanced SIMD load single structure to all lanes (immediate, post-indexed)

This section describes the encoding of the Advanced SIMD load single structure to all lanes (immediate, post-indexed) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F4-2553*.

```
| 31 30 29 28|27 26 25 24|23 22 21 20 19 16|15 12|11 10 9 8 7 6 5 4 3 2 1 0 |
| 1 1 1 0 1 0 0 1 | D | L | 0 | Rn | Vd | 1 1 | N | size | T | a | 1 1 0 1 |
```

#### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>VLD1 (single element to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>VLD2 (single 2-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>VLD3 (single 3-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>VLD4 (single 4-element structure to all lanes)</td>
</tr>
</tbody>
</table>

### Advanced SIMD load single structure to all lanes (no writeback)

This section describes the encoding of the Advanced SIMD load single structure to all lanes (no writeback) instruction class. This section is decoded from *Advanced SIMD element or structure Load/Store on page F4-2553*.

```
| 31 30 29 28|27 26 25 24|23 22 21 20 19 16|15 12|11 10 9 8 7 6 5 4 3 2 1 0 |
| 1 1 1 0 1 0 0 1 | D | L | 0 | Rn | Vd | 1 1 | N | size | T | a | 1 1 1 1 |
```

#### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>VLD1 (single element to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>VLD2 (single 2-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>VLD3 (single 3-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>VLD4 (single 4-element structure to all lanes)</td>
</tr>
</tbody>
</table>
Advanced SIMD load single structure to all lanes (register, post-indexed)

This section describes the encoding of the Advanced SIMD load single structure to all lanes (register, post-indexed) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store on page F4-2553.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 |12 |11 10 9 8 |7 6 5 4 |3 0 |
| 1 1 1 1 0 1 0 0 1 | D | L | 0 | Rn | Vd | 1 | 1 | N | size | T | a | Rm |
```

### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-</td>
<td>- Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>VLD1 (single element to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>VLD2 (single 2-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10 0</td>
<td>VLD3 (single 3-element structure to all lanes)</td>
</tr>
<tr>
<td>1</td>
<td>10 1</td>
<td>Unallocated.</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>VLD4 (single 4-element structure to all lanes)</td>
</tr>
</tbody>
</table>

Advanced SIMD Load/Store single structure to one lane (immediate, post-indexed)

This section describes the encoding of the Advanced SIMD Load/Store single structure to one lane (immediate, post-indexed) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store on page F4-2553.

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 |12 |11 10 9 8 |7 4 3 2 1 0 |
| 1 1 1 1 0 1 0 0 1 | D | L | 0 | Rn | Vd | =11 | N | index_align | 1 1 0 1 |
```

### Decode fields

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 00</td>
<td>VST1 (single element from one lane)</td>
</tr>
<tr>
<td>0 01</td>
<td>VST2 (single 2-element structure from one lane)</td>
</tr>
<tr>
<td>0 10</td>
<td>VST3 (single 3-element structure from one lane)</td>
</tr>
<tr>
<td>0 11</td>
<td>VST4 (single 4-element structure from one lane)</td>
</tr>
<tr>
<td>1 00</td>
<td>VLD1 (single element to one lane)</td>
</tr>
<tr>
<td>1 01</td>
<td>VLD2 (single 2-element structure to one lane)</td>
</tr>
<tr>
<td>1 10</td>
<td>VLD3 (single 3-element structure to one lane)</td>
</tr>
<tr>
<td>1 11</td>
<td>VLD4 (single 4-element structure to one lane)</td>
</tr>
</tbody>
</table>
Advanced SIMD Load/Store single structure to one lane (no writeback)

This section describes the encoding of the Advanced SIMD Load/Store single structure to one lane (no writeback) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store on page F4-2553.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15|12|11 10 9 8 |7 4 3 2 1 0 |
|1 1 1 0|1 0 1 0 |D|L|0 |Rn|Vd|ls=11|N|index_align|1 1 1 1 |size
```

**Decode fields**

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>VST1 (single element from one lane)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>VST2 (single 2-element structure from one lane)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>VST3 (single 3-element structure from one lane)</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>VST4 (single 4-element structure from one lane)</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>VLD1 (single element to one lane)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>VLD2 (single 2-element structure to one lane)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>VLD3 (single 3-element structure to one lane)</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>VLD4 (single 4-element structure to one lane)</td>
</tr>
</tbody>
</table>

Advanced SIMD Load/Store single structure to one lane (register, post-indexed)

This section describes the encoding of the Advanced SIMD Load/Store single structure to one lane (register, post-indexed) instruction class. This section is decoded from Advanced SIMD element or structure Load/Store on page F4-2553.

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15|12|11 10 9 8 |7 4 3 2 1 0 |
|1 1 1 0|1 0 1 0 |D|L|0 |Rn|Vd|ls=11|N|index_align|Rm|size
```

**Decode fields**

<table>
<thead>
<tr>
<th>L</th>
<th>N</th>
<th>Instruction Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>VST1 (single element from one lane)</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>VST2 (single 2-element structure from one lane)</td>
</tr>
<tr>
<td>0</td>
<td>10</td>
<td>VST3 (single 3-element structure from one lane)</td>
</tr>
<tr>
<td>0</td>
<td>11</td>
<td>VST4 (single 4-element structure from one lane)</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>VLD1 (single element to one lane)</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>VLD2 (single 2-element structure to one lane)</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>VLD3 (single 3-element structure to one lane)</td>
</tr>
<tr>
<td>1</td>
<td>11</td>
<td>VLD4 (single 4-element structure to one lane)</td>
</tr>
</tbody>
</table>
Chapter F5
T32 and A32 Base Instruction Set Instruction Descriptions

This chapter describes each instruction. It contains the following sections:

• Alphabetical list of T32 and A32 base instruction set instructions on page F5-2560.
• Encoding and use of Banked register transfer instructions on page F5-3228.
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

This section lists every instruction in the T32 and A32 base instruction sets. For details of the format used see Format of instruction descriptions on page F2-2402.

This section is formatted so that each instruction description starts on a new page.
F5.1.1 ADC, ADCS (immediate)

Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register.

If the destination register is not the PC, the ADCS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The ADC variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.
- The ADCS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 28 27 26 25 24 23 22 21 20 19 | 16 15 | 12 11 | | 0 | |
|-----------------------------|-------|-------|---|---|
| !=1111 0 0 1 0 1 0 1 S Rn Rd imm12 |

**ADC variant**

Applies when \(S = 0\).

\(\text{ADC}\{<c>\}{<q>} \{<Rd>,\} <Rn>, \#<const>\)

**ADCS variant**

Applies when \(S = 1\).

\(\text{ADCS}\{<c>\}{<q>} \{<Rd>,\} <Rn>, \#<const>\)

**Decode for all variants of this encoding**

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = (S == '1'); \ \text{imm32} = \text{A32ExpandImm}(\text{imm12});\)

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0</th>
<th>15 14 12</th>
<th>11 8 7</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>0</td>
<td>1 0 0</td>
<td>0 S Rn 0 imm3</td>
<td>Rd</td>
<td>imm8</td>
</tr>
</tbody>
</table>
ADCS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad \text{setflags} = (S == '1'); \quad \text{imm32} = \text{T32ExpandImm(i:imm3:imm8)};
\]

if \( d == 15 \) || \( n == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>** See *Standard assembler syntax fields on page F2-2406*.
- **<p>** See *Standard assembler syntax fields on page F2-2406*.
- **<Rd>** For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as «Rn». ARM deprecates using the PC as the destination register, but if the PC is used:
  - For the ADC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293*.
  - For the ADCS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

  For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as «Rn».

- **<Rn>** For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  - For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

- **<const>** For encoding A1: an immediate value. See *Modified immediate constants in A32 instructions on page F2-2422* for the range of values.
  - For encoding T1: an immediate value. See *Modified immediate constants in T32 instructions on page F2-2420* for the range of values.

**Operation for all encodings**

\[
\text{if } \quad \text{ConditionPassed()} \quad \text{then} \\
\quad \text{EncodingSpecificOperations());} \\
\quad (\text{result, nzcv}) = \text{AddWithCarry}(R[n], \text{imm32}, \text{PSTATE.C}); \\
\quad \text{if } d == 15 \quad \text{then} \quad \text{if setflags then} \\
\quad \quad \text{ALUExceptionReturn(result);} \\
\quad \quad \text{else} \\
\quad \quad \quad \text{ALUWritePC(result);} \\
\quad \quad \text{else} \\
\quad \quad \quad R[d] = \text{result;} \\
\quad \quad \quad \text{if setflags then} \\
\quad \quad \quad \quad \text{PSTATE.<N,Z,C,V>} = \text{nzcv};
\]
F5.1.2 ADC, ADCS (register)

Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the ADCS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The ADC variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.
- The ADCS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15</th>
<th>12 11</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 0</td>
<td>1 0</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>Rd</td>
<td>imm5</td>
</tr>
</tbody>
</table>
```

**ADC, rotate right with extend variant**

Applies when \( S = 0 \land \text{imm5} = 00000 \land \text{type} = 11 \).

ADC{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

**ADC, shift or rotate by value variant**

Applies when \( S = 0 \land \neg(\text{imm5} = 00000 \land \text{type} = 11) \).

ADC{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, {<shift> #<amount>}

**ADCS, rotate right with extend variant**

Applies when \( S = 1 \land \text{imm5} = 00000 \land \text{type} = 11 \).

ADCS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

**ADCS, shift or rotate by value variant**

Applies when \( S = 1 \land \neg(\text{imm5} = 00000 \land \text{type} = 11) \).

ADCS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, {<shift> #<amount>}

**Decode for all variants of this encoding**

\[
\begin{align*}
    d &= \text{UInt}(Rd); \\
    n &= \text{UInt}(Rn); \\
    m &= \text{UInt}(Rm); \\
    \text{setflags} &= (S = '1'); \\
    \text{(shift_t, shift_n)} &= \text{DecodeImmShift}(\text{type, imm5});
\end{align*}
\]
T1

\[
\begin{array}{cccccccccc}
| 15 & 14 & 13 & 12 | 11 & 10 & 9 & 8 & 7 & 6 & 5 & 3 & 2 & 0 |
\end{array}
\]

\[
\begin{array}{cccc}
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & Rm & Rdn
\end{array}
\]

T1 variant

ADC\{<c>{<q>} {<Rdn>,} <Rdn>, <Rm> // Inside IT block
ADCS\{<c>{<q>} {<Rdn>,} <Rdn>, <Rm> // Outside IT block

Decode for this encoding

\[
d = \text{UInt}(Rdn); \ n = \text{UInt}(Rdn); \ m = \text{UInt}(Rm); \ \text{setflags} = !\text{InITBlock}();
\]

\[
(\text{shift}_t, \ \text{shift}_n) = (\text{SRType}_{LSL}, 0);
\]

T2

\[
\begin{array}{ccccccccccc}
| 15 & 14 & 13 & 12 | 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 | 15 & 14 & 12 | 11 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

\[
\begin{array}{ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
Assembler symbols

See Standard assembler syntax fields on page F2-2406.

Is the first general-purpose source register and the destination register, encoded in the "Rdn" field.

For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the ADC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the ADCS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T2: is the first general-purpose source register, encoded in the "Rn" field.

For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

In T32 assembly:

- Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though ADCS <Rd>, <Rn> had been written.
- Inside an IT block, if ADC<cc> <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though ADC<cc> <Rd>, <Rn> had been written.

To prevent either of these happening, use the .W qualifier.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], shifted, PSTATE.C);
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            _iss10775
        _iss10775
    else
        _iss10775
        _iss10775
    _iss10775
    _iss10775
ALUWritePC(result);
else
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
F5.1.3   ADC, ADCS (register-shifted register)

Add with Carry (register-shifted register) adds a register value, the Carry flag value, and a register-shifted register value. It writes the result to the destination register, and can optionally update the condition flags based on the result.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 | 7 6 5 4 3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|
| !=1111 | 0 0 0 0 | 1 0 1 | S  | Rn  | Rd  | Rs  | 0 | type | 1 | Rm |

Flag setting variant

Applies when $S == 1$.

ADCS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Not flag setting variant

Applies when $S == 0$.

ADC{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

```
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  s = UInt(Rs);
setflags = (S == '1');  shift_t = DecodeRegShift(type);
if d == 15 || n == 15 || m == 15 || s == 15 then UNPREDICTABLE;
```

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.
- `<type>` Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- `<Rs>` Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], shifted, PSTATE.C);
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
### F5.1.4 ADD, ADDS (immediate)

Add (immediate) adds an immediate value to a register value, and writes the result to the destination register.

If the destination register is not the PC, the ADDS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:

- The ADD variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.

- The ADDS variant of the instruction performs an exception return without the use of the stack. ARM deprecates use of this instruction. However, in this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

#### A1

![Imm32 field](image)

**ADD variant**

Applies when \( S == 0 \) && \( Rn != 11x1 \).

\[
ADD\{<c>\}{<q>} {<Rd>,} <Rn>, #<const>
\]

**ADDS variant**

Applies when \( S == 1 \) && \( Rn != 1101 \).

\[
ADDS\{<c>\}{<q>} {<Rd>,} <Rn>, #<const>
\]

**Decode for all variants of this encoding**

if \( Rn == '1111' \) && \( S == '0' \) then SEE ADR;
if \( Rn == '1101' \) then SEE ADD (SP plus immediate);
\[
d = UInt(Rd);
\]
\[
n = UInt(Rn);
\]
\[
setflags = (S == '1');
\]
\[
imm32 = A32ExpandImm(imm12);
\]

T1

![Imm32 field](image)

**T1 variant**

\[
ADD\{<c>\}{<q>} <Rd>, <Rn>, #<imm3> // Inside IT block
ADDS\{<q>} <Rd>, <Rn>, #<imm3> // Outside IT block
\]

**Decode for this encoding**

\[
d = UInt(Rd);
n = UInt(Rn);
setflags = InITBlock();
imm32 = ZeroExtend(imm3, 32);
\]
T2

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rdn</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T2 variant**

\[\text{ADD}\{<q>\} <Rdn>, #<imm8> // Inside IT block, and <Rdn>, <imm8> can be represented in T1\]
\[\text{ADD}\{<q>\} {<Rdn>,} <Rdn>, #<imm8> // Inside IT block, and <Rdn>, <imm8> cannot be represented in T1\]
\[\text{ADDS}\{<q>\} <Rdn>, #<imm8> // Outside IT block, and <Rdn>, <imm8> can be represented in T1\]
\[\text{ADDS}\{<q>\} {<Rdn>,} <Rdn>, #<imm8> // Outside IT block, and <Rdn>, <imm8> cannot be represented in T1\]

**Decode for this encoding**

\[d = \text{UInt}(Rdn); \quad n = \text{UInt}(Rdn); \quad \text{setflags} = \text{!InIBlock}(); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);\]

T3

```
|15|14|13|12|11|10| 9 |8 |7 | 6 | 5 | 4 | 3 | 0 |15|14|12|11| 8 |7 | 6 |
|1 | 1 | 1 | 0 | i | 0 | 0 | 0 | 0 | S | l=1101 | 0 | imm3 | Rd | imm8 |
```

**ADD variant**

Applies when \(S = 0\).

\[\text{ADD}\{<c>.W \{<Rd>,\} <Rn>, #<\text{const}> // Inside IT block, and <Rd>, <Rn>, <\text{const}> can be represented in T1 or T2\]
\[\text{ADD}\{<c>\}{<q>\} \{<Rd>,\} <Rn>, #<\text{const}>\]

**ADDS variant**

Applies when \(S = 1 \&\& \text{Rd} \neq 1111\).

\[\text{ADDS.W \{<Rd>,\} <Rn>, #<\text{const}> // Outside IT block, and <Rd>, <Rn>, <\text{const}> can be represented in T1 or T2}\]
\[\text{ADDS}\{<c>\}{<q>\} \{<Rd>,\} <Rn>, #<\text{const}>\]

**Decode for all variants of this encoding**

\[\text{if } \text{Rd} = \text{"1111" } \&\& \text{ S} = \text{"1" then } \text{SEE CMN (immediate);}\]
\[\text{if } \text{Rn} = \text{"1101" then } \text{SEE ADD (SP plus immediate);}\]
\[d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad \text{setflags} = (S = \text{"1"}); \quad \text{imm32} = \text{T32ExpandImm}(i:imm3:imm8);\]
\[\text{if } (d = 15 \&\& \text{ !setflags}) || n = 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13}\]

T4

```
|15|14|13|12|11|10| 9 |8 |7 | 6 | 5 | 4 | 3 | 0 |15|14|12|11| 8 |7 | 6 |
|1 | 1 | 1 | 0 | i | 1 | 0 | 0 | 0 | 0 | l=11x1 | 0 | imm3 | Rd | imm8 |
```

**T4 variant**

\[\text{ADD}\{<c>\}{<q>\} \{<Rd>,\} <Rn>, #<\text{imm12}> // \text{<imm12> cannot be represented in T1, T2, or T3}\]
\[\text{ADDW}\{<c>\}{<q>\} \{<Rd>,\} <Rn>, #<\text{imm12}> // \text{<imm12> can be represented in T1, T2, or T3}\]
Decode for this encoding

if \( Rn = '1111' \) then SEE ADR;
if \( Rn = '1101' \) then SEE ADD (SP plus immediate);
\( d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \) setflags = FALSE; \( \text{imm32} = \text{ZeroExtend}(i:imm3:imm8, 32); \)
if \( d = 15 \) then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rdn>** Is the general-purpose source and destination register, encoded in the "Rdn" field.
- **<imm8>** Is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field.
- **<Rd>** For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \(<Rn>\). If the PC is used:
  - For the ADD variant, the instruction is a branch to the address calculated by the operation.
  - This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  - For the ADDS variant, the instruction performs an exception return, that restores PSTATE from SPSR. \(<current\_mode>\). ARM deprecates use of this instruction.

For encoding T1, T3 and T4: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \(<Rn>\).

- **<Rn>** For encoding A1 and T4: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see ADD, ADDS (SP plus immediate). If the PC is used, see ADR.

For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

For encoding T3: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see ADD, ADDS (SP plus immediate).

- **<imm3>** Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "imm3" field.
- **<imm12>** Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.
- **<const>** For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

For encoding T3: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

When multiple encodings of the same length are available for an instruction, encoding T3 is preferred to encoding T4 (if encoding T4 is required, use the ADDW syntax). Encoding T1 is preferred to encoding T2 if \(<Rd>\) is specified and encoding T2 is preferred to encoding T1 if \(<Rd>\) is omitted.

Operation for all encodings

if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    (result, nzcv) = AddWithCarry(R[n], imm32, '0');
    if d == 15 then  // Can only occur for A32 encoding
      if setflags then

ALUExceptionReturn(result);
else
    ALUWritePC(result);
else
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
else
    if ConditionPassed() then
        EncodingSpecificOperations();
        (result, nzcv) = AddWithCarry(R[n], imm32, '0');
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
F5.1.5 ADD, ADDS (register)

Add (register) adds a register value and an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the ADDS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:

- The ADD variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.
- The ADDS variant of the instruction performs an exception return without the use of the stack. ARM deprecates use of this instruction. However, in this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

```
|   | 31 | 28| 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 |  7 |  6 |  5 |  4 |  3 |  0 |
-|-|-|-|-|-|-|-|-|-|-|-|-|-|-|-|-|-|---|---|---|---|---|---|
| !\(=1111\) | 0 | 0 | 0 | 1 | 0 | 0 | S | !\(=1101\) | Rd | imm5 | type | 0 | Rm |
cond | Rn
```

**ADD, rotate right with extend variant**

Applies when \(S == 0 \&\& \text{imm5} == 00000 \&\& \text{type} == 11\).

\(\text{ADD}{<c>}\{<p>\} \{<Rd>,\} \{<Rn>, \text{<Rm>}, \text{RRX}\}

**ADD, shift or rotate by value variant**

Applies when \(S == 0 \&\& !(\text{imm5} == 00000 \&\& \text{type} == 11)\).

\(\text{ADD}{<c>}\{<p>\} \{<Rd>,\} \{<Rn>, \text{<Rm>}, \{, \text{<shift> \#<amount>}\}

**ADDS, rotate right with extend variant**

Applies when \(S == 1 \&\& \text{imm5} == 00000 \&\& \text{type} == 11\).

\(\text{ADDS}{<c>}\{<p>\} \{<Rd>,\} \{<Rn>, \text{<Rm>}, \text{RRX}\}

**ADDS, shift or rotate by value variant**

Applies when \(S == 1 \&\& !(\text{imm5} == 00000 \&\& \text{type} == 11)\).

\(\text{ADDS}{<c>}\{<p>\} \{<Rd>,\} \{<Rn>, \text{<Rm>}, \{, \text{shift> \#<amount>}\}

**Decode for all variants of this encoding**

If \(\text{Rn} == '1101'\) then SEE ADD (SP plus register);
\(d = \text{UINT}(\text{Rd}); n = \text{UINT}(\text{Rn}); m = \text{UINT}(\text{Rm});\) setflags = \((S == '1');\)
\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm5});\)
T1

| 15 14 13 12|11 10 9 8 | 6 5 | 3 2 0 |
|--------------------------|
| 0 0 0 1 1 0 0 | Rm | Rn | Rd |

T1 variant

ADD<c>{<q>} <Rd>, <Rn>, <Rm> // Inside IT block
ADDS{<q>} {<Rd>,} <Rn>, <Rm> // Outside IT block

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

T2

| 15 14 13 12|11 10 9 8 | 7 6 | 3 2 0 |
|--------------------------|
| 0 1 0 0 0 1 0 0 | !=1101 | Rdn |

T2 variant

Applies when !(DN == 1 && Rdn == 101).

ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm> // Preferred syntax, Inside IT block
ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm> // <Rd> == <Rn>, and <Rd>, <Rn>, <Rm> can be represented in T2

Decode for this encoding

if (DN:Rdn) == '1101' || Rm == '1101' then SEE ADD (SP plus register);
d = UInt(DN:Rdn);  n = d;  m = UInt(Rm);  setflags = FALSE;  (shift_t, shift_n) = (SRType_LSL, 0);
if n == 15 && m == 15 then UNPREDICTABLE;
if d == 15 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

T3

| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 0 |
|--------------------------|
| 1 1 1 0 1 0 1 0 0 0 | S | !=1101 | 0 | imm3 | Rd | imm2 | type | Rm |

ADD, rotate right with extend variant

Applies when S == 0 && imm3 == 000 && imm2 == 00 && type == 11.

ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

ADD, shift or rotate by value variant

Applies when S == 0 && !(imm3 == 000 && imm2 == 00 && type == 11).

ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm> // Inside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm> // <Rd> == <Rn>, and <Rd>, <Rn>, <Rm> can be represented in T2
ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm} {, <shift> #<amount>
**ADDS, rotate right with extend variant**

Applies when \( S = 1 \) \&\& \( \text{imm3} = 000 \) \&\& \( \text{Rd} \neq 1111 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \).

\[
\text{ADDS}\{<c>\}{<q>}{<Rd>}, \{<Rn>, ,<Rm>, \text{RRX}
\]

**ADDS, shift or rotate by value variant**

Applies when \( S = 1 \) \&\& \( ! (\text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \) \) \&\& \( \text{Rd} \neq 1111 \).

\[
\text{ADDS.W}\{<Rd>,\}, \{<Rn>, ,<Rm>\} // \text{Outside IT block, and } <Rd>, ,<Rn>, ,<Rm> \text{ can be represented in T1 or T2}
\]

\[
\text{ADDS}\{<c>\}{<q>}{<Rd>}, \{<Rn>, ,<Rm>\} ,\{, ,<shift> #<amount>\}
\]

**Decode for all variants of this encoding**

if \( \text{Rd} = '1111' \) \&\& \( S = '1' \) then SEE CMN (register);
if \( \text{Rn} = '1101' \) then SEE ADD (SP plus register);
\( d = \text{UInt(Rd)}; n = \text{UInt(Rn)}; m = \text{UInt(Rm)}; \text{setflags} = (S = '1');\)
\( (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};\)
if \( (d = 15 \) \&\& \( !\text{setflags} \) \) || \( n = 15 \) || \( m = 15 \) then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONstrained UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

\(<c>\)

See *Standard assembler syntax fields* on page F2-2406.

\(<q>\)

See *Standard assembler syntax fields* on page F2-2406.

\(<Rdn>\)

Is the general-purpose source and destination register, encoded in the "DN:Rdn" field. If the PC is used, the instruction is a branch to the address calculated by the operation. This is a simple branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293. The assembler language allows \(<Rdn>\) to be specified once or twice in the assembler syntax. When used inside an IT block, and \(<Rdn>\) and \(<Rm>\) are in the range R0 to R7, \(<Rdn>\) must be specified once so that encoding T2 is preferred to encoding T1. In all other cases there is no difference in behavior when \(<Rdn>\) is specified once or twice.

\(<Rd>\)

For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \(<Rn>\). If the PC is used:

- For the ADD variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.
- For the ADDS variant, the instruction performs an exception return, that restores PSTATE from SPSR. \(<current\_mode>\). ARM deprecates use of this instruction.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. When used inside an IT block, \(<Rd>\) must be specified. When used outside an IT block, \(<Rd>\) is optional, and:

- If omitted, this register is the same as \(<Rn>\).
- If present, encoding T1 is preferred to encoding T2.

For encoding T3: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \(<Rn>\).

\(<Rn>\)

For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used. If the SP is used, see ADD, ADDS (SP plus register).
For encoding T1: is the first general-purpose source register, encoded in the "Rn" field.

For encoding T3: is the first general-purpose source register, encoded in the "Rn" field. If the SP is used, see ADD, ADDS (SP plus register).

For encoding T1 and T3: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used.

For encoding T2: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used.

<shift> is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount> For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T3: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Inside an IT block, if ADD<c> <Rd>, <Rn>, <Rd> cannot be assembled using encoding T1, it is assembled using encoding T2 as though ADD<c> <Rd>, <Rn> had been written. To prevent this happening, use the .W qualifier.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], shifted, '0');
    if d == 15 then
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;

F5.1.6 ADD, ADDS (register-shifted register)

Add (register-shifted register) adds a register value and a register-shifted register value. It writes the result to the destination register, and can optionally update the condition flags based on the result.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>l=1111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>S</td>
<td>Rn</td>
<td>Rd</td>
<td>Rs</td>
<td>0</td>
<td>type</td>
<td>1</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

Flag setting variant

Applies when S == 1.
ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Not flag setting variant

Applies when S == 0.
ADD{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad s = \text{UInt}(Rs); \]
\[ \text{setflags} = (S == '1'); \quad \text{shift}_t = \text{DecodeRegShift}(type); \]
\[ \text{if } d == 15 \quad || \quad n == 15 \quad || \quad m == 15 \quad || \quad s == 15 \quad \text{then UNPREDICTABLE}; \]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.
- \(<Rn>\) Is the first general-purpose source register, encoded in the "Rn" field.
- \(<Rm>\) Is the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{type}>\) Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- \(<Rs>\) Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], shifted, '0');
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
F5.1.7 ADD, ADDS (SP plus immediate)

Add to SP (immediate) adds an immediate value to the SP value, and writes the result to the destination register.

If the destination register is not the PC, the ADDS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. However, when the destination register is the PC:

- The ADD variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The ADDS variant of the instruction performs an exception return without the use of the stack. ARM deprecates use of this instruction. However, in this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

\[
\begin{array}{ccccccccccccc}
| 31 & 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 12 | 11 | 0 |
\hline
!1111 & 0 & 0 & 1 & 0 & 0 & S & 1 & 1 & 0 & 1 & Rd & | & imm12
\end{array}
\]

cond

ADD variant

Applies when \(S == 0\).

\[\text{ADD}<c>{<q>} {<Rd>}, SP, #<const>\]

ADDS variant

Applies when \(S == 1\).

\[\text{ADDS}<c>{<q>} {<Rd>}, SP, #<const>\]

Decode for all variants of this encoding

\[d = \text{UInt}(Rd); \quad \text{setflags} = (S == '1'); \quad \text{imm32} = A32ExpandImm(imm12);\]

T1

\[
\begin{array}{ccccccccccccc}
| 15 & 14 & 13 | 12 | 11 & 10 | 8 & 7 | 6 | 0 |
\hline
1 & 0 & 1 & 0 & 1 & Rd & | & imm8
\end{array}
\]

T1 variant

\[\text{ADD}<c>{<q>} <Rd>, SP, #<imm8>\]

Decode for this encoding

\[d = \text{UInt}(Rd); \quad \text{setflags} = \text{FALSE}; \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32);\]
### T2

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**T2 variant**

ADD{<c>}{<q>} {SP,} SP, #<imm7>

**Decode for this encoding**

\[
d = 13; \text{ setflags} = \text{FALSE}; \text{ imm32} = \text{ZeroExtend}(\text{imm7}:'00', 32);
\]

### T3

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**ADD variant**

Applies when \( S = 0 \).

ADD{<c>}.W {<Rd>,} SP, #<const> // <Rd>, <const> can be represented in T1 or T2

ADD{<c>}{<q>} {<Rd>,} SP, #<const>

**ADDS variant**

Applies when \( S = 1 \) && \( \text{Rd} \neq 1111 \).

ADDS{<c>}{<q>} {<Rd>,} SP, #<const>

**Decode for all variants of this encoding**

\[
\text{if} \ \text{Rd} = '1111' \text{ && } S = '1' \text{ then SEE CMN (immediate)}; \\
\text{d} = \text{UInt}(\text{Rd}); \text{ setflags} = (S = '1'); \text{ imm32} = \text{T32ExpandImm(i:imm3:imm8)}; \\
\text{if} \ d = 15 \text{ && !setflags} \text{ then UNPREDICTABLE};
\]

### T4

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**T4 variant**

ADD{<c>}{<q>} {<Rd>,} SP, #<imm12> // <imm12> cannot be represented in T1, T2, or T3

ADDW{<c>}{<q>} {<Rd>,} SP, #<imm12> // <imm12> can be represented in T1, T2, or T3

**Decode for this encoding**

\[
d = \text{UInt}(\text{Rd}); \text{ setflags} = \text{FALSE}; \text{ imm32} = \text{ZeroExtend}(\text{i:imm3:imm8}, 32); \\
\text{if} \ d = 15 \text{ then UNPREDICTABLE};
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<imm7>
Is the unsigned immediate, a multiple of 4, in the range 0 to 508, encoded in the “imm7” field as <imm7>/4.

<Rd>
For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP. ARM deprecates using the PC as the destination register, but if the PC is used:
- For the ADD variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the ADDS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field.
For encoding T3 and T4: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.

<imm8>
Is an unsigned immediate, a multiple of 4, in the range 0 to 1020, encoded in the "imm8" field as <imm8>/4.

<imm12>
Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.

<const>
For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
For encoding T3: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, nzcv) = AddWithCarry(SP, imm32, '0');
    if d == 15 then  // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;

```
F5.1.8 ADD, ADDS (SP plus register)

Add to SP (register) adds an optionally-shifted register value to the SP value, and writes the result to the destination register.

If the destination register is not the PC, the ADDS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The ADD variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.

- The ADDS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| ![cond] (1111) | 0 | 0 | 0 | 0 | 1 | 0 | 0 | S | 1 | 1 | 0 | 1 | Rd | imm5 | type | 0 | Rm |

### ADD, rotate right with extend variant

Applies when $S == 0 \land \land \text{imm5} == 0000 \land \land \text{type} == 11$.

ADD{<c>}{<q>} {<Rd>,} SP, <Rm> , RRX

### ADD, shift or rotate by value variant

Applies when $S == 0 \land \land \lnot \text{(imm5} == 0000 \land \land \text{type} == 11)$.

ADD{<c>}{<q>} {<Rd>,} SP, <Rm> {}, <shift> #<amount>

### ADDS, rotate right with extend variant

Applies when $S == 1 \land \land \text{imm5} == 0000 \land \land \text{type} == 11$.

ADD{<c>}{<q>} {<Rd>,} SP, <Rm> , RRX

### ADDS, shift or rotate by value variant

Applies when $S == 1 \land \land \lnot \text{(imm5} == 0000 \land \land \text{type} == 11)$.

ADD{<c>}{<q>} {<Rd>,} SP, <Rm> {}, <shift> #<amount>

**Decode for all variants of this encoding**

d = UInt(Rd);  m = UInt(Rm);  setflags = ((S == '1'));
(shift_t, shift_n) = DecodeImmShift(type, imm5);
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 0 0</td>
<td>1 1 0 1 Rdm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

ADD{<c>}{<q>}{<Rdm>,} SP, <Rdm>

**Decode for this encoding**

\[ d = \text{UInt}(\text{DM:Rdm}); m = \text{UInt}(\text{DM:Rdm}); \text{setflags} = \text{FALSE}; (\text{shift}_t, \text{shift}_n) = (\text{SRTYPE}_{\text{LSL}}, 0); \]

if \( d == 15 \) \&\& InITBlock() \&\& !LastInITBlock() then UNPREDICTABLE;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 0 0</td>
<td>1 1 0 1 Rm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T2 variant**

ADD{<c>}{<q>} {SP,} SP, <Rm>

**Decode for this encoding**

if \( Rm == '1101' \) then SEE encoding T1;

\[ d = 13; m = \text{UInt}(Rm); \text{setflags} = \text{FALSE}; (\text{shift}_t, \text{shift}_n) = (\text{SRTYPE}_{\text{LSL}}, 0); \]

T3

|15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 14 12|11 8 7 6 5 4 3 0|
|---|---|---|---|---|---|---|---|
|1 1 1 0 1 0 1 0|1 0 0 0 S 1 1 0 1 0|0 imm3|Rd imm2 type Rm|

**ADD, rotate right with extend variant**

Applies when \( S == 0 \) \&\& imm3 == 000 \&\& imm2 == 00 \&\& type == 11.

ADD{<c>}{<q>} {<Rd>,} SP, <Rm>, RRX

**ADD, shift or rotate by value variant**

Applies when \( S == 0 \) \&\& !(imm3 == 000 \&\& imm2 == 00 \&\& type == 11).

ADD{<c>}.{W} {<Rd>,} SP, <Rm> // <Rd>, <Rm> can be represented in T1 or T2

ADD{<c>}{<q>} {<Rd>,} SP, <Rm> {,<shift> #<amount>}

**ADDS, rotate right with extend variant**

Applies when \( S == 1 \) \&\& imm3 == 000 \&\& Rd != 1111 \&\& imm2 == 00 \&\& type == 11.

ADDS{<c>}{<q>} {<Rd>,} SP, <Rm>, RRX
**ADDS, shift or rotate by value variant**

Applies when \( S = 1 \) \&\& \((\text{imm3} = 000 \&\& \text{imm2} = 00 \&\& \text{type} = 11) \&\& \text{Rd} \neq 1111\).

\[
\text{ADDS}<c>{<q> \{ \text{Rd}, \} \text{SP}, <Rm} \{, <shift> \#<amount>\}
\]

**Decode for all variants of this encoding**

\[
\text{if Rd} = '1111' \&\& S = '1' \text{ then SEE CMN (register);}
\]

\[
d = \text{UInt(Rd)}; m = \text{UInt(Rm)}; \text{setflags} = (S = '1');
\]

\[
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};
\]

\[
\text{if (d == 15 \&\& !setflags) || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- \(<c>\) See Standard assembler syntax fields on page F2-2406.

- \(<q>\) See Standard assembler syntax fields on page F2-2406.

- \(<Rdm>\) Is the general-purpose destination and second source register, encoded in the "Rdm" field. If omitted, this register is the SP. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is a simple branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

- \(<Rd>\) For encoding T3: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.

- \(<Rm>\) For encoding A1 and T2: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

- \(<\text{shift}>\) Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11

- \(<\text{amount}>\) For encoding A1: is the shift amount, in the range 1 to 31 (when \(<\text{shift}> = \text{LSL or ROR}\) or 1 to 32 (when \(<\text{shift}> = \text{LSR or ASR}\) encoded in the "imm5" field as \(<\text{amount}>\) modulo 32.

For encoding T3: is the shift amount, in the range 1 to 31 (when \(<\text{shift}> = \text{LSL or ROR}\) or 1 to 32 (when \(<\text{shift}> = \text{LSR or ASR}\) encoded in the "imm3:imm2" field as \(<\text{amount}>\) modulo 32.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(SP, shifted, '0');
    if d == 15 then
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
F5.1.9   ADD (immediate, to PC)

Add to PC adds an immediate value to the Align(PC, 4) value to form a PC-relative address, and writes the result to the destination register. ARM recommends that, where possible, software avoids using this alias.

This instruction is a pseudo-instruction of the ADR instruction. This means that:

- The encodings in this description are named to match the encodings of ADR.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of ADR gives the operational pseudocode for this instruction.

A1

```
\[ \begin{array}{ccccccccccccc}
\hline
1=1111 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & Rd & \text{imm12}
\end{array} \]
```

**A1 variant**

ADD\{<c>\}{<q>} <Rd>, PC, #<const>

is equivalent to

ADR\{<c>\}{<q>} <Rd>, <label>

and is never the preferred disassembly.

T1

```
\[ \begin{array}{cccccccc}
15 & 14 & 13 & 10 & 8 & 7 & 0
\hline
1 & 0 & 1 & 0 & 0 & Rd & \text{imm8}
\end{array} \]
```

**T1 variant**

ADD\{<c>\}{<q>} <Rd>, PC, #<imm8>

is equivalent to

ADR\{<c>\}{<q>} <Rd>, <label>

and is never the preferred disassembly.

T3

```
\[ \begin{array}{ccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 12 & 11 & 8 & 7 & 0
\hline
1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & \text{imm3} & Rd & \text{imm8}
\end{array} \]
```

**T3 variant**

ADDW\{<c>\}{<q>} <Rd>, PC, #<imm12> // <Rd>, <imm12> can be represented in T1

is equivalent to

ADR\{<c>\}{<q>} <Rd>, <label>

and is never the preferred disassembly.
ADD{<c>}{<q>} <Rd>, PC, #<imm12>

is equivalent to

ADR{<c>}{<q>} <Rd>, <label>

and is never the preferred disassembly.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.

  For encoding T1 and T3: is the general-purpose destination register, encoded in the "Rd" field.

  For encoding T1: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the `Align(PC, 4)` value of the ADR instruction to this label. Permitted values of the size of the offset are multiples of 4 in the range 0 to 1020.

  For encoding T2 and T3: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the `Align(PC, 4)` value of the ADR instruction to this label. If the offset is zero or positive, encoding T3 is used, with `imm32` equal to the offset. If the offset is negative, encoding T2 is used, with `imm32` equal to the size of the offset. That is, the use of encoding T2 indicates that the required offset is minus the value of `imm32`. Permitted values of the size of the offset are 0-4095.

- `<label>` For encoding A1 and A2: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the `Align(PC, 4)` value of the ADR instruction to this label. If the offset is zero or positive, encoding A1 is used, with `imm32` equal to the offset. If the offset is negative, encoding A2 is used, with `imm32` equal to the size of the offset. That is, the use of encoding A2 indicates that the required offset is minus the value of `imm32`.

  Permitted values of the size of the offset are any of the constants described in *Modified immediate constants in A32 instructions* on page F2-2422.

- `<imm8>` Is an unsigned immediate, a multiple of 4, in the range 0 to 1020, encoded in the "imm8" field as `<imm8>/4`.

- `<imm12>` Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.

- `<const>` An immediate value. See *Modified immediate constants in A32 instructions* on page F2-2422 for the range of values.

**Operation for all encodings**

The description of ADR gives the operational pseudocode for this instruction.
F5.1.10   ADR

Form PC-relative address adds an immediate value to the PC value to form a PC-relative address, and writes the result to the destination register.

This instruction is used by the pseudo-instructions ADD (immediate, to PC) and SUB (immediate, from PC). The pseudo-instruction is never the preferred disassembly.

A1

```
| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 | | | | 0 |
|----|----|--------|--------|--------|----|----|---|---|---|
| !=1111 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | Rd | imm12 |
```

A1 variant

ADR{<c>}{<q>} <Rd>, <label>

Decode for this encoding

\[ d = \text{UInt}(Rd); \text{ imm32 = A32ExpandImm}(\text{imm12}); \text{ add = TRUE}; \]

A2

```
| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 | | | | 0 |
|----|----|--------|--------|--------|----|----|---|---|---|
| !=1111 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | Rd | imm12 |
```

A2 variant

ADR{<c>}{<q>} <Rd>, <label>

Decode for this encoding

\[ d = \text{UInt}(Rd); \text{ imm32 = A32ExpandImm}(\text{imm12}); \text{ add = FALSE}; \]

T1

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th></th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rd</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

T1 variant

ADR{<c>}{<q>} <Rd>, <label>

Decode for this encoding

\[ d = \text{UInt}(Rd); \text{ imm32 = ZeroExtend}(\text{imm8}:'00', 32); \text{ add = TRUE}; \]

T2

```
| 15 | 14 | 13 | 12|11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |15 |14 | 12|11 | 8 | 7 | | | | 0 |
| 1 | 1 | 1 | 1 | 0 | i | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |imm3 | Rd | imm8 |
```
**T2 variant**

`ADR{<c>}{<q>} <Rd>, <label>`

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \ \text{imm32} = \text{ZeroExtend}(i:imm3:imm8, 32); \ \text{add} = \text{FALSE};
\]

\[
\text{if } d == 15 \text{ then UNPREDICTABLE; } \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

**T3**

\[
\begin{array}{c}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 12 & 11 & 8 & 7 & 0
\end{array}
\]

\[
\begin{array}{c|c|c}
1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm8}
\end{array}
\]

**T3 variant**

`ADR{<c>}.W <Rd>, <label>`  //  `<Rd>, <label>` can be presented in T1

`ADR{<c}>{<q>} <Rd>, <label>`

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \ \text{imm32} = \text{ZeroExtend}(i:imm3:imm8, 32); \ \text{add} = \text{TRUE};
\]

\[
\text{if } d == 15 \text{ then UNPREDICTABLE; } \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias or pseudo-instruction</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD (immediate, to PC)</td>
<td>-</td>
<td>Never</td>
</tr>
<tr>
<td>SUB (immediate, from PC)</td>
<td>T2</td>
<td><code>i:imm3:imm8 == '000000000000'</code></td>
</tr>
<tr>
<td>SUB (immediate, from PC)</td>
<td>A2</td>
<td><code>imm12 == '000000000000'</code></td>
</tr>
</tbody>
</table>

**Assembler symbols**

- `<c>`  
  See Standard assembler syntax fields on page F2-2406.
- `<p>`  
  See Standard assembler syntax fields on page F2-2406.
- `<Rd>`  
  For encoding A1 and A2: is the general-purpose destination register, encoded in the "Rd" field. If the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  For encoding T1, T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.
- `<label>`  
  For encoding A1 and A2: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the Align(PC, 4) value of the ADR instruction to this label. If the offset is zero or positive, encoding A1 is used, with imm32 equal to the offset. If the offset is negative, encoding A2 is used, with imm32 equal to the size of the offset. That is, the use of encoding A2 indicates that the required offset is minus the value of imm32. Permitted values of the size of the offset are any of the constants described in Modified immediate constants in A32 instructions on page F2-2422.
For encoding T1: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the \( \text{Align}(\text{PC}, 4) \) value of the ADR instruction to this label. Permitted values of the size of the offset are multiples of 4 in the range 0 to 1020.

For encoding T2 and T3: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the \( \text{Align}(\text{PC}, 4) \) value of the ADR instruction to this label. If the offset is zero or positive, encoding T3 is used, with \( \text{imm32} \) equal to the offset. If the offset is negative, encoding T2 is used, with \( \text{imm32} \) equal to the size of the offset. That is, the use of encoding T2 indicates that the required offset is minus the value of \( \text{imm32} \). Permitted values of the size of the offset are 0-4095.

The instruction aliases permit the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    result = if add then (Align(PC,4) + imm32) else (Align(PC,4) - imm32);
    if d == 15 then              // Can only occur for A32 encodings
        ALUWritePC(result);
    else
        R[d] = result;
```
F5.1.11 AND, ANDS (immediate)

Bitwise AND (immediate) performs a bitwise AND of a register value and an immediate value, and writes the result to the destination register.

If the destination register is not the PC, the ANDS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The AND variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The ANDS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

**A1**

<table>
<thead>
<tr>
<th>31 28 25 24 23 22 21 20</th>
<th>19 16 12 11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 1 0 0 0 S</td>
<td>Rn</td>
</tr>
</tbody>
</table>

**AND variant**
Apply when S == 0.

\`\text{AND}\{<c>\}{<q>} \{<Rd>,} <Rn>, \#<const>\`

**ANDS variant**
Apply when S == 1.

\`\text{ANDS}\{<c>\}{<q>} \{<Rd>,} <Rn>, \#<const>\`

**Decode for all variants of this encoding**

\[
\begin{align*}
d &= \text{UInt}(Rd); \\
n &= \text{UInt}(Rn); \\
\text{setflags} &= (S == '1'); \\
(\text{imm32, carry}) &= \text{A32ExpandImm}_C(\text{imm12, PSTATE.C});
\end{align*}
\]

**T1**

<table>
<thead>
<tr>
<th>31 28 26 25 24 23 22 21 20</th>
<th>19 16 12 11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 i 0 0 0 0 0 0 S</td>
<td>Rn</td>
<td>0 imm3</td>
</tr>
</tbody>
</table>

**AND variant**
Apply when S == 0.

\`\text{AND}\{<c>\}{<q>} \{<Rd>,} <Rn>, \#<const>\`

**ANDS variant**
Apply when S == 1 && Rd != 1111.
ANDS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

if Rd == '1111' && S == '1' then SEE TST (immediate);

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{setflags} = (S == '1'); \]

\[ (\text{imm32}, \text{carry}) = \text{T32ExpandImm}_C(i:imm3:imm8, \text{PSTATE}.C); \]

if \( d = 15 \) && !setflags || \( n = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rd>** For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:
  - For the AND variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  - For the ANDS variant, the instruction performs an exception return, that restores PSTATE from SPSR._<current_mode>.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

- **<Rn>** For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

  For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

- **<const>** For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

  For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] AND imm32;
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
        else
            R[d] = result;
            if setflags then
                PSTATE.N = result<31>;
                PSTATE.Z = IsZeroBit(result);
                PSTATE.C = carry;
                // PSTATE.V unchanged
F5.1.12   AND, ANDS (register)

Bitwise AND (register) performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the ANDS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

• The AND variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

• The ANDS variant of the instruction performs an exception return without the use of the stack. In this case:
  — The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  — The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  — The instruction is UNDEFINED in Hyp mode.
  — The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 0 0 0 0</td>
<td>S</td>
<td>Rd</td>
<td>imm5</td>
<td>type</td>
<td>0</td>
</tr>
</tbody>
</table>

**AND, rotate right with extend variant**

Applies when $S == 0$ && $imm5 == 00000$ && $type == 11$.

$AND\{<c>\}{<q>\} \{<Rd>,\} <Rn>, \{<Rm>, \RRX$

**AND, shift or rotate by value variant**

Applies when $S == 0$ && !(imm5 == 00000 && type == 11).

$AND\{<c>\}{<q>\} \{<Rd>,\} <Rn>, \{<Rm>, \{\text{<shift> } \#\text{<amount>}\}$

**ANDS, rotate right with extend variant**

Applies when $S == 1$ && $imm5 == 00000$ && $type == 11$.

$ANDS\{<c>\}{<q>\} \{<Rd>,\} <Rn>, \{<Rm>, \RRX$

**ANDS, shift or rotate by value variant**

Applies when $S == 1$ && !(imm5 == 00000 && type == 11).

$ANDS\{<c>\}{<q>\} \{<Rd>,\} <Rn>, \{<Rm>, \{\text{<shift> } \#\text{<amount>}\}$

**Decode for all variants of this encoding**

\[
d = UInt(Rd); \quad n = UInt(Rn); \quad m = UInt(Rm); \quad \text{setflags} = (S == '1');
\]

\[
(shift_t, shift_n) = DecodeImmShift(type, imm5);
\]
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0</td>
<td>0 0 0 0</td>
<td>Rm</td>
<td>Rdn</td>
</tr>
</tbody>
</table>

**T1 variant**

AND{<c>}{<q>}{<Rdn>,} <Rdn>, <Rm> // Inside IT block
ANDS{<c>}{<q>}{<Rdn>,} <Rdn>, <Rm> // Outside IT block

**Decode for this encoding**

d = UInt(Rdn);  n = UInt(Rdn);  m = UInt(Rm);  setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0 15 14 12</th>
<th>11 8 7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 1 0 0 0 0</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
<td>type</td>
</tr>
</tbody>
</table>

**AND, rotate right with extend variant**

Applies when $S == 0$ && imm3 == 000 && imm2 == 00 && type == 11.
AND{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, RRX

**AND, shift or rotate by value variant**

Applies when $S == 0$ && !(imm3 == 000 && imm2 == 00 && type == 11).
AND{<c>}{<q>}{<Rd>,} <Rn>, <Rm> // Inside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
AND{<c>}{<q>}{<Rd>,} <Rn>, <Rm> {<shift> #<amount>}

**ANDS, rotate right with extend variant**

Applies when $S == 1$ && imm3 == 000 && Rd != 1111 && imm2 == 00 && type == 11.
ANDS{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, RRX

**ANDS, shift or rotate by value variant**

Applies when $S == 1$ && !(imm3 == 000 && imm2 == 00 && type == 11) && Rd != 1111.
ANDS.W {<Rd>,} <Rn>, <Rm> // Outside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
ANDS{<c>}{<q>}{<Rd>,} <Rn>, <Rm> {<shift> #<amount>}

**Decode for all variants of this encoding**

if Rd == '1111' && S == '1' then SEE TST (register);
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if (d == 15 && !setflags) || n == 15 || m == 15 then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<c>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<Rdn>
Is the first general-purpose source register and the destination register, encoded in the "Rdn" field.

<Rd>
For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the AND variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

- For the ANDS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn>
For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T2: is the first general-purpose source register, encoded in the "Rn" field.

<Rm>
For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

<shift>
Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount>
For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

In T32 assembly:

- Outside an IT block, if ANDS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though ANDS <Rd>, <Rn> had been written.

- Inside an IT block, if AND<q> <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though AND<q> <Rd>, <Rn> had been written.

To prevent either of these happening, use the .W qualifier.

Operation for all encodings

if ConditionPassed() then
EncodingSpecificOperations();
(shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
result = R[n] AND shifted;
if d == 15 then // Can only occur for A32 encoding
  if setflags then
    ALUExceptionReturn(result);
  else
ALUWritePC(result);
else
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;  
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;        
        // PSTATE.V unchanged
F5.1.13 AND, ANDS (register-shifted register)

Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the destination register, and can optionally update the condition flags based on the result.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 16|15 | 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|---|-------------|-------------|-----|-----|----|----|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 0 | 0 | 0 | 0 | 0 | S | Rn | Rd | Rs | 0 | type | 1 | Rm |

Flag setting variant

Applies when \( S = 1 \).

\[ \text{ANDS}\{<c>\}{<q>} \{<Rd>,\} <Rn>, <Rm>, <type> <Rs> \]

Not flag setting variant

Applies when \( S = 0 \).

\[ \text{AND}\{<c>\}{<q>} \{<Rd>,\} <Rn>, <Rm>, <type> <Rs> \]

Decode for all variants of this encoding

\[
\begin{align*}
d &= \text{UInt}(Rd); \\
n &= \text{UInt}(Rn); \\
m &= \text{UInt}(Rm); \\
s &= \text{UInt}(Rs); \\
\text{setflags} &= (S == '1'); \\
\text{shift}_t &= \text{DecodeRegShift}(type); \\
\text{if } d &= 15 || n &= 15 || m &= 15 || s &= 15 \text{ then UNPREDICTABLE;}
\end{align*}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rn>\) Is the first general-purpose source register, encoded in the "Rn" field.

\(<Rm>\) Is the second general-purpose source register, encoded in the "Rm" field.

\(<\text{type}>\) Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

\(<Rs>\) Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if `ConditionPassed()` then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = R[n] AND shifted;
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
F5.1.14   ASR (immediate)

Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the destination register.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

**A1**

```
<table>
<thead>
<tr>
<th>31 28 27 25 24 23 21 20 19 18 16 15</th>
<th>12 11</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>Rd</td>
<td>imm5</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td>type</td>
</tr>
</tbody>
</table>
```

**MOV, shift or rotate by value variant**

ASR$<c>{<q>}$ {<Rd>,} <Rm>, #<imm>

is equivalent to

MOV$<c>{<q>}$ <Rd>, <Rm>, ASR #<imm>

and is always the preferred disassembly.

**T2**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 0</td>
<td>imm5</td>
<td>Rm</td>
<td>Rd</td>
</tr>
<tr>
<td>op</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T2 variant**

ASR$<c>{<q>}$ {<Rd>,} <Rm>, #<imm> // Inside IT block

is equivalent to

MOV$<c>{<q>}$ <Rd>, <Rm>, ASR #<imm>

and is the preferred disassembly when InITBlock().

**T3**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8 7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14</th>
<th>12</th>
<th>11 8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 1 0 0 1 0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
<td>1 0</td>
<td>Rm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**MOV, shift or rotate by value variant**

ASR$<c>$.W {<Rd>,} <Rm>, #<imm> // Inside IT block, and <Rd>, <Rm>, #<imm> can be represented in T2

is equivalent to

MOV$<c>{<q>}$ <Rd>, <Rm>, ASR #<imm>

and is always the preferred disassembly.

ASR$<c>{<q>}$ {<Rd>,} <Rm>, #<imm>
is equivalent to

\[
\text{MOV}\{<c>\}\{<q>\} \ <Rd>, \ <Rm>, \ \text{ASR} \ #<imm>
\]

and is always the preferred disassembly.

**Assembler symbols**

- `<c>`: See *Standard assembler syntax fields* on page F2-2406.
- `<q>`: See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>`: For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293. For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>`: For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated. For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.
- `<imm>`: For encoding A1 and T2: is the shift amount, in the range 1 to 32, encoded in the "imm5" field as `<imm>` modulo 32. For encoding T3: is the shift amount, in the range 1 to 32, encoded in the "imm3:imm2" field as `<imm>` modulo 32.

**Operation for all encodings**

The description of MOV, MOVs (register) gives the operational pseudocode for this instruction.
ASR (register)

Arithmetic Shift Right (register) shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{cccccccccc}
\text{cond} & S & \text{type} \\
|31 & 28|27 26 25 24|23 22 21 20|19 18 17 16|15 & 12|11 & 8 & 7 & 6 & 5 & 4 & 3 & 0 | \\
\hline
=1111 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & (0) & (0) & (0) & (0) & Rd & Rs & 0 & 1 & 0 & 1 & Rm \\
\end{array}
\]

Not flag setting variant

\[
\text{ASR}\{<c>|<q>\} \{<Rd>, \} <Rm>, <Rs>
\]

is equivalent to

\[
\text{MOV}\{<c>|<q>\} <Rd>, <Rm>, \text{ASR} <Rs>
\]

and is always the preferred disassembly.

T1

\[
\begin{array}{cccccccccc}
\text{op} \\
|15 & 14 & 13 & 12|11 & 10 & 9 & 6 & 5 & 3 & 2 & 0 | \\
\hline
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & Rs & Rdm \\
\end{array}
\]

Arithmetic shift right variant

\[
\text{ASR}<c>|<q>\} \{<Rdm>, \} <Rdm>, <Rs> // Inside IT block
\]

is equivalent to

\[
\text{MOV}<c>|<q>\} <Rdm>, <Rdm>, \text{ASR} <Rs>
\]

and is the preferred disassembly when InITBlock().

T2

\[
\begin{array}{cccccccccc}
\text{type} & S \\
|15 & 14 & 13 & 12|11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 | \\
\hline
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & Rm & 1 & 1 & 1 & 1 & Rd & 0 & 0 & 0 & 0 & Rs \\
\end{array}
\]

Not flag setting variant

\[
\text{ASR}<c>|.W \{<Rd>, \} <Rm>, <Rs> // Inside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1
\]

is equivalent to

\[
\text{MOV}<c>|<q>\} <Rd>, <Rm>, \text{ASR} <Rs>
\]
and is always the preferred disassembly.

\[ \text{ASR}\{<c>\}{<q>}\{<Rd>,}\{<Rm>,\} <Rs> \]

is equivalent to

\[ \text{MOV}\{<c>\}{<q>}\{<Rd>,\}<Rm>,\text{ ASR}<Rs> \]

and is always the preferred disassembly.

**Assembler symbols**

- `<c>`  See *Standard assembler syntax fields* on page F2-2406.
- `<q>`  See *Standard assembler syntax fields* on page F2-2406.
- `<Rdm>` Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- `<Rd>`  Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>`  Is the first general-purpose source register, encoded in the "Rm" field.
- `<Rs>`  Is the second general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVs (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.16 **ASRS (immediate)**

Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the destination register.

If the destination register is not the PC, this instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
- The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
- The instruction is UNDEFINED in Hyp mode.
- The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

**A1**

```
<table>
<thead>
<tr>
<th>31 28 27 25 24 23 22 21 20 19 18 17 16 15 12 11</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 1 1 0 1 (0) (0) (0) Rd imm5 1 0 0 Rm</td>
</tr>
</tbody>
</table>
```

**MOVS, shift or rotate by value variant**

ASRS{<c>}{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, ASR #<imm>

and is always the preferred disassembly.

**T2**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 0</td>
<td>imm5</td>
<td>Rm</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```

**T2 variant**

ASRS{<q>} {<Rd>,} <Rm>, #<imm> // Outside IT block

is equivalent to

MOVS{<q>} <Rd>, <Rm>, ASR #<imm>

and is the preferred disassembly when !InITBlock().
T3

MOVS, shift or rotate by value variant

ASRS.W {<Rd>,} <Rm>, #<imm> // Outside IT block, and <Rd>, <Rm>, #<imm> can be represented in T2
is equivalent to
MOVS{<c>}{<q>} <Rd>, <Rm>, ASR #<imm>
and is always the preferred disassembly.

ASRS{<c>}{<q>} {<Rd>,} <Rm>, #<imm>
is equivalent to
MOVS{<c>}{<q>} <Rd>, <Rm>, ASR #<imm>
and is always the preferred disassembly.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.

<Rm> For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.

<imm> For encoding A1 and T2: is the shift amount, in the range 1 to 32, encoded in the "imm5" field as <imm> modulo 32.
For encoding T3: is the shift amount, in the range 1 to 32, encoded in the "imm3:imm2" field as <imm> modulo 32.

Operation for all encodings

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.17 ASRS (register)

Arithmetic Shift Right, setting flags (register) shifts a register value right by a variable number of bits, shifting in copies of its sign bit, writes the result to the destination register, and updates the condition flags based on the result. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

```
|31|28|27|26|25|24|23|22|21|20|19|18|17|16|15|12|11| 8 | 7 | 6 | 5 | 4 | 3 | 0 |
 1| 1| 1| 1| 1| 0| 0| 0| 1| 1| 0| 1| 1| 0| 0| (0)| (0)| (0)| (0)| Rd | Rs | 0 | 1 | 0 | 1 | Rm |
 1| 1| 1| 1| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0|
```

Flag setting variant

ASRS{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, ASR <Rs>

and is always the preferred disassembly.

T1

```
|15|14|13|12|11|10| 9 | 6 | 5 | 3 | 2 | 0 |
---|---|---|---|---|---|---|---|---|---|---|---|
 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Rs | Rdm |
```

Arithmetic shift right variant

ASRS{<q>} {<Rdm>,} <Rdm>, <Rs> // Outside IT block

is equivalent to

MOVS{<q>} <Rdm>, <Rdm>, ASR <Rs>

and is the preferred disassembly when !InITBlock().

T2

```
|15|14|13|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | Rd | 0 | 0 | 0 | 0 | Rs |
```

Flag setting variant

ASRS.W {<Rd>,} <Rm>, <Rs> // Outside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, ASR <Rs>
and is always the preferred disassembly.

\[ \text{ASRS} \{c\} \{q\} \{Rd\}, \{Rm\}, \{Rs\} \]

is equivalent to

\[ \text{MOVS} \{c\} \{q\} \{Rd\}, \{Rm\}, \text{ASR} \{Rs\} \]

and is always the preferred disassembly.

**Assembler symbols**

- \(c\) See *Standard assembler syntax fields* on page F2-2406.
- \(q\) See *Standard assembler syntax fields* on page F2-2406.
- \(Rdm\) Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- \(Rd\) Is the general-purpose destination register, encoded in the "Rd" field.
- \(Rm\) Is the first general-purpose source register, encoded in the "Rm" field.
- \(Rs\) Is the second general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.18  B

Branch causes a branch to a target address.

A1

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 26 & 25 & 24 & 23 & 0 \\
\hline
!1111 & 1 & 0 & 1 & 0 & \text{imm24} & \text{cond} \\
\end{array}
\]

A1 variant

\[B\{<c>\{<q> \{<label>\} \}

Decode for this encoding

\[\text{imm32} = \text{SignExtend}(\text{imm24}:'00', 32);\]

T1

\[
\begin{array}{cccccccc}
15 & 14 & 13 & 12 & 11 & 8 & 7 & 0 \\
\hline
1 & 1 & 0 & 1 & \text{!111x} & \text{imm8} & \text{cond} \\
\end{array}
\]

T1 variant

\[B\{<c>\{<q> \{<label>\} // \text{Not permitted in IT block} \]

Decode for this encoding

\[
\begin{align*}
\text{if cond} &= '1110' \text{ then SEE UDF;} \\
\text{if cond} &= '1111' \text{ then SEE SVC;} \\
\text{imm32} &= \text{SignExtend}(\text{imm8}:'0', 32); \\
\text{if InITBlock()} &\text{ then UNPREDICTABLE;}
\end{align*}
\]

T2

\[
\begin{array}{cccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 0 \\
\hline
1 & 1 & 1 & 0 & 0 & \text{imm11} & \\
\end{array}
\]

T2 variant

\[B\{<c>\{<q> \{<label>\} // \text{Outside or last in IT block} \]

Decode for this encoding

\[
\begin{align*}
\text{imm32} &= \text{SignExtend}(\text{imm11}:'0', 32); \\
\text{if InITBlock()} &\text{ & !LastInITBlock()} \text{ then UNPREDICTABLE;}
\end{align*}
\]

T3

\[
\begin{array}{cccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 0 \\
\hline
1 & 1 & 1 & 0 & S & \text{!111x} & \text{imm6} & 1 & 0 & J1 & 0 & J2 & \text{imm11} & \text{cond} \\
\end{array}
\]
T3 variant

B<{}>.W <label> // Not permitted in IT block, and <label> can be represented in T1
B<{}>{<q>} <label> // Not permitted in IT block

Decode for this encoding

if cond<3:1> == '111' then SEE "Related encodings";
imm32 = SignExtend(S:J2:J1:imm6:imm11:'0', 32);
if InITBlock() then UNPREDICTABLE;

T4

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>0</th>
<th>15 14 13 12</th>
<th>11 10</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>imm10</td>
</tr>
</tbody>
</table>

T4 variant

B{<{}>}.W <label> // <label> can be represented in T2
B{<{}>}{<q>} <label>

Decode for this encoding

I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  imm32 = SignExtend(S:I1:I2:imm10:imm11:'0', 32);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: Branches and miscellaneous control on page F3-2471.

Assembler symbols

<{}>

For encoding A1, T2 and T4: see Standard assembler syntax fields on page F2-2406.
For encoding T1: see Standard assembler syntax fields on page F2-2406. Must not be AL or omitted.
For encoding T3: see Standard assembler syntax fields on page F2-2406. <{}> must not be AL or omitted.

<{}>

See Standard assembler syntax fields on page F2-2406.

<label>

For encoding A1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are multiples of 4 in the range –33554432 to 33554428.
For encoding T1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range –256 to 254.
For encoding T2: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range –2048 to 2046.
For encoding T3: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range –1048576 to 1048574.
For encoding T4: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range –16777216 to 16777214.

**Operation for all encodings**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    BranchWritePC(PC + imm32);
```
F5.1.19   BFC

Bit Field Clear clears any number of adjacent bits at any position in a register, without affecting the other bits in the register.

A1

\[
\begin{array}{cccccccccccccccccccccc}
\hline
\text{cond} & 1 & 1 & 1 & 1 & 1 & 1 & 0 & \text{msb} & \text{Rd} & \text{lsb} & 0 & 0 & 1 & 1 & 1 & 1 \\
\end{array}
\]

A1 variant

\[
\text{BFC}\{<c>\}{<q>} <\text{Rd}>, #<\text{lsb}>, #<\text{width}>
\]

Decode for this encoding

\[
d = \text{UInt}(\text{Rd}); \ msbit = \text{UInt}(\text{msb}); \ lsbit = \text{UInt}(\text{lsb}); \if d == 15 then \text{UNPREDICTABLE};
\]

T1

\[
\begin{array}{cccccccccccccccccccccc}
| & 15 & 14 & 13 & 12|11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 | & 12|11 & 8 & 7 & 6 & 5 & 4 & 0 | \\
\hline
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm2}(0) & \text{msb} \\
\end{array}
\]

T1 variant

\[
\text{BFC}\{<c>\}{<q>} <\text{Rd}>, #<\text{lsb}>, #<\text{width}>
\]

Decode for this encoding

\[
d = \text{UInt}(\text{Rd}); \ msbit = \text{UInt}(\text{msb}); \ lsbit = \text{UInt}(\text{imm3:imm2}); \if d == 15 then \text{UNPREDICTABLE}; \ // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)    See Standard assembler syntax fields on page F2-2406.

\(<q>\)    See Standard assembler syntax fields on page F2-2406.

\(<\text{Rd}>\)    Is the general-purpose destination register, encoded in the "Rd" field.

\(<\text{lsb}>\)    For encoding A1: is the least significant bit to be cleared, in the range 0 to 31, encoded in the "lsb" field.

For encoding T1: is the least significant bit that is to be cleared, in the range 0 to 31, encoded in the "imm3:imm2" field.

\(<\text{width}>\)    Is the number of bits to be cleared, in the range 1 to 32-<\text{lsb}>, encoded in the "msb" field as <\text{lsb}>+<\text{width}>-1.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    if msbit >= lsbit then
        $R[d]<msbit:lsbit> = \text{Replicate('0', msbit-lsbit+1)}$;
        // Other bits of $R[d]$ are unchanged
    else
        UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If $msbit < lsbit$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.
F5.1.20  BFI

Bit Field Insert copies any number of low order bits from a register into the same number of adjacent bits at any position in the destination register.

A1

| 31 | 28|27|26|25|24|23|22|21|20| 16|15 | 12|11 | 7 |6 |5 |4 |3 |0 |
| l=1111 | 0 | 1 | 1 | 1 | 1 | 0 | msb | Rd | lsb | 0 | 0 | 1 | l=1111 |
| cond |        |        |        |        |        |        |        |        |        |        |        |        |

A1 variant

BFI{<c>}{<q>} <Rd>, <Rn>, #<lsb>, #<width>

Decode for this encoding

if Rn == '1111' then SEE BFC;
d = UInt(Rd);  n = UInt(Rn);  msbit = UInt(msb);  lsbit = UInt(lsb);
if d == 15 then UNPREDICTABLE;

T1

| 15 |14 |13|12|11 |10 |9 |8 |7 |6 |5 |4 |3 |0 |15 |14 |12|11 |8 |7 |6 |5 |4 |0 |
| 1 | 1 | 1 | 1 |0 |0 |1 |0 |1 |0 |1 |0 | l=1111 |0 | imm3 | Rd | imm2 |0 | msb |
| Rn |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |

T1 variant

BFI{<c>}{<q>} <Rd>, <Rn>, #<lsb>, #<width>

Decode for this encoding

if Rn == '1111' then SEE BFC;
d = UInt(Rd);  n = UInt(Rn);  msbit = UInt(msb);  lsbit = UInt(imm3:imm2);
if d == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- See [Standard assembler syntax fields on page F2-2406](#).
- See [Standard assembler syntax fields on page F2-2406](#).
- <Rd> Is the general-purpose destination register, encoded in the "Rd" field.
- <Rn> Is the general-purpose source register, encoded in the "Rn" field.
- <lsb> For encoding A1: is the least significant destination bit, in the range 0 to 31, encoded in the "lsb" field.
  For encoding T1: is the least significant destination bit, in the range 0 to 31, encoded in the "imm3:imm2" field.
- <width> Is the number of bits to be copied, in the range 1 to 32-<lsb>, encoded in the "msb" field as <lsb>+<width>-1.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  if msbit >= 1sbit then
    \texttt{R[d]<msbit:lsbit> = R[n]<msbit-1sbit>:0>};
    \texttt{// Other bits of R[d] are unchanged}
  else
    \texttt{UNPREDICTABLE};

CONSTRAINED UNPREDICTABLE behavior

If msbit < 1sbit, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as \texttt{NOP}.
• The value in the destination register is \texttt{UNKNOWN}.  

F5.1.21 BIC, BICS (immediate)

Bitwise Bit Clear (immediate) performs a bitwise AND of a register value and the complement of an immediate value, and writes the result to the destination register.

If the destination register is not the PC, the BICS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The BIC variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The BICS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 | 28|26 25 24|23 22 21 20|19 16|15|12|11 | | | 0 |
|----|----|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 0 | 1 | 1 | 1 | 0 | S | Rn | Rd | imm12 |
| cond |

**BIC variant**

Applies when S == 0.

BIC{<c>{<q>} {<Rd>,} <Rn>, #<const>}

**BICS variant**

Applies when S == 1.

BICS{<c>{<q>} {<Rd>,} <Rn>, #<const>}

**Decode for all variants of this encoding**

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{setflags} = (S == '1'); \]
\[ (\text{imm32}, \text{carry}) = \text{A32ExpandImm}_C(\text{imm12}, \text{PSTATE.C}); \]

T1

| 15 | 14 | 13 | 12 | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 14 | 12 | 11 | 8 | 7 | | 0 |
|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | S | Rn | 0 | imm3 | Rd | imm8 |

**BIC variant**

Applies when S == 0.

BIC{<c>{<q>} {<Rd>,} <Rn>, #<const>}

**BICS variant**

Applies when S == 1.
BICS{<c>}{<q>} {<Rd>}, {<Rn>}, #<const>

Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{setflags} = (S == '1');
\]

\[
(\text{imm32}, \text{carry}) = T32\text{ExpandImm}_C(i:imm3:imm8, \text{PSTATE.C});
\]

if \( d == 15 \) || \( n == 15 \) then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \(<Rn>\). ARM deprecates using the PC as the destination register, but if the PC is used:

- For the BIC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the BICS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \(<Rn>\).

\(<Rn>\) For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

\(<\text{const}>\) For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  result = R[n] AND NOT(imm32);
  if d == 15 then  // Can only occur for A32 encoding
    if setflags then
      ALUExceptionReturn(result);
    else
      ALUWritePC(result);
  else
    R[d] = result;
    if setflags then
      PSTATE.N = result<31>;
      PSTATE.Z = IsZeroBit(result);
      PSTATE.C = carry;
      // PSTATE.V unchanged
F5.1.22   BIC, BICS (register)

Bitwise Bit Clear (register) performs a bitwise AND of a register value and the complement of an optionally-shifted
register value, and writes the result to the destination register.

If the destination register is not the PC, the BICS variant of the instruction updates the condition flags based on the
result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. ARM
deprecates any use of these encodings. However, when the destination register is the PC:

- The BIC variant of the instruction is an interworking branch, see Pseudocode description of operations on
  the AArch32 general-purpose registers and the PC on page E1-2293.
- The BICS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from
    AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 | 7 6 5 4 |3 0 |
|-----|-----------------|-----------------|-------|-------|-------|------|------|------|
| !=1111 | 0 0 0 1 1 1 0 | S | Rn | Rd | imm5 | type | 0 | Rm |

**BIC, rotate right with extend variant**

Applies when \(S == 0 && \text{imm5} == 00000 && \text{type} == 11\).

\(\text{BIC}\{<c>\} \{<q>p\} \{<Rd>,\} <Rn>, <Rm>, \text{RRX}\)

**BIC, shift or rotate by value variant**

Applies when \(S == 0 \&\& !(\text{imm5} == 00000 \&\& \text{type} == 11)\).

\(\text{BIC}\{<c>\} \{<p>\} \{<Rd>,\} <Rn>, <Rm> \{, <shift> \#<amount>\}\)

**BICS, rotate right with extend variant**

Applies when \(S == 1 && \text{imm5} == 00000 && \text{type} == 11\).

\(\text{BICS}\{<c>\} \{<q>p\} \{<Rd>,\} <Rn>, <Rm>, \text{RRX}\)

**BICS, shift or rotate by value variant**

Applies when \(S == 1 \&\& !(\text{imm5} == 00000 \&\& \text{type} == 11)\).

\(\text{BICS}\{<c>\} \{<p>\} \{<Rd>,\} <Rn>, <Rm> \{, <shift> \#<amount>\}\)

**Decode for all variants of this encoding**

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{setflags} = (S == '1');\)
\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}((\text{type}, \text{imm5});\)

T1

| 15 14 13 12| 11 10 9 8 7 6 5 | 3 2 0 |
|-------------------|
| 0 1 0 0 0 0 1 1 0 |  Rm |  Rdn |

**T1 variant**

BIC<c>{<q>}{<Rdn>,} <Rdn>, <Rm> // Inside IT block

BICS{<q>}{<Rdn>,} <Rdn>, <Rm> // Outside IT block

**Decode for this encoding**

d = UInt(Rdn);  n = UInt(Rdn);  m = UInt(Rm);  setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

T2

| 15 14 13 12| 11 10 9 8 7 6 5 4 | 3 0 15 14 12| 11 8 7 6 5 4 3 0 |
|-------------------|
| 1 1 1 0 1 0 0 0 1 |  S |  Rn  | 0 |  imm3 |  Rd  |  imm2 | type |  Rm |

**BIC, rotate right with extend variant**

Applies when S == 0 && imm3 == 000 && imm2 == 00 && type == 11.

BIC{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, RRX

**BIC, shift or rotate by value variant**

Applies when S == 0 && !(imm3 == 000 && imm2 == 00 && type == 11).

BIC{<c>}{<q>}{<Rd>,} <Rn>, <Rm> // Inside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1

BICS{<<c>}{<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**BICS, rotate right with extend variant**

Applies when S == 1 && imm3 == 000 && imm2 == 00 && type == 11.

BICS{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, RRX

**BICS, shift or rotate by value variant**

Applies when S == 1 && !(imm3 == 000 && imm2 == 00 && type == 11).

BICS{<<c>}{<Rd>,} <Rn>, <Rm> // Outside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1

BICS{<c>}{<q>}{<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<\> See Standard assembler syntax fields on page F2-2406.

<\q> See Standard assembler syntax fields on page F2-2406.

<Rdn> Is the first general-purpose source register and the destination register, encoded in the "Rdn" field.

<Rd> For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the BIC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the BICS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn> For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T2: is the first general-purpose source register, encoded in the "Rn" field.

<Rm> For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

<shift> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount> For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[n], shift_t, shift_n, PSTATE.C);
    result = R[n] AND NOT(shifted);
    if d == 15 then // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.N = result<31>;
            PSTATE.Z = IsZeroBit(result);
            PSTATE.C = carry;
            // PSTATE.V unchanged

```
F5.1.23   BIC, BICS (register-shifted register)

Bitwise Bit Clear (register-shifted register) performs a bitwise AND of a register value and the complement of a
register-shifted register value. It writes the result to the destination register, and can optionally update the condition
flags based on the result.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 3 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | 0 0 0 1 1 0 S | Rn | Rd | Rs | 0 | type | 1 | Rm |

Flag setting variant

Applies when S == 1.

BICS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Not flag setting variant

Applies when S == 0.

BIC{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

d = Uint(Rd);  n = Uint(Rn);  m = Uint(Rm);  s = Uint(Rs);
setflags = (S == '1');  shift_t = DecodeRegShift(type);
if d == 15 || n == 15 || m == 15 || s == 15 then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural
Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

<type> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have
the following values:

<table>
<thead>
<tr>
<th>Shift Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSL</td>
<td>00</td>
</tr>
<tr>
<td>LSR</td>
<td>01</td>
</tr>
<tr>
<td>ASR</td>
<td>10</td>
</tr>
<tr>
<td>ROR</td>
<td>11</td>
</tr>
</tbody>
</table>

<Rs> Is the general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs"
field.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = R[n] AND NOT(shifted);
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
F5.1.24  BKPT

Breakpoint causes a Breakpoint Instruction exception.

Breakpoint is always unconditional, even when inside an IT block.

A1

\[
\begin{array}{ccccccccccc}
\hline
\text{cond} & \text{imm12} & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & & & & & & & \\
\end{array}
\]

A1 variant

BKPT{\text{<q>}} \{\#\}<\text{imm>}

Decode for this encoding

\[
\text{imm16} = \text{imm12:imm4};
\]

if \text{cond} \neq '1110' then UNPREDICTABLE;  // BKPT must be encoded with AL condition

CONSTRANGED UNPREDICTABLE behavior

If \text{cond} \neq '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes unconditionally.
- The instruction executes conditionally.

T1

\[
\begin{array}{ccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\
\hline
\text{imm8} & & & & & & & & & & & & & & & & & \\
\end{array}
\]

T1 variant

BKPT{\text{<q>}} \{\#\}<\text{imm>}

Decode for this encoding

\[
\text{imm16} = \text{ZeroExtend(imm8, 16)};
\]

Notes for all encodings

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\text{<q>} \text{ See Standard assembler syntax fields on page F2-2406.} An BKPT instruction must be unconditional.
For encoding A1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm12:imm4" field. This value:

- Is recorded in the Comment field of ESR_ELx.ISS if the Software Breakpoint Instruction exception is taken to an exception level that is using AArch64.
- Is ignored otherwise.

For encoding T1: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. This value:

- Is recorded in the Comment field of ESR_ELx.ISS if the Software Breakpoint Instruction exception is taken to an exception level that is using AArch64.
- Is ignored otherwise.

**Operation for all encodings**

```
EncodingSpecificOperations();
AArch32.SoftwareBreakpoint(imm16);
```
F5.1.25   BL, BLX (immediate)

Branch with Link calls a subroutine at a PC-relative address, and setting LR to the return address.

Branch with Link and Exchange Instruction Sets (immediate) calls a subroutine at a PC-relative address, setting LR to the return address, and changes the instruction set from A32 to T32, or from T32 to A32.

A1

\[
\begin{array}{cccccccccc}
31 & 28 & 27 & 26 & 25 & 24 & 23 & | & | & | & | & 0 & 1 & 0 & 1 & 1 & \text{imm24} \\
\end{array}
\]

\text{cond}

A1 variant

BL{<c>}{<q>} <label>

\text{Decode for this encoding}

\[
\text{imm32} = \text{SignExtend}(\text{imm24}:'00', 32); \quad \text{targetInstrSet} = \text{InstrSet_{A32}};
\]

A2

\[
\begin{array}{cccccccccc}
31 & 28 & 27 & 26 & 25 & 24 & 23 & | & | & | & | & 0 | 1 & 1 & 1 & 1 & \text{imm24} \\
\end{array}
\]

\text{cond}

A2 variant

BLX{<c>}{<q>} <label>

\text{Decode for this encoding}

\[
\text{imm32} = \text{SignExtend}(\text{imm24}:H:'0', 32); \quad \text{targetInstrSet} = \text{InstrSet_{T32}};
\]

T1

\[
\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & | & | & | & | & 0 | 1 & 1 & 1 & 0 & \text{S} & \text{imm10} & 1 & 1 & J1 & J2 & \text{imm11} \\
\end{array}
\]

T1 variant

BL{<c>}{<q>} <label>

\text{Decode for this encoding}

\[
\text{I1} = \text{NOT}((\text{J1 EOR S}); \quad \text{I2} = \text{NOT}((\text{J2 EOR S}); \quad \text{imm32} = \text{SignExtend}(\text{S}:I1:I2:imm10:imm11:'0', 32); \\
\text{targetInstrSet} = \text{InstrSet_{T32}}; \quad \text{if InITBlock()} && !\text{LastInITBlock()} \text{ then UNPREDICTABLE;}
\]

T2

\[
\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & | & | & | & | & 0 | 1 & 1 & 1 & 0 & \text{S} & \text{imm10H} & 1 & 1 & J1 & J2 & \text{imm10L} & H \\
\end{array}
\]
T2 variant

BLX{<c>}{<q>} <label>

Decode for this encoding

if H == '1' then UNDEFINED;
I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  \text{imm32} = \text{SignExtend}(S:I1:I2:imm10H:imm10L:'00', 32);
targetInstrSet = InstrSet_A32;
if InITBlock() \&\& !LastInITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\text{<c>}  \quad \text{For encoding A1, T1 and T2: see Standard assembler syntax fields on page F2-2406.}
\text{For encoding A2: see Standard assembler syntax fields on page F2-2406. <c>} must be AL or omitted.
\text{<q>}  \quad \text{See Standard assembler syntax fields on page F2-2406.}
\text{<label>}  \quad \text{For encoding A1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the BL instruction to this label, then selects an encoding that sets \text{imm32} to that offset. Permitted offsets are multiples of 4 in the range –33554432 to 33554428.}
\text{For encoding A2: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the BLX instruction to this label, then selects an encoding with \text{imm32} set to that offset. Permitted offsets are even numbers in the range –33554432 to 33544430.}
\text{For encoding T1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the BL instruction to this label, then selects an encoding with \text{imm32} set to that offset. Permitted offsets are even numbers in the range –16777216 to 16777214.}
\text{For encoding T2: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the Align(PC, 4) value of the BLX instruction to this label, then selects an encoding with \text{imm32} set to that offset. Permitted offsets are multiples of 4 in the range –16777216 to 16777212.}

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  if CurrentInstrSet() == InstrSet_A32 then
    LR = PC - 4;
  else
    LR = PC<31:1> : '1';
  if targetInstrSet == InstrSet_A32 then
    targetAddress = Align(PC, 4) + \text{imm32};
  else
    targetAddress = PC + \text{imm32};
  SelectInstrSet(targetInstrSet);
  BranchWritePC(targetAddress);
F5.1.26  BLX (register)

Branch with Link and Exchange (register) calls a subroutine at an address specified in the register, and if necessary changes to the instruction set indicated by bit[0] of the register value. If the value in bit[0] is 0, the instruction set after the branch will be A32. If the value in bit[0] is 1, the instruction set after the branch will be T32.

A1

![Instruction Format](image)

A1 variant

BLX{<c>}{<q>} <Rm>

*Decode for this encoding*

\[
m = \text{UInt}(Rm);
\]

*if* \( m == 15 \) *then UNPREDICTABLE;*

T1

![Instruction Format](image)

T1 variant

BLX{<c>}{<q>} <Rm>

*Decode for this encoding*

\[
m = \text{UInt}(Rm);
\]

*if* \( m == 15 \) *then UNPREDICTABLE;*

*if* \( \text{InITBlock}() \) \& \( !
\text{LastInITBlock}() \) *then UNPREDICTABLE;*

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

*<c>*  See Standard assembler syntax fields on page F2-2406.

*<q>*  See Standard assembler syntax fields on page F2-2406.

*<Rm>*  Is the general-purpose register holding the address to be branched to, encoded in the "Rm" field.

Operation for all encodings

*if* \( \text{ConditionPassed}() \) *then*

*EncodingSpecificOperations();*

*target = R[m];*

*if* \( \text{CurrentInstrSet}() == \text{InstrSet_A32} \) *then*

\( \text{next_instr_addr} = \text{PC} - 4; \)

*LR = next_instr_addr;*

*else*
next_instr_addr = PC - 2;
LR = next_instr_addr<31:1> : '1';
BXWritePC(target);
F5.1.27   BX

Branch and Exchange causes a branch to an address and instruction set specified by a register.

**A1**

```
| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 2 1 0 |
```

```
0 0 0 1 0 0 1 0 |(1)(1)(1)(1)(1)(1)(1)(1)|1111 | 0 0 1 |Rm |
```

**A1 variant**

BX{<c>}{<q>} <Rm>

*Decode for this encoding*

```jscript
m = UInt(Rm);
```

**T1**

```
| 15 14 13 12|11 10 9 8 | 7 6 | 3 2 1 0 |
```

```
0 1 0 0 0 1 1 0 |Rm |(0)|0|0|
```

**T1 variant**

BX{<c>}{<q>} <Rm>

*Decode for this encoding*

```jscript
m = UInt(Rm);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;
```

**Notes for all encodings**

For more information about the CONstrained UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rm>` For encoding A1: is the general-purpose register holding the address to be branched to, encoded in the "Rm" field. The PC can be used.
  
  For encoding T1: is the general-purpose register holding the address to be branched to, encoded in the "Rm" field. The PC can be used.

  **Note**

  If `<Rm>` is the PC at a non word-aligned address, it results in UNPREDICTABLE behavior because the address passed to the BXWritePC() pseudocode function has bits<1:0> = '10'.

  ![Image](image-url)
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    BXWritePC(R[m]);
F5.1.28   BXJ

Branch and Exchange, previously Branch and Exchange Jazelle.

In ARMv8, BXJ behaves as a BX instruction, see BX. This means it causes a branch to an address and instruction set specified by a register.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0 0 0 0</td>
<td>1 0 0 1</td>
<td>0 1 0 0</td>
<td>1 1 1 1</td>
<td>0 0 1 0</td>
<td>Rm 0 0 1 0</td>
<td>cond</td>
</tr>
</tbody>
</table>

A1 variant

BXJ{<c>}{<q>} <Rm>

Decode for this encoding

\[
m = \text{UInt}(Rm);
\]
\[
\text{if } m = 15 \text{ then UNPREDICTABLE;}
\]

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0</td>
<td>1 1 1 0 0 0</td>
<td>Rm 1 0 0 0</td>
<td>0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

T1 variant

BXJ{<c>}{<q>} <Rm>

Decode for this encoding

\[
m = \text{UInt}(Rm);
\]
\[
\text{if } m = 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]
\[
\text{if InITBlock()} \text{ & } \text{!LastInITBlock()} \text{ then UNPREDICTABLE;}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.

\(<q>\)  See Standard assembler syntax fields on page F2-2406.

\(<Rm>\)  Is the general-purpose register holding the address to be branched to, encoded in the "Rm" field.

Operation for all encodings

\[
\text{if ConditionPassed() then}
\]
\[
\text{EncodingSpecificOperations();}
\]
\[
\text{BXWritePC(R[m]);}
\]
F5.1.29  CBNZ, CBZ

Compare and Branch on Nonzero and Compare and Branch on Zero compare the value in a register with zero, and conditionally branch forward a constant value. They do not affect the condition flags.

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1</td>
<td>op</td>
<td>0</td>
<td>i</td>
</tr>
</tbody>
</table>
```

**CBNZ variant**

Applies when \( op = 1 \).

\[
\text{CBNZ} \{<q>\} \ <Rn>, \ <label>
\]

**CBZ variant**

Applies when \( op = 0 \).

\[
\text{CBZ} \{<q>\} \ <Rn>, \ <label>
\]

**Decode for all variants of this encoding**

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(i:imm5:'0', 32); \quad \text{nonzero} = (op = '1');
\]

if InITBlock() then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rn>\) Is the general-purpose register to be tested, encoded in the "Rn" field.

\(<label>\) Is the program label to be conditionally branched to. Its offset from the PC, a multiple of 2 and in the range 0 to 126, is encoded as “i:imm5” times 4.

**Operation**

```
EncodingSpecificOperations();
if nonzero != IsZero(R[n]) then
  BranchWritePC(PC + imm32);
```
F5.1.30 CLREX

Clear-Exclusive clears the local monitor of the executing PE.

A1

\[
\begin{array}{cccccccccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]

A1 variant

CLREX{<c>}{<q>}

Decode for this encoding

// No additional decoding required

T1

\[
\begin{array}{cccccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]

T1 variant

CLREX{<c>}{<q>}

Decode for this encoding

// No additional decoding required

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. Must be AL or omitted.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>

See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  ClearExclusiveLocal(ProcessorID());
F5.1.31   CLZ

Count Leading Zeros returns the number of binary zero bits before the first binary one bit in a value.

A1

```
   1            13           12          11        10         9         8         7         6         5         4         3         1
   +-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+
   | l=1111                0               0               1               0               1               1               0           |
   | Rd                  0               1               1               0               0               1               1               0           |
   | cond                0               0               0               1               0               1               1               0           |
```

**A1 variant**

CLZ{<c>}{<q>} <Rd>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd);\quad m = \text{UInt}(Rm);
\]

if d == 15 || m == 15 then UNPREDICTABLE;

T1

```
   13          12          11        10         9         8         7         6         5         4         3         1         0
   +-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+
   | 111110101               0               1               1           0               1               0               1           |
   | Rd                  0               1               1               0               0               1               1               0           |
   | Rn                  1               1               1               1               0               1               1               1           |
   | cond                0               0               0               1               0               1               1               0           |
   | Rm                  1               0               0               0               1               0               0               1           |
```

**T1 variant**

CLZ{<c>}{<q>} <Rd>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd);\quad m = \text{UInt}(Rm);\quad n = \text{UInt}(Rn);
\]

if m != n || d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**CONSTRAINED UNPREDICTABLE behavior**

If m != n, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction executes with the additional decode: m = UInt(Rn);
- The value in the destination register is UNKNOWN.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  
  See Standard assembler syntax fields on page F2-2406.
- `<q>`  
  See Standard assembler syntax fields on page F2-2406.
- `<Rd>`  
  Is the general-purpose destination register, encoded in the "Rd" field.
<Rm> For encoding A1: is the general-purpose source register, encoded in the "Rm" field.
For encoding T1: is the general-purpose source register, encoded in the "Rm" field. It must be encoded with an identical value in the "Rn" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = CountLeadingZeroBits(R[m]);
    R[d] = result<31:0>;
F5.1.32  CMN (immediate)

Compare Negative (immediate) adds a register value and an immediate value. It updates the condition flags based on the result, and discards the result.

A1

\[
\begin{array}{ccccccccccccc}
\end{array}
\]

\[\text{cond} = 1111, \quad 0, 0, 1, 0, 1, 1, Rn, [0, 0, 0, 0, \text{imm12}]\]

A1 variant

\[
\text{CMN}\{<c>\}{<q>} \{<Rn>, \#<const>\}
\]

Decode for this encoding

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{A32ExpandImm(imm12)};
\]

T1

\[
\begin{array}{cccccccccccccccccc}
\end{array}
\]

\[\text{cond} = 1111, \quad 0, 0, 1, 1, 0, 0, 1, \text{Rn}, [0, \text{imm3}, 1, 1, 1, \text{imm8}]\]

T1 variant

\[
\text{CMN}\{<c>\}{<q>} \{<Rn>, \#<const>\}
\]

Decode for this encoding

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{T32ExpandImm(i:imm3:imm8)};
\]

if \( n \neq 15 \) then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\[
<e> \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]

\[
<q> \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]

\[
<Rn> \quad \text{For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.}
\]

\[
\text{For encoding T1: is the general-purpose source register, encoded in the "Rn" field.}
\]

\[
<const> \quad \text{For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.}
\]

\[
\text{For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.}
\]
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, ncv) = AddWithCarry(R[n], imm32, '0');
    PSTATE.<N,Z,C,V> = ncv;
F5.1.33  CMN (register)

Compare Negative (register) adds a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

**A1**

\[
\begin{array}{r|cccccccccc|cc|c}
|31|28|27|26|25|24|23|22|21|20|19&16|15|14|13|12|11|7|6|5|4|3|0|
\hline
11|11|11|11|11|0|0|1|0|1|1|1&0|0|0|0|0|0&0\tablecond
\end{array}
\]

*Rotate right with extend variant*

Applies when \( \text{imm5} == 00000 \) \&\& \( \text{type} == 11 \).

\[\text{CMN}\{<c>\}{<q>} <Rn>, <Rm>, RRX\]

*Shift or rotate by value variant*

Applies when \( \neg (\text{imm5} == 00000 \) \&\& \( \text{type} == 11 \)).

\[\text{CMN}\{<c>\}{<q>} <Rn>, <Rm> \{, <shift> #<amount>\}\]

*Decode for all variants of this encoding*

\[
n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
(shift_t, shift_n) = \text{DecodeImmShift}(\text{type}, \text{imm5});
\]

**T1**

\[
\begin{array}{r|cccccccc|c|cc}
|15|14|13|12|11|10|9|8|7|6|5|3|2|0|
\hline
0|1|0|0|0|0|1|0|1|1&0\tableRn
\end{array}
\]

*T1 variant*

\[\text{CMN}\{<c>\}{<q>} <Rn>, <Rm>\]

*Decode for this encoding*

\[
n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
(shift_t, shift_n) = (\text{SRType}_{LSL}, 0);
\]

**T2**

\[
\begin{array}{r|cccccccc|c|cc}
|15|14|13|12|11|10|9|8|7|6|5|4|3|0|
\hline
1|1|1|1|0|1|0|1|1|0|0|0|1&0\tableRn
\end{array}
\]

*Rotate right with extend variant*

Applies when \( \text{imm3} == 000 \) \&\& \( \text{imm2} == 00 \) \&\& \( \text{type} == 11 \).

\[\text{CMN}\{<c>\}{<q>} <Rn>, <Rm>, RRX\]

*Shift or rotate by value variant*

Applies when \( \neg (\text{imm3} == 000 \) \&\& \( \text{imm2} == 00 \) \&\& \( \text{type} == 11 \)).
CMN{<c>}.W <Rn>, <Rm> // <Rn>, <Rm> can be represented in T1
CMN{<c}>{<q>} <Rn>, <Rm> {}, <shift> #<amount>

**Decode for all variants of this encoding**

\[ n = |Rn|; \quad m = |Rm|; \]
\[
(shift_t, shift_n) = \text{DecodeImmShift}(type, \text{imm3:imm2});
\]
if \( n = 15 \) || \( m = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**
For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rn>` For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  For encoding T1 and T2: is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.
- `<shift>` Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when \( type = 00 \)
  - LSR when \( type = 01 \)
  - ASR when \( type = 10 \)
  - ROR when \( type = 11 \)
- `<amount>` For encoding A1: is the shift amount, in the range 1 to 31 (when \( \text{<shift>} = \text{LSL or ROR} \)) or 1 to 32 (when \( \text{<shift>} = \text{LSR or ASR} \)) encoded in the "imm5" field as \( \text{<amount>} \) modulo 32.
  For encoding T2: is the shift amount, in the range 1 to 31 (when \( \text{<shift>} = \text{LSL or ROR} \)) or 1 to 32 (when \( \text{<shift>} = \text{LSR or ASR} \)) encoded in the "imm3:imm2" field as \( \text{<amount>} \) modulo 32.

**Operation for all encodings**

\[
\text{if \ ConditionPassed() then}
\quad \text{EncodingSpecificOperations();}
\quad \text{shifted} = \text{Shift}(R[m], \text{shift}_t, \text{shift}_n, PSTATE.C);
\quad (\text{result}, \text{nzcv}) = \text{AddWithCarry}(R[n], \text{shifted}, '0');
\quad PSTATE.<N,Z,C,V> = \text{nzcv};
\]
F5.1.34  CMN (register-shifted register)

Compare Negative (register-shifted register) adds a register value and a register-shifted register value. It updates the condition flags based on the result, and discards the result.

A1

```
<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15 14 13 12</th>
<th>11 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!= 1111</td>
<td>0 0 0 1 1 1 0 1 0</td>
</tr>
</tbody>
</table>
```

**A1 variant**

CMN{<c>}{<q>} <Rn>, <Rm>, <type> <Rs>

*Decode for this encoding*

- \( n = \text{UInt}(Rn) \)
- \( m = \text{UInt}(Rm) \)
- \( s = \text{UInt}(Rs) \)
- \( \text{shift}_t = \text{DecodeRegShift}(\text{type}) \)
- \( \text{if } n == 15 || m == 15 || s == 15 \) then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see *Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.*

**Assembler symbols**

- \(<c>\)  See *Standard assembler syntax fields* on page F2-2406.
- \(<q>\)  See *Standard assembler syntax fields* on page F2-2406.
- \(<Rn>\)  Is the first general-purpose source register, encoded in the "Rn" field.
- \(<Rm>\)  Is the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{type}>\)  Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL  when \( \text{type} = 00 \)
  - LSR  when \( \text{type} = 01 \)
  - ASR  when \( \text{type} = 10 \)
  - ROR  when \( \text{type} = 11 \)
- \(<Rs>\)  Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], shifted, '0');
    PSTATE.<N,Z,C,V> = nzcv;
```
F5.1.35 CMP (immediate)

Compare (immediate) subtracts an immediate value from a register value. It updates the condition flags based on the result, and discards the result.

**A1**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!1111</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>![0][0]</td>
<td>![0][0]</td>
<td>![0][0]</td>
<td>![imm12][imm12]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**A1 variant**

CMP{<c>}{<q>} <Rn>, #<const>

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{A32ExpandImm}(\text{imm12});
\]

**T1**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>![imm8][imm8]</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

CMP{<c>}{<q>} <Rn>, #<imm8>

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

**T2**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 4 | 3 | 0 | 15 | 14 | 12 | 11 | 10 | 9 | 8 | 7 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|----|----|----|----|----|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | i | 0 | 1 | 1 | 0 | 1 | 1 | Rn | 0 | ![imm3][imm3] | 1 | 1 | 1 | 1 | ![imm8][imm8] |

**T2 variant**

CMP{<c>},W <Rn>, #<const> // <Rd>, <const> can be represented in T1

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{T32ExpandImm}(i:imm3:imm8);
\]

\[
\text{if } n = 15 \text{ then UNPREDICTABLE;}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<>

See Standard assembler syntax fields on page F2-2406.
<p>See <em>Standard assembler syntax fields on page F2-2406</em>.</p>

<code><b>Rn</b></code> For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
For encoding T1: is a general-purpose source register, encoded in the "Rn" field.
For encoding T2: is the general-purpose source register, encoded in the "Rn" field.

<code><b>imm8</b></code> Is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field.

<code><b>const</b></code> For encoding A1: an immediate value. See <em>Modified immediate constants in A32 instructions on page F2-2422</em> for the range of values.
For encoding T2: an immediate value. See <em>Modified immediate constants in T32 instructions on page F2-2420</em> for the range of values.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    (result, nzcv) = AddWithCarry(R[n], NOT(imm32), '1');
    PSTATE.<N,Z,C,V> = nzcv;
```

F5.1.36   CMP (register)

Compare (register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

A1

\[
\begin{array}{ccccccccccccc}
\hline
| 1=1111 | 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & \text{Rn} & (0) & (0) & (0) & \text{imm5} & \text{type} & 0 & \text{Rm} | \\
\hline
\end{array}
\]

\text{cond}

\text{Rotate right with extend variant}

Applies when \text{imm5} == 00000 && \text{type} == 11.

\text{CMP\{c\}\{q\} <Rn>, <Rm>, RRX}

\text{Shift or rotate by value variant}

Applies when !(\text{imm5} == 00000 && \text{type} == 11).

\text{CMP\{c\}\{q\} <Rn>, <Rm> \{, \text{<shift> #<amount>}\}}

\text{Decode for all variants of this encoding}

\[
n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)};
\]

\[
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm5)};
\]

T1

\[
\begin{array}{ccccccccccc}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 3 & 2 & 0 | \\
\hline
| 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 | \text{Rm} | \text{Rn} | \\
\end{array}
\]

T1 variant

\text{CMP\{c\}\{q\} <Rn>, <Rm> // <Rn> and <Rm> both from R0-R7}

\text{Decode for this encoding}

\[
n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)};
\]

\[
(\text{shift}_t, \text{shift}_n) = (\text{SRType\_LSL}, 0);
\]

T2

\[
\begin{array}{ccccccccccc}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 3 & 2 & 0 | \\
\hline
| 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & N | \text{Rm} | \text{Rn} | \\
\end{array}
\]

T2 variant

\text{CMP\{c\}\{q\} <Rn>, <Rm> // <Rn> and <Rm> not both from R0-R7}

\text{Decode for this encoding}

\[
n = \text{UInt(N:Rn)}; \quad m = \text{UInt(Rm)};
\]

\[
(\text{shift}_t, \text{shift}_n) = (\text{SRType\_LSL}, 0);
\]

if \text{n} < 8 && \text{m} < 8 then \text{UNPREDICTABLE};

if \text{n} == 15 || \text{m} == 15 then \text{UNPREDICTABLE};
**CONSTRAINED UNPREDICTABLE behavior**

If \( n < 8 \) and \( m < 8 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The condition flags become UNKNOWN.

**T3**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1 1 1 1 1</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
</tr>
</tbody>
</table>

**Rotate right with extend variant**

Applies when \( \text{imm3 == 000} \) and \( \text{imm2 == 00} \) and \( \text{type == 11} \).

CMP{<c>}{<q>} <Rn>, <Rm>, RRX

**Shift or rotate by value variant**

Applies when \( \neg(\text{imm3 == 000} \) and \( \text{imm2 == 00} \) and \( \text{type == 11} \).

CMP{<c>}.W <Rn>, <Rm> // <Rn>, <Rm> can be represented in T1 or T2

CMP{<c>}{<q>} <Rn>, <Rm>, <shift> #<amount>

**Decode for all variants of this encoding**

\[
n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3}::\text{imm2});\]

if \( n == 15 || m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rn>\) For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  
  For encoding T1 and T3: is the first general-purpose source register, encoded in the "Rn" field.

  For encoding T2: is the first general-purpose source register, encoded in the "N:Rn" field.

- \(<Rm>\) For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  
  For encoding T1, T2 and T3: is the second general-purpose source register, encoded in the "Rm" field.

- \(<\text{shift}>\) Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

  LSL when \( \text{type} = \text{00} \).
LSR when type = 01
ASR when type = 10
ROR when type = 11

<amount> is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T3: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[n], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], NOT(shifted), '1');
    PSTATE.<N,Z,C,V> = nzcv;

F5.1.37 CMP (register-shifted register)

Compare (register-shifted register) subtracts a register-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

A1

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=111 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Rn | 0 | 0 | 0 | 0 | Rs | 0 | type | 1 | Rm |

**A1 variant**

CMP{<c>}{<q>} <Rn>, <Rm>, <type> <Rs>

**Decode for this encoding**

\[
\begin{align*}
n &= \text{UInt}(Rn); \\
m &= \text{UInt}(Rm); \\
s &= \text{UInt}(Rs); \\
\text{shift}_t &= \text{DecodeRegShift}(\text{type}); \\
\text{if } n = 15 \text{ || } m = 15 \text{ || } s = 15 \text{ then UNPREDICTABLE;}
\end{align*}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.
- `<type>` Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- `<Rs>` Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation**

if `ConditionPassed()` then

\[
\begin{align*}
\text{shift}_n &= \text{UInt}(R[s]<7:0>); \\
\text{shifted} &= \text{Shift}(R[m], \text{shift}_t, \text{shift}_n, \text{PSTATE}.C); \\
\text{(result, nzcv)} &= \text{AddWithCarry}(R[n], \text{NOT}(\text{shifted}), '1'); \\
\text{PSTATE}.<N,Z,C,V> &= \text{nzcv};
\end{align*}
\]
F5.1.38 CPS, CPSID, CPSIE

Change PE State changes one or more of the PSTATE. {A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits.

CPS is treated as NOP if executed in User mode unless it is defined as being CONSTRAINED UNPREDICTABLE elsewhere in this section.

The PE checks whether the value being written to PSTATE.M is legal. See Illegal changes to PSTATE.M on page G1-3809.

A1

| 31 30 29 28| 27 26 25 24| 23 22 21 20| 19 18 17 16| 15 14 13 12| 11 10 9 8 | 7 6 5 4 | 0 |
| 1 1 1 1 | 0 0 0 1 | 0 0 0 | imod | 0 | 0 | 0 | M0 |
| (0) (0) (0) (0) A | I | F0 | mode |

CPS variant

Applies when imod == 00 && M == 1.

CPS{<q>} #<mode> // Cannot be conditional

CPSID variant

Applies when imod == 11 && M == 0.

CPSID{<q>} <iflags> // Cannot be conditional

CPSID variant

Applies when imod == 11 && M == 1.

CPSID{<q>} <iflags> , #<mode> // Cannot be conditional

CPSIE variant

Applies when imod == 10 && M == 0.

CPSIE{<q>} <iflags> // Cannot be conditional

CPSIE variant

Applies when imod == 10 && M == 1.

CPSIE{<q>} <iflags> , #<mode> // Cannot be conditional

Decode for all variants of this encoding

if mode != '00000' && M == '0' then UNPREDICTABLE;
if (imod<= '1' && A:I:F == '000') || (imod<= '0' && A:I:F != '000') then UNPREDICTABLE;
    enable = (imod == '10');
    disable = (imod == '11');
    changemode = (M == '1');
    affectA = (A == '1');
    affectI = (I == '1');
    affectF = (F == '1');
    if (imod == '00' && M == '0') || imod == '01' then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If mod == '01', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
If \( \text{imod} == '00' \&\& \text{M} == '0' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

If \( \text{mode} != '00000' \&\& \text{M} == '0' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: changemode = TRUE.
- The instruction executes as described, and the value specified by mode is ignored. There are no additional side-effects.

If \( \text{imod} < 1 == '1' \&\& \text{A:I:F} == '000' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction behaves as if \( \text{imod} < 1 == '0' \).
- The instruction behaves as if \( \text{A:I:F} \) has an UNKNOWN nonzero value.

If \( \text{imod} < 1 == '0' \&\& \text{A:I:F} != '000' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction behaves as if \( \text{imod} < 1 == '1' \).
- The instruction behaves as if \( \text{A:I:F} == '000' \).

**T1**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 0 1 0 0 1 1 im</td>
<td>0</td>
<td>A</td>
<td>I</td>
</tr>
</tbody>
</table>
```

**CPSID variant**

Applies when \( \text{im} == 1 \).

CPSID\(<q>\) <iflags> // Not permitted in IT block

**CPSIE variant**

Applies when \( \text{im} == 0 \).

CPSIE\(<q>\) <iflags> // Not permitted in IT block

**Decode for all variants of this encoding**

if \( \text{A:I:F} == '000' \) then UNPREDICTABLE;

enable = (im == '0');  disable = (im == '1');  changemode = FALSE;
affectA = (A == '1');  affectI = (I == '1');  affectF = (F == '1');
if InITBlock() then UNPREDICTABLE;
CONSTRANDED UNPREDICTABLE behavior

If A:I:F == '000', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 0 1 0 1</td>
<td><a href="1">1</a>(1)(1)</td>
<td>1 0</td>
<td>0 0</td>
<td>0</td>
<td>imod</td>
<td>M</td>
</tr>
</tbody>
</table>

CPS variant

Applies when imod == 00 && M == 1.

CPS{<q>} #<mode> // Not permitted in IT block

CPSID variant

Applies when imod == 11 && M == 0.

CPSID.W <iflags> // Not permitted in IT block

CPSID variant

Applies when imod == 11 && M == 1.

CPSID{<q>} <iflags>, #<mode> // Not permitted in IT block

CPSIE variant

Applies when imod == 10 && M == 0.

CPSIE.W <iflags> // Not permitted in IT block

CPSIE variant

Applies when imod == 10 && M == 1.

CPSIE{<q>} <iflags>, #<mode> // Not permitted in IT block

Decode for all variants of this encoding

if imod == '00' && M == '0' then SEE "Hint instructions";
if mode != '00000' && M == '0' then UNPREDICTABLE;
if (imod<1> == '1' && A:I:F == '0000') || (imod<1> == '0' && A:I:F == '000') then UNPREDICTABLE;
enable = (imod == '10'); disable = (imod == '11'); changemode = (M == '1');
affectA = (A == '1'); affectI = (I == '1'); affectF = (F == '1');
if imod == '01' || InITBlock() then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If imod == '01', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

If mode != '00000' && M == '0', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
The instruction executes asNOP.
The instruction executes with the additional decode: changemode = TRUE.
The instruction executes as described, and the value specified by mode is ignored. There are no additional side-effects.

If \texttt{imod<1> == '1' \&\& A:I:F == '000'}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction behaves as if \texttt{imod<1> == '0'}.
- The instruction behaves as if \texttt{A:I:F} has an UNKNOWN nonzero value.

If \texttt{imod<1> == '0' \&\& A:I:F != '000'}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction behaves as if \texttt{imod<1> == '1'}.
- The instruction behaves as if \texttt{A:I:F == '000'}.

### Notes for all encodings

Hint instructions: In encoding T2, if the \texttt{imod} field is \texttt{00} and the M bit is \texttt{0}, a hint instruction is encoded. To determine which hint instruction, see Branches and miscellaneous control on page F3-2471.

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

### Assembler symbols

- \texttt{<q>}: See Standard assembler syntax fields on page F2-2406.
- \texttt{<iflags>}: Is a sequence of one or more of the following, specifying which interrupt mask bits are affected:
  - \texttt{a}: Sets the A bit in the instruction, causing the specified effect on \texttt{PSTATE.A}, the SError interrupt mask bit.
  - \texttt{i}: Sets the I bit in the instruction, causing the specified effect on \texttt{PSTATE.I}, the IRQ interrupt mask bit.
  - \texttt{f}: Sets the F bit in the instruction, causing the specified effect on \texttt{PSTATE.F}, the FIQ interrupt mask bit.

- \texttt{<mode>}: Is the number of the mode to change to, in the range 0 to 31, encoded in the "mode" field.

### Operation for all encodings

```plaintext
if CurrentInstrSet() == InstrSet_A32 then
    EncodingSpecificOperations();
if PSTATE.EL != EL0 then
    if enable then
        if affectA then PSTATE.A = '0';
        if affectI then PSTATE.I = '0';
        if affectF then PSTATE.F = '0';
    if disable then
        if affectA then PSTATE.A = '1';
        if affectI then PSTATE.I = '1';
        if affectF then PSTATE.F = '1';
```
if changemode then
    // AArch32.WriteModeByInstr() sets PSTATE.IL to 1 if this is an illegal mode change.
    AArch32.WriteModeByInstr(mode);
else
    EncodingSpecificOperations();
    if PSTATE.EL != EL0 then
        if enable then
            if affectA then PSTATE.A = '0';
            if affectI then PSTATE.I = '0';
            if affectF then PSTATE.F = '0';
        if disable then
            if affectA then PSTATE.A = '1';
            if affectI then PSTATE.I = '1';
            if affectF then PSTATE.F = '1';
        if changemode then
            // AArch32.WriteModeByInstr() sets PSTATE.IL to 1 if this is an illegal mode change.
            AArch32.WriteModeByInstr(mode);
F5.1.39 CRC32

CRC32 performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, or 32 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In ARMv8-A, this is an optional instruction.

Note

ID_ISR5.CRC32 indicates whether this instruction is supported in the T32 and A32 instruction sets.

A1

| 31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0 |
|-------------------------|----------------|----------------|
| 1                      | 0              | 0              |
| 0                      | 0              | 1              |
| sz                     | 0              | Rd             |
| 16 [1 1 1 1]           | 0              | 0              |
| C                      | 0              | 0              |
| 0                      | 0              | 0              |
| 0                     | 0              | 0              |
| 1                      | 0              | 0              |
| 0                     | Rm             |               |

CRC32B variant

Applies when sz == 00.

CRC32B{<op>} <Rd>, <Rn>, <Rm>

CRC32H variant

Applies when sz == 01.

CRC32H{<op>} <Rd>, <Rn>, <Rm>

CRC32W variant

Applies when sz == 10.

CRC32W{<op>} <Rd>, <Rn>, <Rm>

Decode for all variants of this encoding

if ! HaveCRCExt() then UNDEFINED;
    d = UInt(Rd); n = UInt(Rn); m = UInt(Rm);
    size = 8 << UInt(sz);
    crc32c = (C == '1');
    if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
    if size == 64 then UNPREDICTABLE;
    if cond != '1110' then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If size == 64, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: size = 32;

If cond != '1110', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes unconditionally.
• The instruction executes conditionally.

T1

| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | Rn | 1 | 1 | 1 | 1 | Rd | 1 | 0 | sz | Rm |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

**CRC32B variant**

Applies when \( sz == 00 \).

\[
\text{CRC32B}\{\langle q\rangle\} \ <Rd>, <Rn>, <Rm>
\]

**CRC32H variant**

Applies when \( sz == 01 \).

\[
\text{CRC32H}\{\langle q\rangle\} \ <Rd>, <Rn>, <Rm>
\]

**CRC32W variant**

Applies when \( sz == 10 \).

\[
\text{CRC32W}\{\langle q\rangle\} \ <Rd>, <Rn>, <Rm>
\]

**Decode for all variants of this encoding**

```c
if ! HaveCRCExt() then UNDEFINED;
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm);
size = 8 << UInt(sz);
crc32c = (C == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
if size == 64 then UNPREDICTABLE;
if InITBlock() then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If \( size == 64 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: \( size = 32 \).

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- \(<q>\) See Standard assembler syntax fields on page F2-2406. An CRC32 instruction must be unconditional.
- \(<\text{Rd}>\) Is the general-purpose accumulator output register, encoded in the "Rd" field.
- \(<\text{Rn}>\) Is the general-purpose accumulator input register, encoded in the "Rn" field.
- \(<\text{Rm}>\) Is the general-purpose data source register, encoded in the "Rm" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();

    acc = R[n];             // accumulator
    val = R[m]<size-1:0>;   // input value
    poly = (if crc32c then 0x1EDC6F41 else 0x04C11DB7)<31:0>;
    tempacc = BitReverse(acc):Zeros(size);
    tempval = BitReverse(val):Zeros(32);
    // Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
    R[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
F5.1.40  CRC32C

CRC32C performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, or 32 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x1EDC6F41 is used for the CRC calculation.

In ARMv8-A, this is an optional instruction.

Note

ID_ISAR5.CRC32 indicates whether this instruction is supported in the T32 and A32 instruction sets.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 | 16|15 12|11 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-----|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ! = 1111 | 0 | 0 | 0 | 1 | 0 | sz | 0 | Rd | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Rm |

cond C

CRC32CB variant

Applies when sz == 00.

CRC32CB(<q>) <Rd>, <Rn>, <Rm>

CRC32CH variant

Applies when sz == 01.

CRC32CH(<q>) <Rd>, <Rn>, <Rm>

CRC32CW variant

Applies when sz == 10.

CRC32CW(<q>) <Rd>, <Rn>, <Rm>

Decode for all variants of this encoding

if ! HaveCRCExt() then UNDEFINED;

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm);

size = 8 << UInt(sz);

crc32c = (C == '1');

if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

if size == 64 then UNPREDICTABLE;

if cond != '1110' then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If size == 64, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The instruction executes with the additional decode: size = 32.

If cond != '1110', then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.
• The instruction executes unconditionally.
• The instruction executes conditionally.

### T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1</td>
<td>1 0 1 0 1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### CRC32CB variant

Applies when sz == 00.

CRC32CB{<q>} <Rd>, <Rn>, <Rm>

#### CRC32CH variant

Applies when sz == 01.

CRC32CH{<q>} <Rd>, <Rn>, <Rm>

#### CRC32CW variant

Applies when sz == 10.

CRC32CW{<q>} <Rd>, <Rn>, <Rm>

### Decode for all variants of this encoding

```c
if ! HaveCRCExt() then UNDEFINED;
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm);
size = 8 << UInt(sz);
crc32c = (C == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
if size == 64 then UNPREDICTABLE;
if InITBlock() then UNPREDICTABLE;
```

### CONSTRAINTED UNPREDICTABLE behavior

If size == 64, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: size = 32;

### Notes for all encodings

For more information about the CONSTRAINTED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

### Assembler symbols

- `<q>`
  See *Standard assembler syntax fields on page F2-2406*. An CRC32C instruction must be unconditional.

- `<Rd>`
  Is the general-purpose accumulator output register, encoded in the "Rd" field.

- `<Rn>`
  Is the general-purpose accumulator input register, encoded in the "Rn" field.

- `<Rm>`
  Is the general-purpose data source register, encoded in the "Rm" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();

    acc = R[n];              // accumulator
    val = R[m]<size-1:0>;     // input value
    poly = (if crc32c then 0x1EDC6F41 else 0x04C11DB7)<31:0>;
    tempacc = BitReverse(acc):Zeros(size);
    tempval = BitReverse(val):Zeros(32);
    // Poly32Mod2 on a bitstring does a polynomial Modulus over \{0,1\} operation
    R[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
F5.1.41 DBG

In ARMv8, DBG executes as a NOP. ARM deprecates any use of the DBG instruction.

A1

```
 |31| 28|27|26|25|24|23|22|21|20|19|18|17|16|15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 0 |
 cond | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | option
```

A1 variant

DBG{<c>}{<q>} #<option>

Decode for this encoding

// DBG executes as a NOP. The 'option' field is ignored

T1

```
 |15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 2| 1| 0|15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 0 |
 cond | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | option
```

T1 variant

DBG{<c>}{<q>} #<option>

Decode for this encoding

// DBG executes as a NOP. The 'option' field is ignored

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<option>` Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "option" field.

Operation for all encodings

```
if ConditionPassed() then
    EncodingSpecificOperations();
```
F5.1.42 DCPS1, DCPS2, DCPS3

DCPSx, Debug Change PE State to ELx, where x is 1, 2, or 3.

When executed in Debug state, the target Exception level of the instruction is:

- ELx, if the instruction is executed at an Exception level lower than ELx.
- Otherwise, the Exception level at which the instruction is executed.

On executing a DCPSx instruction in Debug state when the instruction is not UNDEFINED:

- If the instruction is executed at an Exception level that is lower than the target Exception level the PE enters the target Exception level, Elx, and:
  - If ELx is using AArch64, the PE selects SP_ELx.
  - If the target Exception level is EL1 using AArch32 the PE enters Supervisor mode.
  - If the instruction was executed in Non-secure state and the target Exception level is EL2 using AArch32 the PE enters Hyp mode.
  - If the target Exception level is EL3 using AArch32 the PE enters Supervisor mode and SCR.NS is set to 0.

- Otherwise, there is no change to the Exception level and:
  - If the instruction was executed at EL1 the PE enters Supervisor mode.
  - If the instruction was executed at EL2 the PE remains in Hyp mode.
  - If the instruction was a DCPS1 instruction executed at EL3 the PE enters Supervisor mode and SCR.NS is set to 0.
  - If the instruction was a DCPS3 instruction executed at EL3 the PE enters Monitor mode and SCR.NS is set to 0.

These instructions are always UNDEFINED in Non-debug state.

DCPS1 is UNDEFINED at EL0 in Non-secure state if either:

- EL2 is implemented and using AArch64 and HCR_EL2.TGE == 1.
- EL2 is implemented and using AArch32 and HCR.TGE == 1.

DCPS2 is UNDEFINED at all Exception levels if EL2 is not implemented.

DCPS2 is UNDEFINED in the following states if EL2 is implemented:

- At EL0 and EL1 in Secure state.
- At EL3 if EL3 is using AArch32.

DCPS3 is UNDEFINED at all Exception levels if either:

- EDSCR.SDD == 1.
- EL3 is not implemented.

On executing a DCPSx instruction that is not UNDEFINED and targets ELx:

- If ELx is using AArch64:
  - ELR_ELx, SPSR_ELx, and ESR_ELx become UNKNOWN.
  - DLR_EL0 and DSPSR_EL0 become UNKNOWN.

- If ELx is using AArch32 DLR and DSPSR become UNKNOWN and:
  - If the target Exception level is EL1 or EL3, the LR and SPSR of the target PE mode become UNKNOWN.
  - If the target Exception level is EL2, then ELR_hyp, SPSR_hyp, and HSR become UNKNOWN.
For more information on the operation of these instructions, see \textit{DCPS<n>} on page H2-4870.

\textbf{T1}

\begin{verbatim}
 1 1 1 1 0 1 1 1 0 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0
\end{verbatim}

\textit{DCPS1 variant}

Applies when opt == \texttt{01}.

\textit{DCPS2 variant}

Applies when opt == \texttt{10}.

\textit{DCPS3 variant}

Applies when opt == \texttt{11}.

\textit{Decode for all variants of this encoding}

\begin{verbatim}
  if !Halted() || opt == '00' then UNDEFINED;
\end{verbatim}

\textit{Operation}

\begin{verbatim}
  DCPSInstruction(opt);
\end{verbatim}
F5.1.43  DMB

Data Memory Barrier is a memory barrier that ensures the ordering of observations of memory accesses, see Data Memory Barrier (DMB) on page E2-2336.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

A1 variant

DMB{<c>}{<q>} {<option>}

Decode for this encoding

// No additional decoding required

T1

| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 2 | 1 | 0 | 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | (1) | (1) | (1) | (1) | 1 | 0 | (0) | (0) | 1 | (1) | (1) | (1) | 0 | 1 | 0 | 1 | option |

T1 variant

DMB{<c>}{<q>} {<option>}

Decode for this encoding

// No additional decoding required

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<->  For encoding A1: see Standard assembler syntax fields on page F2-2406. Must be AL or omitted.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<>  See Standard assembler syntax fields on page F2-2406.

<->  Specifies an optional limitation on the barrier operation. Values are:

SY  Full system is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Can be omitted. This option is referred to as the full system DMB. Encoded as option = 0b1111.

ST  Full system is the required shareability domain, writes are the required access type in both Group A and Group B. SYST is a synonym for ST. Encoded as option = 0b1110.

LD  Full system is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b1101.

ISH  Inner Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as option = 0b1011.
ISHST
Inner Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as option = 0b1010.

ISHLD
Inner Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b1001.

NSH
Non-shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as option = 0b0111.

NSHST
Non-shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as option = 0b0110.

NSHLD
Non-shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b0101.

OSH
Outer Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as option = 0b0011.

OSHST
Outer Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as option = 0b0010.

OSHLD
Outer Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b0001.

All other encodings of option are reserved. It is IMPLEMENTATION DEFINED whether options other than SY are implemented. All unsupported and reserved options must execute as a full system DMB operation, but software must not rely on this behavior.

--- Note ---
The instruction supports the following alternative <option> values, but ARM recommends that software does not use these alternative values:

- SH as an alias for ISH.
- SHST as an alias for ISHST.
- UN as an alias for NSH.
- UNST as an alias for NSHST.

--- Operation for all encodings ---

if ConditionPassed() then
  EncodingSpecificOperations();
case option of
  when '0001' domain = MBReqDomain_OuterShareable; types = MBReqTypes_Reads;
  when '0010' domain = MBReqDomain_OuterShareable; types = MBReqTypes_Writes;
  when '0011' domain = MBReqDomain_OuterShareable; types = MBReqTypes_All;
  when '0101' domain = MBReqDomain_Nonshareable; types = MBReqTypes_Reads;
  when '0110' domain = MBReqDomain_Nonshareable; types = MBReqTypes_Writes;
  when '0111' domain = MBReqDomain_Nonshareable; types = MBReqTypes_All;
  when '1001' domain = MBReqDomain_InnerShareable; types = MBReqTypes_Reads;
  when '1010' domain = MBReqDomain_InnerShareable; types = MBReqTypes_Writes;
  when '1011' domain = MBReqDomain_InnerShareable; types = MBReqTypes_All;
  when '1101' domain = MBReqDomain_FullSystem; types = MBReqTypes_Reads;
  when '1110' domain = MBReqDomain_FullSystem; types = MBReqTypes_Writes;
  when '1111' domain = MBReqDomain_FullSystem; types = MBReqTypes_All;
  otherwise domain = MBReqDomain_FullSystem; types = MBReqTypes_All;

if HaveEL(EL2) & IsSecure() & PSTATE.EL IN {EL0,EL1} then
  if HCR.BSU == '11' then
    domain = MBReqDomain_FullSystem;
  if HCR.BSU == '10' & domain != MBReqDomain_FullSystem then
    domain = MBReqDomain_OuterShareable;
  if HCR.BSU == '01' & domain != MBReqDomain_Nonshareable then

domain = MBReqDomain_InnerShareable;

DataMemoryBarrier(domain, types);
F5.1.44   DSB

Data Synchronization Barrier is a memory barrier that ensures the completion of memory accesses, see *Data Synchronization Barrier (DSB)* on page E2-2337.

A1

![Binary representation](image1)

**A1 variant**

DSB{<c>}{<q>} {<option>}

*Decode for this encoding*

// No additional decoding required

T1

![Binary representation](image2)

**T1 variant**

DSB{<c>}{<q>} {<option>}

*Decode for this encoding*

// No additional decoding required

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see *Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- **<c>** For encoding A1: see *Standard assembler syntax fields* on page F2-2406. Must be AL or omitted.
- For encoding T1: see *Standard assembler syntax fields* on page F2-2406.
- **<q>** See *Standard assembler syntax fields* on page F2-2406.
- **<option>** Specifies an optional limitation on the barrier operation. Values are:
  - **SY** Full system is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Can be omitted. This option is referred to as the full system DSB. Encoded as option = 0b1111.
  - **ST** Full system is the required shareability domain, writes are the required access type in both Group A and Group B. SYST is a synonym for ST. Encoded as option = 0b1110.
  - **LD** Full system is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b1101.
  - **ISH** Inner Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as option = 0b1011.
ISHST  Inner Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as option = 0b1010.

ISHLD  Inner Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b1001.

NSH  Non-shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as option = 0b0111.

NSHST  Non-shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as option = 0b0110.

NSHLD  Non-shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b0101.

OSH  Outer Shareable is the required shareability domain, reads and writes are the required access types in both Group A and Group B. Encoded as option = 0b0011.

OSHST  Outer Shareable is the required shareability domain, writes are the required access type in both Group A and Group B. Encoded as option = 0b0010.

OSHLD  Outer Shareable is the required shareability domain, reads are the required access type in Group A, and reads and writes are the required access types in Group B. Encoded as option = 0b0001.

All other encodings of option are reserved. It is IMPLEMENTATION DEFINED whether options other than SY are implemented. All unsupported and reserved options must execute as a full system DSB operation, but software must not rely on this behavior.

_____ Note _____

The instruction supports the following alternative <option> values, but ARM recommends that software does not use these alternative values:

- SH as an alias for ISH.
- SHST as an alias for ISHST.
- UN as an alias for NSH.
- UNST as an alias for NSHST.

---

**Operation for all encodings**

```markdown
if ConditionPassed() then
    EncodingSpecificOperations();
    case option of
        when '0001'  domain = MBReqDomain_OuterShareable;  types = MBReqTypes_Reads;
        when '0010'  domain = MBReqDomain_OuterShareable;  types = MBReqTypes_Writes;
        when '0011'  domain = MBReqDomain_OuterShareable;  types = MBReqTypes_All;
        when '0101'  domain = MBReqDomain_Nonshareable;    types = MBReqTypes_Reads;
        when '0110'  domain = MBReqDomain_Nonshareable;    types = MBReqTypes_Writes;
        when '0111'  domain = MBReqDomain_Nonshareable;    types = MBReqTypes_All;
        when '1001'  domain = MBReqDomain_InnerShareable;  types = MBReqTypes_Reads;
        when '1010'  domain = MBReqDomain_InnerShareable;  types = MBReqTypes_Writes;
        when '1011'  domain = MBReqDomain_InnerShareable;  types = MBReqTypes_All;
        when '1101'  domain = MBReqDomain_FullSystem;      types = MBReqTypes_Reads;
        when '1110'  domain = MBReqDomain_FullSystem;      types = MBReqTypes_Writes;
        when '1111'  domain = MBReqDomain_FullSystem;      types = MBReqTypes_All;
        otherwise  domain = MBReqDomain_FullSystem;      types = MBReqTypes_All;

    if HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} then
        if HCR.BSU == '11' then
            domain = MBReqDomain_FullSystem;
        if HCR.BSU == '10' && domain != MBReqDomain_FullSystem then
            domain = MBReqDomain_OuterShareable;
        if HCR.BSU == '01' && domain == MBReqDomain_Nonshareable then
```

---

ARM DDI 0487A.k Iss10775 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved. F5-2663
ID092916
Non-Confidential
domain = MBReqDomain_InnerShareable;

DataSynchronizationBarrier(domain, types);
F5.1.45   EOR, EORS (immediate)

Bitwise Exclusive OR (immediate) performs a bitwise Exclusive OR of a register value and an immediate value, and writes the result to the destination register.

If the destination register is not the PC, the EORS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The EOR variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The EORS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

```


!=1111 0 0 0 1 0 0 1 S Rn Rd imm12
```

**EOR variant**

Applies when \(S = 0\).

EOR\{<c>}{<q>} \{<Rd>,} <Rn>, #<const>

**EORS variant**

Applies when \(S = 1\).

EORS\{<c>}{<q>} \{<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = (S == '1');\)
\([\text{imm32}, \text{carry}] = \text{A32ExpandImm}_C(\text{imm12}, \text{PSTATE}.C);\)

T1

```


1 1 1 1 0 0 0 1 0 0 S Rn 0 imm3 Rd imm8
```

**EOR variant**

Applies when \(S = 0\).

EOR\{<c>}{<q>} \{<Rd>,} <Rn>, #<const>

**EORS variant**

Applies when \(S = 1 \&\& \ Rd != 1111\).
**EORS<>{<c>}{<q>} {<Rd>},} <Rn>, #<const>**

**Decode for all variants of this encoding**

if Rd == '1111' & S == '1' then SEE TEQ (immediate);

\[ d = \text{UInt}(Rd); n = \text{UInt}(Rn); \text{setflags} = (S == '1'); \]

\[ (imm32, carry) = \text{T32ExpandImm}_C(i:imm3:imm8, \text{PSTATE}.C); \]

if (d == 15 & !setflags) || n == 15 then UNPREDICTABLE;

// ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the EOR variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

- For the EORS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn> For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

<const> For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

**Operation for all encodings**

if ConditionPassed() then

EncodingSpecificOperations();

result = R[n] EOR imm32;

if d == 15 then \// Can only occur for A32 encoding

if setflags then

ALUExceptionReturn(result);

else

ALUWritePC(result);

else

R[d] = result;

if setflags then

PSTATE.N = result<31>;

PSTATE.Z = IsZeroBit(result);

PSTATE.C = carry;

// PSTATE.V unchanged
F5.1.46   EOR, EORS (register)

Bitwise Exclusive OR (register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the EORS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The EOR variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The EORS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 28|27 25 24|23 22 20|19 16|15 12|11 7 6 5 4 3 0 |
|-----|------|------|------|------|------|------|
| !=1111| 0 0 0 0 0 1 S| Rn| Rd| imm5| type 0| Rm |

cond

**EOR, rotate right with extend variant**

Applies when S == 0 && imm5 == 00000 && type == 11.

EOR{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, RRX

**EOR, shift or rotate by value variant**

Applies when S == 0 && !(imm5 == 00000 && type == 11).

EOR{<c>}{<q>}{<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**EORS, rotate right with extend variant**

Applies when S == 1 && imm5 == 00000 && type == 11.

EORS{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, RRX

**EORS, shift or rotate by value variant**

Applies when S == 1 && !(imm5 == 00000 && type == 11).

EORS{<c>}{<q>}{<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1');
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift}(\text{type}, \text{imm5});
\]
T1

\[\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 3 & 2 & 0
\end{array}\]

\[\begin{array}{lll}
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & \text{Rm} & \text{Rdn}
\end{array}\]

T1 variant

EOR[c]{<q>} {<Rdn>,} <Rdn>, <Rm> // Inside IT block
EORS[c]{<q>} {<Rdn>,} <Rdn>, <Rm> // Outside IT block

Decode for this encoding

d = UInt(Rdn); n = UInt(Rdn); m = UInt(Rm); setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

T2

\[\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 14 & 12 & 11 & 8 & 7 & 6 & 5 & 4 & 3 & 0
\end{array}\]

\[\begin{array}{lllllllllllllll}
1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & S & \text{Rn} & 0 & \text{imm3} & \text{Rd} & \text{imm2} & \text{type} & \text{Rm}
\end{array}\]

EOR, rotate right with extend variant

Applies when \(S = 0 \&\& \text{imm3} = 000 \&\& \text{imm2} = 00 \&\& \text{type} = 11\).

EOR\{<c>\}{<q>} \{<Rd>, \} <Rn>, <Rm>, RRX

EOR, shift or rotate by value variant

Applies when \(S = 0 \&\& !(\text{imm3} = 000 \&\& \text{imm2} = 00 \&\& \text{type} = 11)\).

EOR\{<c>\}W \{<Rd>, \} <Rn>, <Rm> // Inside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
EOR\{<c>\}{<q>} \{<Rd>, \} <Rn>, <Rm> \{, \langle\text{shift}\rangle #\text{<amount>}\}

EORS, rotate right with extend variant

Applies when \(S = 1 \&\& \text{imm3} = 000 \&\& \text{Rd} != 1111 \&\& \text{imm2} = 00 \&\& \text{type} = 11\).

EORS\{<c>\}{<q>} \{<Rd>, \} <Rn>, <Rm>, RRX

EORS, shift or rotate by value variant

Applies when \(S = 1 \&\& !(\text{imm3} = 000 \&\& \text{imm2} = 00 \&\& \text{type} = 11) \&\& \text{Rd} != 1111\).

EORS.W \{<Rd>, \} <Rn>, <Rm> // Outside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
EORS\{<c>\}{<q>} \{<Rd>, \} <Rn>, <Rm> \{, \langle\text{shift}\rangle #\text{<amount>}\}

Decode for all variants of this encoding

if \text{Rd} == '1111' \&\& \text{S} == '1' then SEE TEQ (register);
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, \text{imm3:imm2});
if (d == 15 \&\& !setflags) \mid n == 15 \mid m == 15 then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<
>C
>See Standard assembler syntax fields on page F2-2406.

<Rdn>
>Is the first general-purpose source register and the destination register, encoded in the "Rdn" field.

<Rd>
>For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:
  • For the EOR variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  • For the EORS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn>
>For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T2: is the first general-purpose source register, encoded in the "Rn" field.

<Rm>
>For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

<shift>
>Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  LSL when type = 00
  LSR when type = 01
  ASR when type = 10
  ROR when type = 11

<amount>
>For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

In T32 assembly:

• Outside an IT block, if EORS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though EORS <Rd>, <Rn> had been written

• Inside an IT block, if EORc< <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though EORc< <Rd>, <Rn> had been written.

To prevent either of these happening, use the .W qualifier.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  (shifted, carry) = Shift_CR[m], shift_t, shift_n, PSTATE.C);
  result = R[n] EOR shifted;
  if d == 15 then // Can only occur for A32 encoding
    if setflags then
      ALUExceptionReturn(result);
    else
ALUWritePC(result);
else
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
F5.1.47 EOR, EORS (register-shifted register)

Bitwise Exclusive OR (register-shifted register) performs a bitwise Exclusive OR of a register value and a register-shifted register value. It writes the result to the destination register, and can optionally update the condition flags based on the result.

A1

Flag setting variant

Applies when \( S = 1 \).

\[
\text{EORS}\{\langle c\rangle}\{\langle q\rangle\} \{\langle Rd\rangle,\} \langle Rn\rangle, \langle Rm\rangle, \langle type\rangle \langle Rs\rangle
\]

Not flag setting variant

Applies when \( S = 0 \).

\[
\text{EOR}\{\langle c\rangle}\{\langle q\rangle\} \{\langle Rd\rangle,\} \langle Rn\rangle, \langle Rm\rangle, \langle type\rangle \langle Rs\rangle
\]

Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad s = \text{UInt}(Rs); \\
\text{setflags} = (S == '1'); \quad \text{shift}_t = \text{DecodeRegShift}(type); \\
\text{if } d == 15 \quad \text{or } n == 15 \quad \text{or } m == 15 \quad \text{or } s == 15 \text{ then UNPREDICTABLE;}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\[
\langle c\rangle \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]

\[
\langle q\rangle \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]

\[
\langle Rd\rangle \quad \text{Is the general-purpose destination register, encoded in the "Rd" field.}
\]

\[
\langle Rn\rangle \quad \text{Is the first general-purpose source register, encoded in the "Rn" field.}
\]

\[
\langle Rm\rangle \quad \text{Is the second general-purpose source register, encoded in the "Rm" field.}
\]

\[
\langle type\rangle \quad \text{Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:}
\]

\[\text{LSL} \quad \text{when type = 00}\]
\[\text{LSR} \quad \text{when type = 01}\]
\[\text{ASR} \quad \text{when type = 10}\]
\[\text{ROR} \quad \text{when type = 11}\]

\[
\langle Rs\rangle \quad \text{Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.}
\]
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = R[n] EOR shifted;
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
F5.1.48   ERET

Exception Return.

The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>.

The register holding the preferred return address is:

- ELR_hyp, when executing in Hyp mode.
- LR, when executing in a mode other than Hyp mode, User mode, or System mode.

The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.

Exception Return is CONSTRAINED UNPREDICTABLE in User mode and System mode.

In Debug state, the T1 encoding of ERET executes the DRPS operation.

A1

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| cond |

A1 variant

ERET{<c>}{<q>}

Decode for this encoding

// No additional decoding required

T1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

T1 variant

ERET{<c>}{<q>}

Decode for this encoding

if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- See Standard assembler syntax fields on page F2-2406.

- See Standard assembler syntax fields on page F2-2406.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    if PSTATE.M IN \{M32_User,M32_System\} then
        UNPREDICTABLE;                        // UNDEFINED or NOP
    else
        new_pc_value = if PSTATE.EL == EL2 then ELR_hyp else R[14];
        AArch32.ExceptionReturn(new_pc_value, SPSR[]);

CONSTRANIED UNPREDICTABLE behavior

If PSTATE.M IN \{M32_User,M32_System\}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
F5.1.49   HLT

Halting breakpoint causes a software breakpoint to occur.
Halting breakpoint is always unconditional, even inside an IT block.

A1

| 31 | 28|27|26|25|24|23|22|21|20|19 | | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| !='1111 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | imm12 | 0 | 1 | 1 | 1 | imm4 |

A1 variant

HLT{<q>} {#}<imm>

Decode for this encoding

if ESCR.HDE == '0' || !HaltingAllowed() then UNDEFINED;
if cond != '1110' then UNPREDICTABLE; // HLT must be encoded with AL condition

CONstrained Unpredictable behavior

If cond != '1110', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes unconditionally.
• The instruction executes conditionally.

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>imm6</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

HLT{<q>} {#}<imm>

Decode for this encoding

if ESCR.HDE == '0' || !HaltingAllowed() then UNDEFINED;

Notes for all encodings

For more information about the CONstrained UNpredictable behavior of this instruction, see Appendix K1 Architectural Constraints on UNpredictable behaviors.

Assembler symbols

<q>  See Standard assembler syntax fields on page F2-2406. An HLT instruction must be unconditional.

<imm> For encoding A1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm12:imm4" field. This value is for assembly and disassembly only. It is ignored by the PE, but can be used by a debugger to store more information about the halting breakpoint.
For encoding T1: is a 6-bit unsigned immediate, in the range 0 to 63, encoded in the "imm6" field. This value is for assembly and disassembly only. It is ignored by the PE, but can be used by a debugger to store more information about the halting breakpoint.

**Operation for all encodings**

```cpp
EncodingSpecificOperations();
Halt(DebugHalt_HaltInstruction);
```
F5.1.50   HVC

Hypervisor Call causes a Hypervisor Call exception. For more information see Hypervisor Call (HVC) exception on page G1-3855. Non-secure software executing at EL1 can use this instruction to call the hypervisor to request a service.

The HVC instruction is:

- UNDEFINED in Secure state, and in User mode in Non-secure state.
- When SCR.HCE is set to 0, UNDEFINED in Non-secure EL1 modes and CONSTRAINED UNPREDICTABLE in Hyp mode.

On executing an HVC instruction, the HSR reports the exception as a Hypervisor Call exception, using the EC value 0x12, and captures the value of the immediate argument, see Use of the HSR on page G4-4137.

A1

| 31  | 28|27 26 25 24|23 22 21 20|19 | 8 | 7  6  5  4 3  0 |
|-----|---|-----------|-----------|---|---|---|---|---|---|---|---|
| !=1111 | 0 0 0 1 0 1 0 0 | imm12 | 0 1 1 1 | imm4 |

**cond**

**A1 variant**

HVC{<q>} {#}<imm16>

**Decode for this encoding**

if cond != '1110' then UNPREDICTABLE;

imm16 = imm12:imm4;

**CONSTRAINED UNPREDICTABLE behavior**

If cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes unconditionally.
- The instruction executes conditionally.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 14 13 12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 1 1 1 1 0</td>
<td>imm4</td>
<td>1 0 0 0</td>
<td>imm12</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

HVC{<q>} {#}<imm16>

**Decode for this encoding**

imm16 = imm4:imm12;

if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406. An HVC instruction must be unconditional.

<imm16> For encoding A1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm12:imm4" field. This value is for assembly and disassembly only. It is reported in the HSR but otherwise is ignored by hardware. An HVC handler might interpret imm16, for example to determine the required service.

For encoding T1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:imm12" field. This value is for assembly and disassembly only. It is reported in the HSR but otherwise is ignored by hardware. An HVC handler might interpret imm16, for example to determine the required service.

Operation for all encodings

EncodingSpecificOperations();
if !HaveEL(EL2) || PSTATE.EL == EL0 || IsSecure() then
    UNDEFINED;
if HaveEL(EL3) then
    if ELUsingAArch32(EL3) && SCR.HCE == '0' && PSTATE.EL == EL2 then
        UNPREDICTABLE;
    else
        hvc_enable = SCR_GEN[].HCE;
else
    hvc_enable = if ELUsingAArch32(EL3) then NOT(HCR_EL2.HCD) else NOT(HCR.HCD);
if hvc_enable == '0' then
    UNDEFINED;
else
    AArch32.CallHypervisor(imm16);

CONSTRAINED UNPREDICTABLE behavior

If ELUsingAArch32(EL3) && SCR.HCE == '0' && PSTATE.EL == EL2, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
F5.1.51 ISB

Instruction Synchronization Barrier flushes the pipeline in the PE, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. It ensures that the effects of context changing operations executed before the ISB instruction are visible to the instructions fetched after the ISB. Context changing operations include changing the Address Space Identifier (ASID), TLB maintenance instructions, branch predictor maintenance operations, and all changes to the System registers.

In addition, any branches that appear in program order after the ISB instruction are written into the branch prediction logic with the context that is visible after the ISB instruction. This is needed to ensure correct execution of the instruction stream.

For more information, see Instruction Synchronization Barrier (ISB) on page E2-2335.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

A1 variant

ISB{<c>}{<q>} {<option>}

Decode for this encoding

// No additional decoding required

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

T1 variant

ISB{<c>}{<q>} {<option>}

Decode for this encoding

// No additional decoding required

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<

For encoding A1: see Standard assembler syntax fields on page F2-2406. Must be AL or omitted.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<

See Standard assembler syntax fields on page F2-2406.

<option>

Specifies an optional limitation on the barrier operation. Values are:

SY        Full system barrier operation, encoded as option = 0b1111. Can be omitted.

All other encodings of option are reserved. The corresponding instructions execute as full system barrier operations, but must not be relied upon by software.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    InstructionSynchronizationBarrier();
F5.1.52 IT

If-Then makes up to four following instructions (the IT block) conditional. The conditions for the instructions in the IT block are the same as, or the inverse of, the condition the IT instruction specifies for the first instruction in the block.

The IT instruction itself does not affect the condition flags, but the execution of the instructions in the IT block can change the condition flags.

16-bit instructions in the IT block, other than CMP, CMN and TST, do not set the condition flags. An IT instruction with the AL condition can change the behavior without conditional execution.

The architecture permits exception return to an instruction in the IT block only if the restoration of the CPSR restores ITSTATE to a state consistent with the conditions specified by the IT instruction. Any other exception return to an instruction in an IT block is UNPREDICTABLE. Any branch to a target instruction in an IT block is not permitted, and if such a branch is made it is UNPREDICTABLE what condition is used when executing that target instruction and any subsequent instruction in the IT block.

Many uses of the IT instruction are deprecated for performance reasons, and an implementation might include ITD controls that can disable those uses of IT, making them UNDEFINED. For more information see Conditional execution on page F2-2407.

See also Conditional instructions on page F1-2369 and Conditional execution on page F2-2407.

T1

| 15 14 13 12| 11 10 9 8 | 7 4 3 0 |
| 1 0 1 1 1 1 1 | firstcond | l=0000 |

mask

T1 variant

IT{<x>{<y>{<z>}}}{<q>} <cond>

Decode for this encoding

if mask == '0000' then SEE "Related encodings";
if firstcond == '1111' || (firstcond == '1110' && BitCount(mask) != 1) then UNPREDICTABLE;
if InITBlock() then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If firstcond == '1111', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: firstcond = '1110'.

If firstcond == '1110' && BitCount(mask) != 1, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.

Notes for all encodings

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: Miscellaneous 16-bit instructions on page F3-2442.
Assembler symbols

<> The condition for the second instruction in the IT block. If omitted, the "mask" field is set to \texttt{0b1000}. If present it is encoded in the "mask[3]" field:
\begin{verbatim}
T     firstcond[0]
E     NOT firstcond[0]
\end{verbatim}

<> The condition for the third instruction in the IT block. If omitted and <> is present, the "mask[2:0]" field is set to \texttt{0b100}. If <> is present it is encoded in the "mask[2]" field:
\begin{verbatim}
T     firstcond[0]
E     NOT firstcond[0]
\end{verbatim}

<> The condition for the fourth instruction in the IT block. If omitted and <> is present, the "mask[1:0]" field is set to \texttt{0b10}. If <> is present, the "mask[0]" field is set to 1, and it is encoded in the "mask[1]" field:
\begin{verbatim}
T     firstcond[0]
E     NOT firstcond[0]
\end{verbatim}

<> See Standard assembler syntax fields on page F2-2406.

<cond> The condition for the first instruction in the IT block, encoded in the "firstcond" field. See Table F2-1 on page F2-2407 for the range of conditions available, and the encodings.

The conditions specified in an IT instruction must match those specified in the syntax of the instructions in its IT block. When assembling to A32 code, assemblers check IT instruction syntax for validity but do not generate assembled instructions for them. See Conditional instructions on page F1-2369.

Operation

\begin{verbatim}
EncodingSpecificOperations();
AArch32.CheckITEnabled(mask);
PSTATE.IT<7:0> = firstcond:mask;
\end{verbatim}
F5.1.53  LDA

Load-Acquire Word loads a word from memory and writes it to a register. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>=1111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A1 variant

LDA{<c>}{<q>} <Rt>, [<Rn>]

Decode for this encoding

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 \ || \ n == 15 \text{ then UNPREDICTABLE; } \]

T1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | Rn | | | | | | | | | | | | | | | | | | | | | | |

T1 variant

LDA{<c>}{<q>} <Rt>, [<Rn>]

Decode for this encoding

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 \ || \ n == 15 \text{ then UNPREDICTABLE; } \]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.
\(<q>\)  See Standard assembler syntax fields on page F2-2406.
\(<Rt>\)  Is the general-purpose register to be transferred, encoded in the "Rt" field.
\(<Rn>\)  Is the general-purpose base register, encoded in the "Rn" field.

Operation for all encodings

\[ \text{if ConditionPassed() then} \]
\[ \text{EncodingSpecificOperations();} \]
\[ \text{address} = R[n]; \]
\[ R[t] = \text{MemO}[\text{address}, 4]; \]
F5.1.54   LDAB

Load-Acquire Byte loads a byte from memory, zero-extends it to form a 32-bit word and writes it to a register. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

LDAB{<c>}{<q>} <Rt>, [<Rn>]

Decode for this encoding

t = UInt(Rt); n = UInt(Rn);
if t == 15 || n == 15 then UNPREDICTABLE;

T1

LDAB{<c>}{<q>} <Rt>, [<Rn>]

Decode for this encoding

t = UInt(Rt); n = UInt(Rn);
if t == 15 || n == 15 then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<Rt>
Is the general-purpose register to be transferred, encoded in the "Rt" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    R[t] = ZeroExtend(MemO[address, 1], 32);
F5.1.55   LDAEX

Load-Acquire Exclusive Word loads a word from memory, writes it to a register and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 2 |1 0 |
|----|---|-------|---|---|---|---|---|
| !=1111 0 0 0 1 | 1 | 0 | 0 | 1 | Rn | Rt | (1) | (1) | 1 | 0 | 1 | 0 | 0 | 1 | (1) |(1) |(1)| (1) |
| cond |

A1 variant

LDAEX{<c>}{<q}> <Rt>, [<Rn>]

Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 || n == 15 \text{ then UNPREDICTABLE;} \]

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 |0 |15 12|11 10 9 8 |7 6 5 4 |3 |2 |1 |0 |
|-----|-----|-------|---|---|-----|-----|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | Rn | Rt | (1) |(1) |(1) |1 | 1 | 0 | (1) |(1) |(1)| (1) |

T1 variant

LDAEX{<c>}{<q}> <Rt>, [<Rn>]

Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 || n == 15 \text{ then UNPREDICTABLE;} \]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n];
  AArch32.SetExclusiveMonitors(address, 4);
  R[t] = MemO[address, 4];
F5.1.56 LDAEXB

Load-Acquire Exclusive Byte loads a byte from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 2 1 0 |
|cond| 0 0 0 1 1 0 1 | Rn | Rt |
```

**A1 variant**

LDAEXB{<c>}{<q>} <Rt>, [Rn]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 || n == 15 \text{ then UNPREDICTABLE;} \]

T1

```
|15 14 13|12|11 10 9 8|7 6 5 4|3 0|15 |12|11 10 9 8|7 6 5 4|3 2 1 0 |
|cond| 1 1 1 0 1 0 0 1 1 0 1 | Rn | Rt |
```

**T1 variant**

LDAEXB{<c>}{<q>} <Rt>, [Rn]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 || n == 15 \text{ then UNPREDICTABLE;} \]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rt>`  Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>`  Is the general-purpose base register, encoded in the "Rn" field.
Operation for all encodings

    if ConditionPassed() then
        EncodingSpecificOperations();
        address = R[n];
        AArch32.SetExclusiveMonitors(address, 1);
        R[t] = ZeroExtend(MemO[address, 1], 32);
F5.1.57   LDAEXD

Load-Acquire Exclusive Doubleword loads a doubleword from memory, writes it to two registers and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

The instruction also acts as a barrier instruction with the ordering requirements described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

**A1**

| 31 28 25 24 23 22 21 19 16 15 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| ![Cond](#) | 0 0 0 1 1 0 1 1 | Rn | Rt | ![Encoding](#) | (1) (1) 1 0 1 0 0 1 (1) (1) (1) |

**Decode for this encoding**

\[
\begin{align*}
t &= \text{UInt}(Rt); \\
t2 &= t + 1; \\
n &= \text{UInt}(Rn); \\
\text{if } Rt <0> &= '1' \quad \text{||} \\
&\quad t2 &= 15 \quad \text{||} \\
&\quad n &= 15 \quad \text{then UNPREDICTABLE;}
\end{align*}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \(Rt<0> = '1'\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: \(t<0> = '0'\).
- The instruction executes with the additional decode: \(t2 = t\).
- The instruction executes as described, with no change to its behavior and no additional side effects.

If \(Rt = '1110'\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction is handled as described in Using R15 on page K1-5457.

**T1**

| 15 14 13 12 | 11 10 9 8 7 6 5 4 3 0 | 12 11 8 7 6 5 4 3 2 1 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 1 0 0 1 1 0 1 | Rn | Rt | Rt2 | (1) (1) 1 0 1 1 (1) (1) (1) |

**T1 variant**

LDAEXD\(<c>\{<p>\ <Rt>, <Rt2>, [<Rn>]\)
Decode for this encoding

\[ t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 || t2 == 15 || t == t2 || n == 15 \text{ then UNPREDICTABLE;} \]

**CONSTRAINED UNPREDICTABLE behavior**

If \( t == t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The load instruction executes but the destination register takes an UNKNOWN value.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rt>\) For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. \(<Rt>\) must be even-numbered and not R14.
  - For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rt2>\) For encoding A1: is the second general-purpose register to be transferred. \(<Rt2>\) must be \( <R(t+1)> \).
  - For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.
- \(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

**Operation for all encodings**

\[ \text{if } \text{ConditionPassed()} \text{ then} \]
\[ \text{EncodingSpecificOperations();} \]
\[ \text{address} = R[n]; \]
\[ \text{AArch32.SetExclusiveMonitors(address, 8);} \]
\[ \text{value} = \text{MemO}[\text{address}, 8]; \]
\[ \text{// Extract words from 64-bit loaded value such that } R[t] \text{ is} \]
\[ \text{// loaded from address and } R[t2] \text{ from address+4.} \]
\[ R[t] = \text{if } \text{BigEndian()} \text{ then value<63:32> else value<31:0>}; \]
\[ R[t2] = \text{if } \text{BigEndian()} \text{ then value<31:0> else value<63:32>}; \]
F5.1.58   LDAEXH

Load-Acquire Exclusive Halfword loads a halfword from memory, zero-extends it to form a 32-bit word, writes it to a register and:

• If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.

• Causes the executing PE to indicate an active exclusive access in the local monitor.

The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
| 31 | 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 6 5 4 | 3 2 1 0 |
---|---|----------------|-----------------|---|---|---|---|---|---|---|---|---|---|---|
 0 | 0 | 0 | 1 | 1 | 1 | 1 | Rn | Rt | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
```

```
cond
```

**A1 variant**

LDAEXH{<c>}{<q>} <Rt>, [Rn]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE; } \]

T1

```
| 15 | 14 13 12|11 10 9 8 | 7 6 5 4 | 3 0 |15 12|11 10 9 8 | 7 6 5 4 | 3 2 1 0 |
---|---|----------------|-----------------|---|---|---|---|---|---|---|---|---|---|---|
 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
```

**T1 variant**

LDAEXH{<c>}{<q>} <Rt>, [Rn]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE; } \]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rt>** Is the general-purpose register to be transferred, encoded in the "Rt" field.
- **<Rn>** Is the general-purpose base register, encoded in the "Rn" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    AArch32.SetExclusiveMonitors(address, 2);
    R[t] = ZeroExtend(MemO[address, 2], 32);
F5.1.59  LDAH

Load-Acquire Halfword loads a halfword from memory, zero-extends it to form a 32-bit word and writes it to a register. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
| 31  | 28|27|26|25|24|23|22|21|19|16|15|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| !=1111 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | Rn | Rt | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
```

cond

A1 variant

LDAH{<c>}{<q>} <Rt>, [<Rn>]

Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 \quad \text{||} \quad n == 15 \text{ then UNPREDICTABLE; } \]

T1

```
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1   | 1  | 1  | 0  | 1  | 0  | 0  | 1 | 1 | 0 | 1 | Rn | Rt | 1 | 1 | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (1) |
```

T1 variant

LDAH{<c>}{<q>} <Rt>, [<Rn>]

Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if } t == 15 \quad \text{||} \quad n == 15 \text{ then UNPREDICTABLE; } \]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>`
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    R[t] = ZeroExtend(MemO[address, 2], 32);
F5.1.60  LDC (immediate)

Load data to System register (immediate) calculates an address from a base register value and an immediate offset, loads a word from memory, and writes it to the DBGDTRTXint System register. It can use offset, post-indexed, pre-indexed, or unindexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

In an implementation that includes EL2, the permitted LDC access to DBGDTRTXint can be trapped to Hyp mode, meaning that an attempt to execute an LDC instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see Trapping general Non-secure System register accesses to debug registers on page G1-3911.

For simplicity, the LDC pseudocode does not show this possible trap to Hyp mode.

A1

| 31 | 28|27|26|25|24|23|22|21|20| 19 | 16|15|14|13|12|11|10|9 | 8 | 7 | 0 |
| 1 | 1 | 0 | 1 | 0 | W | 1 | 1 | 1 | 1 | 0 | imm8 |

**Offset variant**

Applies when \( P = 1 \) && \( W = 0 \).

\[
\text{LDC} \{<c>\}{<q>} \ p14, \ c5, \ [<Rn>\{, \ #\{+/-\}<imm}\}]
\]

**Post-indexed variant**

Applies when \( P = 0 \) && \( W = 1 \).

\[
\text{LDC} \{<c>\}{<q>} \ p14, \ c5, \ [<Rn>\}, \ #\{+/-\}<imm>\}
\]

**Pre-indexed variant**

Applies when \( P = 1 \) && \( W = 1 \).

\[
\text{LDC} \{<c>\}{<q>} \ p14, \ c5, \ [<Rn>, \ #\{+/-\}<imm]\}
\]

**Unindexed variant**

Applies when \( P = 0 \) && \( U = 1 \) && \( W = 0 \).

\[
\text{LDC} \{<c>\}{<q>} \ p14, \ c5, \ [<Rn>], \ <\text{option}\}
\]

**Decode for all variants of this encoding**

if \( \text{Rn} = '1111' \) then SEE LDC (literal);

if \( P = '0' \) && \( U = '0' \) && \( W = '0' \) then UNDEFINED;

\( n = \text{UInt}(\text{Rn}); \ cp = 14; \)

\( \text{imm32} = \text{ZeroExtend}(\text{imm8}'00', 32); \)

\( \text{index} = (P = '1'); \)

\( \text{add} = (U = '1'); \)

\( \text{wback} = (W = '1'); \)

**T1**

| 15 | 14|13|12|11|10|9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15|14|13|12|11|10|9 | 8 | 7 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | P | U | 0 | W | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | imm8 |

**Offset variant**

Applies when \( P = 1 \) && \( W = 0 \).
LDC{<c>}{<q>} p14, c5, [<Rn>{, #{+/-}<imm>}]

**Post-indexed variant**
Applies when P == 0 && W == 1.
LDC{<c>}{<q>} p14, c5, [<Rn>], #{+/-}<imm>

**Pre-indexed variant**
Applies when P == 1 && W == 1.
LDC{<c>}{<q>} p14, c5, [<Rn>], #{+/-}<imm>

**Unindexed variant**
Applies when P == 0 && U == 1 && W == 0.
LDC{<c>}{<q>} p14, c5, [<Rn>], <option>

**Decode for all variants of this encoding**
if Rn == '1111' then SEE LDC (literal);
if P == '0' && U == '0' && W == '0' then UNDEFINED;
n = UInt(Rn);  cp = 14;
imm32 = ZeroExtend(imm8:'00', 32);  index = (P == '1');  add = (U == '1');  wback = (W == '1');

**Assembler symbols**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;c&gt;</td>
<td>See <a href="#">Standard assembler syntax fields on page F2-2406</a>.</td>
</tr>
<tr>
<td>&lt;q&gt;</td>
<td>See <a href="#">Standard assembler syntax fields on page F2-2406</a>.</td>
</tr>
<tr>
<td>&lt;Rn&gt;</td>
<td>Is the general-purpose base register, encoded in the &quot;Rn&quot; field. If the PC is used, see LDC (literal).</td>
</tr>
<tr>
<td>&lt;option&gt;</td>
<td>Is an 8-bit immediate, in the range 0 to 255 enclosed in { }, encoded in the &quot;imm8&quot; field. The value of this field is ignored when executing this instruction.</td>
</tr>
<tr>
<td>+/-</td>
<td>Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the &quot;U&quot; field. It can have the following values:</td>
</tr>
<tr>
<td>-</td>
<td>when U == 0</td>
</tr>
<tr>
<td>+</td>
<td>when U == 1</td>
</tr>
<tr>
<td>&lt;imm&gt;</td>
<td>Is the immediate offset used for forming the address, a multiple of 4 in the range 0-1020, defaulting to 0 and encoded in the &quot;imm8&quot; field, as &lt;imm&gt;/4.</td>
</tr>
</tbody>
</table>

**Operation for all encodings**
if ConditionPassed() then
   EncodingSpecificOperations();
   AArch32.CheckSystemAccess(cp, ThisInstr());
   offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
   address = if index then offset_addr else R[n];

   // System register write to DBGDTRXTint.
   DBGDTR_EL0[] = MemA[address,4];
   if wback then R[n] = offset_addr;
F5.1.61 LDC (literal)

Load data to System register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to the DBGDTRTXint System register. For information about memory accesses see Memory accesses on page F2-2412.

In an implementation that includes EL2, the permitted LDC access to DBGDTRTXint can be trapped to Hyp mode, meaning that an attempt to execute an LDC instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see Trapping general Non-secure System register accesses to debug registers on page G1-3911.

For simplicity, the LDC pseudocode does not show this possible trap to Hyp mode.

A1

| 31 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11 10 9 8 7 | 0 |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| !<1111> | 1 1 0 | P U W | 1 1 1 1 | 0 | 1 | 0 | 1 | 1 | 0 | imm8 |
| cond |

A1 variant

Applies when !(P == 0 && U == 0 && W == 0).

LDC{<c>}{<q>} p14, c5, <label>
LDC{<c>}{<q>} p14, c5, [PC, #{+/-}<imm>]
LDC{<c>}{<q>} p14, c5, [PC], <option>

Decode for this encoding

if P == '0' && U == '0' && W == '0' then UNDEFINED;
index = (P == '1'); add = (U == '1'); cp = 14; imm32 = ZeroExtend(imm8:'00', 32);
if W == '1' || (P == '0' && CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If W == '1', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes without writeback of the base address.
• The instruction uses the addressing mode described in the equivalent immediate offset instruction.

T1

| 15 14 13 12|11 10 9 8 7 6 5 4 |3 2 1 0 |15 14 13 12|11 10 9 8 7 | 0 |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 1 1 1 0 1 1 0 | P U W | 1 1 1 1 | 0 | 1 | 0 | 1 | 1 | 0 | imm8 |

T1 variant

Applies when !(P == 0 && U == 0 && W == 0).

LDC{<c>}{<q>} p14, c5, <label>
LDC{<c>}{<q>} p14, c5, [PC, #{+/-}<imm>]
Decode for this encoding

if \( P == '0' \) && \( U == '0' \) && \( W == '0' \) then UNDEFINED;
index = (\( P == '1' \));  add = (\( U == '1' \));  \( cp = 14 \);  \( \text{imm32} = \text{ZeroExtend}(\text{imm8:'00'}, 32) \);
if \( W == '1' \) || (\( P == '0' \) && \( \text{CurrentInstrSet()} != \text{InstrSet_A32} \)) then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \( W == '1' \) || \( P == '0' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes as LDC (immediate) with writeback to the PC. The instruction is handled as described in *Using R15* on page K1-5457.

Assembler symbols

&lt;&gt; See *Standard assembler syntax fields* on page F2-2406.
&lt;\&gt; See *Standard assembler syntax fields* on page F2-2406.
&lt;option&gt; Is an 8-bit immediate, in the range 0 to 255 enclosed in { }, encoded in the "imm8" field. The value of this field is ignored when executing this instruction.
&lt;label&gt; The label of the literal data item that is to be loaded into &lt;\&gt;&gt.; The assembler calculates the required value of the offset from the \( \text{Align(PC, 4)} \) value of the instruction to this label. Permitted values of the offset are multiples of 4 in the range -1020 to 1020. If the offset is zero or positive, \( \text{imm32} \) is equal to the offset and \( \text{add} = \text{TRUE} \) (encoded as \( U == 1 \)). If the offset is negative, \( \text{imm32} \) is equal to minus the offset and \( \text{add} = \text{FALSE} \) (encoded as \( U == 0 \)).
+- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when \( U == 0 \)
+ when \( U == 1 \)
&lt;imm&gt; Is the immediate offset used for forming the address, a multiple of 4 in the range 0-1020, defaulting to 0 and encoded in the "imm8" field, as \( \text{imm}/4 \).

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see *Use of labels in UAL instruction syntax* on page F1-2369.

Operation for all encodings

if \( \text{ConditionPassed()} \) then
  \( \text{EncodingSpecificOperations();} \)
  \( \text{AArch32.CheckSystemAccess}(cp, \text{ThisInstr()}); \)
  \( \text{offset_addr} = \text{if add then (\text{Align(PC,4)} + \text{imm32}) else (\text{Align(PC,4)} - \text{imm32});} \)
  \( \text{address} = \text{if index then offset_addr else \text{Align(PC,4});} \)

  // System register write to DBGDTRTXint.
  \( \text{DBGDT_L0[]} = \text{MemA[address,4];} \)
F5.1.62 LDM, LDMIA, LDMFD

Load Multiple (Increment After, Full Descending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations start at this address, and the address just above the highest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

Related system instructions are LDM (User registers) and LDM (exception return).

This instruction is used by the alias POP (multiple registers). See Alias conditions on page F5-2701 for details of when each alias is preferred.

A1

\[ \begin{array}{ccccccccccccc}
31 & 28 & 26 & 25 & 24 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
!1111 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & W & 1 & Rn & | & | & | & | & | & & \\
\end{array} \]

cond

A1 variant

LDM[IA]{{<c>}}{<q>} <Rn>{!}, <registers> // Preferred syntax
LDMFD[<c>]{{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Descending stack

Decode for this encoding

\[ n = \text{UInt}(Rn); \text{ registers} = \text{register_list}; \text{ wback} = (W == '1'); \]
\[ \text{if } n == 15 \text{ || BitCount(registers) < 1 then UNPREDICTABLE; } \]
\[ \text{if } \text{wback} && \text{ registers} <0> == '1' \text{ then UNPREDICTABLE; } \]

CONSTRANGED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<0> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.
T1

| 1 1 1 0 1 0 0 1 | Rn | register_list |

**T1 variant**

LDM{IA}{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
LDMFD{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Descending stack

**Decode for this encoding**

\[ n = \text{UInt}(Rn); \text{ registers} = '00000000':\text{register\_list}; \text{ wback} = (\text{registers}<n> == '0'); \]

if BitCount(registers) < 1 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

T2

| 1 1 1 0 1 0 0 1 0 1 0 0 | Rn | P | M | 0 | register_list<13> |

**T2 variant**

LDM{IA}{<c>}.W <Rn>{!}, <registers> // Preferred syntax, if <Rn>, '! and <registers> can be represented in T1
LDMFD{<c>}.W <Rn>{!}, <registers> // Alternate syntax, Full Descending stack, if <Rn>, '! and <registers> can be represented in T1
LDM{IA}{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
LDMFD{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Descending stack

**Decode for this encoding**

\[ n = \text{UInt}(Rn); \text{ registers} = P:M:register\_list; \text{ wback} = (W == '1'); \]

if n == 15 || BitCount(registers) < 2 || (P == '1' \&\& M == '1') then UNPREDICTABLE;

if wback \&\& registers<n> == '1' then UNPREDICTABLE;

if registers<13> == '1' then UNPREDICTABLE;

if registers<15> == '1' \&\& InITBlock() \&\& !LastInITBlock() then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.
If \( w_{\text{back}} \&\& \text{registers}_<n> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

If \( \text{BitCount(registers)} == 1 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction loads a single register using the specified addressing modes.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If \( \text{registers}_<13> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode, but R13 is UNKNOWN.

If \( P == '1' \&\& M == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction loads the register list and either R14 or R15, both R14 and R15, or neither of these registers.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors.*

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>POP (multiple registers) T2</td>
<td>W == '1' &amp;&amp; Rn == '1101' &amp;&amp; BitCount(P:M:register_list) &gt; 1</td>
<td></td>
</tr>
<tr>
<td>POP (multiple registers) A1</td>
<td>W == '1' &amp;&amp; Rn == '1101' &amp;&amp; BitCount(register_list) &gt; 1</td>
<td></td>
</tr>
</tbody>
</table>

**Assembler symbols**

- **IA** Is an optional suffix for the Increment After form.
- **<<** See *Standard assembler syntax fields* on page F2-2406.
- **<<p** See *Standard assembler syntax fields* on page F2-2406.
- **<Rn** Is the general-purpose base register, encoded in the "Rn" field.
- **!** For encoding A1 and T2: the address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.
For encoding T1: the address adjusted by the size of the data loaded is written back to the base register. It is omitted if \(<Rn>\) is included in \(<\text{registers}>\), otherwise it must be present.

\(<\text{registers}>\)

For encoding A1: is a list of one or more registers to be loaded, separated by commas and surrounded by \{ and \}. The PC can be in the list. ARM deprecates using these instructions with both the LR and the PC in the list.

For encoding T1: is a list of one or more registers to be loaded, separated by commas and surrounded by \{ and \}. The registers in the list must be in the range R0-R7, encoded in the "register_list" field.

For encoding T2: is a list of one or more registers to be loaded, separated by commas and surrounded by \{ and \}. The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain one of the LR or the PC. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0. If the PC is in the list, the "P" field is set to 1, otherwise it defaults to 0. If the PC is in the list:

- The LR must not be in the list.
- The instruction must be either outside any IT block, or the last instruction in an IT block.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = MemA[address,4];  address = address + 4;
        if registers<15> == '1' then
            LoadWritePC(MemA[address,4]);
        if wback && registers<n> == '0' then R[n] = R[n] + 4*BitCount(registers);
        if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
```

_iss10775_
F5.1.63 LDM (exception return)

Load Multiple (exception return) loads multiple registers from consecutive memory locations using an address from a base register. The SPSR of the current mode is copied to the CPSR. An address adjusted by the size of the data loaded can optionally be written back to the base register.

The registers loaded include the PC. The word loaded for the PC is treated as an address and a branch occurs to that address.

Load Multiple (exception return) is:

- UNDEFINED in Hyp mode.
- UNPREDICTABLE in debug state, and in User mode and System mode.

A1

\[
\begin{array}{cccccccccc}
\hline
1 & 1 & 1 & 1 & 1 & 0 & 0 & P & U & 1 & W & 1 & Rn & 1 & register_list \\
\end{array}
\]

A1 variant

\[
\text{LDM}\{<\text{amode}>\}{<c>}{<c>q} \{<Rn>\}, <\text{registers\_with\_pc}>^\wedge
\]

Decode for this encoding

\[
n = \text{UInt}(Rn); \text{ registers} = \text{register\_list}; \text{ wback} = (W == '1'); \text{ increment} = (U == '1'); \text{ wordhigher} = (P == U); \text{ if } n == 15 \text{ then UNPREDICTABLE}; \text{ if } \text{ wback} \& \& \text{ registers}<n> == '1' \text{ then UNPREDICTABLE};
\]

CONstrained UNPREDICTABLE behavior

If wback \&\& registers<0> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all the loads using the specified addressing mode and the content of the register being written back is UNKNOWN. In addition, if an exception occurs during the execution of this instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings

For more information about the CONstrained UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\[
<\text{amode}> \text{ is one of:}
\]

- DA: Decrement After. The consecutive memory addresses end at the address in the base register. Encoded as P = 0, U = 0.
- FA: Full Ascending. For this instruction, a synonym for DA.
- DB: Decrement Before. The consecutive memory addresses end one word below the address in the base register. Encoded as P = 1, U = 0.
- EA: Empty Ascending. For this instruction, a synonym for DB.
IA  Increment After. The consecutive memory addresses start at the address in the base register. This is the default. Encoded as P = 0, U = 1.
FD  Full Descending. For this instruction, a synonym for IA.
IB  Increment Before. The consecutive memory addresses start one word above the address in the base register. Encoded as P = 1, U = 1.
ED  Empty Descending. For this instruction, a synonym for IB.

<o>  See Standard assembler syntax fields on page F2-2406.
<q>  See Standard assembler syntax fields on page F2-2406.
<r>  Is the general-purpose base register, encoded in the "Rn" field.
!
! The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers_with_pc> Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be loaded. The registers are loaded with the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. The PC must be specified in the register list, and the instruction causes a branch to the address (data) loaded into the PC. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

Instructions with similar syntax but without the PC included in the registers list are described in LDM (User registers).

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  if PSTATE.EL == EL2 then
    UNDEFINED;
  elsif PSTATE.M IN {M32_User, M32_System} then
    UNPREDICTABLE;  // UNDEFINED or NOP
  else
    length = 4*BitCount(registers) + 4;
    address = if increment then R[n] else R[n]-length;
    if wordhigher then address = address + 4;
    for i = 0 to 14
      if registers<i> == '1' then
        R[i] = MemA[address,4];  address = address + 4;
        new_pc_value = MemA[address,4];
      if wback && registers<n> == '0' then R[n] = if increment then R[n]+length else R[n]-length;
      if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
      AArch32.ExceptionReturn(new_pc_value, SPSR[]);

CONSTRANGED UNPREDICTABLE behavior

If PSTATE.M IN {M32_User, M32_System}, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
F5.1.64   LDM (User registers)

In an EL1 mode other than System mode, Load Multiple (User registers) loads multiple User mode registers from consecutive memory locations using an address from a base register. The registers loaded cannot include the PC. The PE reads the base register value normally, using the current mode to determine the correct Banked version of the register. This instruction cannot writeback to the base register.

Load Multiple (User registers) is UNDEFINED in Hyp mode, and UNPREDICTABLE in User and System modes.

A1

\[
\begin{array}{cccccccccccc}| \hline
\hline
! = 1111 & | & 0 & 0 & | & P & U & 1 & | & 1 & | & Rn & 0 & \text{register_list} \\
\hline
\end{array}
\]

**A1 variant**

\[
\text{LDM\{<amode>{<c>}{<q}> <Rn>, <registers_without_pc>^}
\]

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \text{ registers } = \text{register_list}; \text{ increment } = (U \text{ == '1'}); \text{ wordhigher } = (P \text{ == U}); \text{ if } n \text{ == 15 } || \text{ BitCount(registers) } < 1 \text{ then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<amode> is one of:

- DA  Decrement After. The consecutive memory addresses end at the address in the base register. Encoded as P = 0, U = 0.
- FA  Full Ascending. For this instruction, a synonym for DA.
- DB  Decrement Before. The consecutive memory addresses end one word below the address in the base register. Encoded as P = 1, U = 0.
- EA  Empty Ascending. For this instruction, a synonym for DB.
- IA  Increment After. The consecutive memory addresses start at the address in the base register. This is the default. Encoded as P = 0, U = 1.
- FD  Full Descending. For this instruction, a synonym for IA.
- IB  Increment Before. The consecutive memory addresses start one word above the address in the base register. Encoded as P = 1, U = 1.
- ED  Empty Descending. For this instruction, a synonym for IB.
<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<\textit{Rn}> Is the general-purpose base register, encoded in the "Rn" field.

<\textit{registers\_without\_pc}> Is a list of one or more registers, separated by commas and surrounded by \{ and \}. It specifies the set of registers to be loaded by the LDM instruction. The registers are loaded with the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. The PC must not be in the register list. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

Instructions with similar syntax but with the PC included in <\textit{registers\_without\_pc}> are described in LDM (exception return).

\textbf{Operation}

if ConditionPassed() then
  EncodingSpecificOperations();
  if PSTATE.EL == EL2 then UNDEFINED;
  elsif PSTATE.M IN (M32_User,M32_System) then UNPREDICTABLE;
  else
    length = 4*BitCount(registers);
    address = if increment then R[n] else R[n]-length;
    if wordhigher then address = address+4;
    for i = 0 to 14
      if registers<i> == '1' then  // Load User mode register
        Rmode[i, M32_User] = MemA[address,4]; address = address + 4;

\textbf{CONSTRAINED UNPREDICTABLE behavior}

If PSTATE.M IN (M32_User,M32_System), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.
F5.1.65  LDMDA, LDMFA

Load Multiple Decrement After (Full Ascending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations end at this address, and the address just below the lowest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

Related system instructions are LDM (User registers) and LDM (exception return).

A1

| 31 28 27 26 25 24 23 22 21 20 19 16 15 | | | 0 | 
|---------------------------------|---|---|---|---|
| !=1111 | 1 | 0 | 0 | 0 | W | 1 | Rn | register_list |

A1 variant

LDMDA{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
LDMFA{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Ascending stack

Decode for this encoding

n = UInt(Rn);  registers = register_list;  wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.
See Standard assembler syntax fields on page F2-2406.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers> Is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The PC can be in the list. ARM deprecates using these instructions with both the LR and the PC in the list.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] - 4*BitCount(registers) + 4;
    for i = 0 to 14
        if registers<15> == '1' then
            R[i] = MemA[address,4]; address = address + 4;
        if registers<15> == '1' then
            LoadWritePC(MemA[address,4]);
    if wback && registers<n> == '0' then R[n] = R[n] - 4*BitCount(registers);
    if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;


F5.1.66   LDMDB, LDMEA

Load Multiple Decrement Before (Empty Ascending) loads multiple registers from consecutive memory locations
using an address from a base register. The consecutive memory locations end just below this address, and the
address of the lowest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register
from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on
page F2-2413.

The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see
Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

Related system instructions are LDM (User registers) and LDM (exception return).

A1

| [31 28 26 25 24]23 21 20 | 19 16|15 | | | | 0 |
|---------------------------|-----|---|---|---|---|
| !=1111                    | 1   | 0 | 0 | 0 | W | 1  |
| Rn                        | register_list |

A1 variant

LDMDB{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
LDMEA{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Empty Ascending stack

Decode for this encoding

n = UInt(Rn);  registers = register_list;  wback = (W == '1');  
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If wback && registers<n> == '1', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs all of the loads using the specified addressing mode and the content of the register
  that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base
  address might be corrupted so that the instruction cannot be repeated.

If BitCount(registers) < 1, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers.
  These registers might include R15. If the instruction specifies writeback, the modification to the base address
  on writeback might differ from the number of registers loaded.

T1

<table>
<thead>
<tr>
<th>[15 14 13 12]11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
<th>[15 14 13 12]</th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 1 0 0</td>
<td>W</td>
<td>1</td>
<td>Rn</td>
<td>P</td>
<td>M</td>
<td>0</td>
</tr>
<tr>
<td>register_list&lt;13&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**T1 variant**

LDMDB{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax  
LDMEA{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Empty Ascending stack

**Decode for this encoding**

\[
\begin{align*}
n &= \text{UInt}(Rn); \quad \text{registers} = P:M:register\_list; \quad wback = (W == '1'); \\
\text{if } n \equiv 15 || \text{BitCount(registers)} < 2 || (P == '1' \&\& M == '1') \text{ then UNPREDICTABLE; } \\
\text{if } wback \&\& \text{registers}<n> == '1' \text{ then UNPREDICTABLE; } \\
\text{if } \text{registers}<13> == '1' \text{ then UNPREDICTABLE; } \\
\text{if } \text{registers}<15> == '1' \&\& \text{InITBlock()} \&\& \text{!LastInITBlock()} \text{ then UNPREDICTABLE; }
\end{align*}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( wback \&\& \text{registers}<n> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

If \( \text{BitCount(registers)} < 1 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If \( \text{BitCount(registers)} == 1 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction loads the register list and either R14 or R15, both R14 and R15, or neither of these registers.

If \( \text{registers}<13> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode, but R13 is UNKNOWN.

If \( P == '1' \&\& M == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction loads the register list and either R14 or R15, both R14 and R15, or neither of these registers.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors.*
Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

! The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers> For encoding A1: is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The PC can be in the list. ARM deprecates using these instructions with both the LR and the PC in the list.

For encoding T1: is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain one of the LR or the PC. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0. If the PC is in the list, the "P" field is set to 1, otherwise it defaults to 0. If the PC is in the list:
- The LR must not be in the list.
- The instruction must be either outside any IT block, or the last instruction in an IT block.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] - 4*BitCount(registers);
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = MemA[address,4]; address = address + 4;
        if registers<15> == '1' then
            LoadWritePC(MemA[address,4]);
        if wback && registers<n> == '0' then
            R[n] = R[n] - 4*BitCount(registers);
        if wback && registers<n> == '1' then
            R[n] = bits(32) UNKNOWN;
F5.1.67  LDMIB, LDMED

Load Multiple Increment Before (Empty Descending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations start just above this address, and the address of the last of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

Related system instructions are LDM (User registers) and LDM (exception return).

A1

| 31 28 26 25 24 | 23 22 21 20 | 19 16 | 15 | | | 0 |
|---|---|---|---|---|---|
| !=1111 | 1 0 0 | 1 1 0 | W | 1 | Rn | register_list |

A1 variant

LDMIB<[c]>{<q>} <Rn>{!}, <registers> // Preferred syntax
LDMED<[c]>{<q>} <Rn>{!}, <registers> // Alternate syntax, Empty Descending stack

Decode for this encoding

n = UInt(Rn);  registers = register_list;  wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

•  The instruction is UNDEFINED.
•  The instruction executes as NOP.
•  The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<n> == '1', then one of the following behaviors must occur:

•  The instruction is UNDEFINED.
•  The instruction executes as NOP.
•  The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

See Standard assembler syntax fields on page F2-2406.
See *Standard assembler syntax fields* on page F2-2406.

<q>
</q>

<q>
Is the general-purpose base register, encoded in the "Rn" field.
</q>

<q>
The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.
</q>

<q>
Is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The PC can be in the list. ARM deprecates using these instructions with both the LR and the PC in the list.
</q>

### Operation

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + 4;
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = MemA[address,4]; address = address + 4;
        if registers<15> == '1' then
            LoadWritePC(MemA[address,4]);
        if wback && registers<n> == '0' then R[n] = R[n] + 4*BitCount(registers);
        if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
```

```
F5.1.68 LDR (immediate)

Load Register (immediate) calculates an address from a base register value and an immediate offset, loads a word from memory, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

This instruction is used by the alias POP (single register). See Alias conditions on page F5-2716 for details of when each alias is preferred.

A1

Offset variant
Applies when \( P == 1 && W == 0 \).

\[
\text{LDR}\{<c>\}{<q>} <Rt>, [<Rn> {, #{+/-}<imm>}]
\]

Post-indexed variant
Applies when \( P == 0 && W == 0 \).

\[
\text{LDR}\{<c>\}{<q>} <Rt>, [<Rn>], #{+/-}<imm>
\]

Pre-indexed variant
Applies when \( P == 1 && W == 1 \).

\[
\text{LDR}\{<c>\}{<q>} <Rt>, [<Rn>, #{+/-<imm}>]
\]

Decode for all variants of this encoding
if \( Rn == '1111' \) then SEE LDR (literal);
if \( P == '0' && W == '1' \) then SEE LDRT;
\( t = \text{UInt}(Rt); \) \( n = \text{UInt}(Rn); \) \( \text{imm32} = \text{ZeroExtend}(\text{imm12, 32}); \)
\( \text{index} = (P == '1'); \) \( \text{add} = (U == '1'); \) \( \text{wback} = (P == '0') || (W == '1'); \)
if \( \text{wback} && n == t \) then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior
If \( \text{wback} && n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1
**T1 variant**

LDR{<c>}{<p>} <Rt>, [<Rn> {, #{+}<imm>}]

*Decode for this encoding*

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm5:'00'}, 32); \index = \text{TRUE}; \ add = \text{TRUE}; \ wback = \text{FALSE}; \]

**T2**

\[
\begin{array}{cccccccc|c}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & | & 0 |\\
\hline
1 & 0 & 0 & 1 & 1 & \text{Rt} & \text{imm8} & & \\
\end{array}
\]

**T2 variant**

LDR{<c>}{<p>} <Rt>, [SP{, #{+}<imm>}]

*Decode for this encoding*

\[ t = \text{UInt}(Rt); \ n = 13; \ \text{imm32} = \text{ZeroExtend}(\text{imm8:'00'}, 32); \index = \text{TRUE}; \ add = \text{TRUE}; \ wback = \text{FALSE}; \]

**T3**

\[
\begin{array}{cccccccccccc|c|c|c|c|c}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & | & 0 & |\\
\hline
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & \text{l=1111} & \text{Rt} & \text{imm12} & & \\
\end{array}
\]

**T3 variant**

LDR{<c>}.W <Rt>, [<Rn> {, #{+}<imm>}] // <Rt>, <Rn>, <imm> can be represented in T1 or T2

LDR{<c>}{<p>} <Rt>, [<Rn> {, #{+}<imm>}]

*Decode for this encoding*

\[ \text{if } Rn == '1111' \text{ then SEE LDR (literal);} \]
\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imml2, 32}); \index = \text{TRUE}; \ add = \text{TRUE}; \ wback = \text{FALSE}; \text{if } t == 15 \&\& \text{InITBlock()} \&\& \text{!LastInITBlock()} \text{ then UNPREDICTABLE;} \]

**T4**

\[
\begin{array}{cccccccccccc|c|c|c|c|c}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 0 & 8 & 7 & | & 0 & |\\
\hline
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & \text{l=1111} & \text{Rt} & 1 & \text{P} & \text{U} & \text{W} & \text{imm8} & \\
\end{array}
\]

**Offset variant**

Applies when \(P == 1 \&\& U == 0 \&\& W == 0\).

LDR{<c>}{<p>} <Rt>, [<Rn> {, #<imm>}]

**Post-indexed variant**

Applies when \(P == 0 \&\& W == 1\).

LDR{<c>}{<p>} <Rt>, <[Rn], #/+/-imm>
Pre-indexed variant

Applies when $P == 1 \&\& W == 1$.

$LDR\{<c>\}{<q>\} <Rt>, \{<Rn>, \# \{+/-\} <imm>\}!$

Decode for all variants of this encoding

if $Rn == '1111'$ then SEE LDR (literal);
if $P == '1' \&\& U == '1' \&\& W == '0'$ then SEE LDRT;
if $P == '0' \&\& W == '0'$ then UNDEFINED;
t = UInt(Rt); n = UInt(Rn);
imm32 = ZeroExtend(imm8, 32); index = (P == '1'); add = (U == '1'); wback = (W == '1');
if (wback \&\& n == t) || (t == 15 \&\& InITBlock() \&\& !LastInITBlock()) then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If wback \&\& n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>POP (single register) A1 (post-indexed)</td>
<td>$P == '0' &amp;&amp; U == '1' &amp;&amp; W == '0' &amp;&amp; Rn == '11101' &amp;&amp; imm12 == '000000000100'$</td>
<td></td>
</tr>
<tr>
<td>POP (single register) T4 (post-indexed)</td>
<td>$Rn == '11101' &amp;&amp; U == '1' &amp;&amp; imm8 == '00000100'$</td>
<td></td>
</tr>
</tbody>
</table>

Assembler symbols

- $<c>$ See Standard assembler syntax fields on page F2-2406.
- $<q>$ See Standard assembler syntax fields on page F2-2406.
- $<Rt>$ For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  For encoding T1 and T2: is the general-purpose register to be transferred, encoded in the "Rt" field. For encoding T3 and T4: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, provided the instruction is either outside an IT block or the last instruction of an IT block. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- $<Rn>$ For encoding A1, T3 and T4: is the general-purpose base register, encoded in the "Rn" field. For PC use see LDR (literal).
  For encoding T1: is the general-purpose base register, encoded in the "Rn" field.
Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when $U = 0$
+ when $U = 1$

+ Specifies the offset is added to the base register.

For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.

For encoding T1: is the optional positive unsigned immediate byte offset, a multiple of 4, in the range 0 to 124, defaulting to 0 and encoded in the "imm5" field as \(<imm>/4\).

For encoding T2: is the optional positive unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0 and encoded in the "imm8" field as \(<imm>/4\).

For encoding T3: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For encoding T4: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

**Operation for all encodings**

```plaintext
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    data = MemU[address,4];
    if wback then R[n] = offset_addr;
    if t == 15 then
      if address<1:0> == '00' then
        LoadWritePC(data);
      else
        UNPREDICTABLE;
    else
      R[t] = data;
  else
    if ConditionPassed() then
      EncodingSpecificOperations();
      offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
      address = if index then offset_addr else R[n];
      data = MemU[address,4];
      if wback then R[n] = offset_addr;
      if t == 15 then
        if address<1:0> == '00' then
          LoadWritePC(data);
        else
          UNPREDICTABLE;
      else
        R[t] = data;
```
F5.1.69   LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

A1

![Instruction Format]

A1 variant

Applies when !(P == 0 && W == 1).

\[
\text{LDR} \{<c>\} \{<q>\} \text{<Rt>, <label> // Normal form} \\
\text{LDR} \{<c>\} \{<q>\} \text{<Rt>, [PC, #<imm>] // Alternative form}
\]

Decode for this encoding

if P == '0' && W == '1' then SEE LDRT;
\[ t = \text{UInt}(\text{Rt}); \text{ imm32 } = \text{ZeroExtend}('00', \text{imm8}); \]
\[ \text{add } = (U == '1'); wback = (P == '0') || (W == '1'); \]
if wback then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: wback = FALSE.
- The instruction treats bit[24] as the P bit, and bit[21] as the writeback (W) bit, and uses the same addressing mode as described in LDR (immediate). The instruction uses post-indexed addressing when P == '0' and uses pre-indexed addressing otherwise. The instruction is handled as described in Using R15 on page K1-5457.

T1

![Instruction Format]

T1 variant

LDR\{<c>\} \{<q>\} \text{<Rt>, <label> // Normal form}

Decode for this encoding

\[ t = \text{UInt}(\text{Rt}); \text{ imm32 } = \text{ZeroExtend}('00', \text{imm8}); \]
\[ \text{add } = \text{TRUE}; \]

T2

![Instruction Format]
T2 variant
LDR{<c>}.W <Rt>, <label> // Preferred syntax, and <Rt>, <label> can be represented in T1
LDR{<c>}{<q>} <Rt>, <label> // Preferred syntax
LDR{<c>}{<q>} <Rt>, [PC, #(+/-)<imm>] // Alternative syntax

Decode for this encoding
\[ t = \text{UInt}(Rt); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{add} = (U == '1'); \]
\[ \text{if } t == 15 \text{ } \&\& \text{InITBlock()} \text{ } \&\& \text{!LastInITBlock()} \text{ then UNPREDICTABLE; } \]

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rt>\) For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

For encoding T1: is the general-purpose register to be transferred, encoded in the "Rt" field.

For encoding T2: is the general-purpose register to be transferred, encoded in the "Rt" field. The SP can be used. The PC can be used, provided the instruction is either outside an IT block or the last instruction of an IT block. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

\(<\text{label}>\) For encoding A1 and T2: the label of the literal data item that is to be loaded into \(<Rt>\). The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are -4095 to 4095. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.

For encoding T1: the label of the literal data item that is to be loaded into \(<Rt>\). The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are Multiples of four in the range 0 to 1020.

\(+/-\) Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when \(U = 0\)
+ when \(U = 1\)

\(<\text{imm}>\) For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.

For encoding T2: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC,4);
    address = if add then (base + imm32) else (base - imm32);
    data = MemU[address,4];
    if t == 15 then
        if address<1:0> == '00' then
            LoadWritePC(data);
        else
            UNPREDICTABLE;
    else
        R[t] = data;
F5.1.70  LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted. For information about memory accesses, see Memory accesses on page F2-2412.

The T32 form of LDR (register) does not support register writeback.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>l=1111</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>P</td>
<td>U</td>
<td>0</td>
</tr>
</tbody>
</table>

**Offset variant**

Applies when \( P == 1 && W == 0 \).

\[
\text{LDR}\{<c>\}{<q>} \text{<Rt>} & \text{[<Rn>, }{+/-}<Rm>{, <shift>]}\]

**Post-indexed variant**

Applies when \( P == 0 && W == 0 \).

\[
\text{LDR}\{<c>\}{<q>} \text{<Rt>} & \text{[<Rn>], }{+/-}<Rm>{, <shift>}\]

**Pre-indexed variant**

Applies when \( P == 1 && W == 1 \).

\[
\text{LDR}\{<c>\}{<q>} \text{<Rt>} & \text{[<Rn>, }{+/-}<Rm>{, <shift>]}!\]

**Decode for all variants of this encoding**

if \( P == '0' && W == '1' \) then SEE LDRT;
\( t = \text{UInt}(\text{Rt}); n = \text{UInt}(\text{Rn}); m = \text{UInt}(\text{Rm})\);
index = (\( P == '1' \)); add = (\( U == '1' \)); wback = (\( P == '0' \)) || (\( W == '1' \));
(shift_t, shift_n) = \text{DecodeImmShift}((\text{type}, \text{imm5}))
if \( m == 15 \) then UNPREDICTABLE;
if wback && (\( n == 15 \) || \( n == t \)) then UNPREDICTABLE;

**CONstrained UNPREDICTABLE behavior**

If wback && \( n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
**T1 variant**

LDR{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ (\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{LSL}, 0); \]

**T2**

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 | 15 | 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 |
|--------------|-----------|--------|---|---|---|---|-----------|--------|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | !=1111 | Rt | 0 | 0 | 0 | 0 | 0 | imm2 | Rm |

**T2 variant**

LDR{<c>}.W <Rt>, [<Rn>, {+}<Rm>] // <Rt>, <Rn>, <Rm> can be represented in T1
LDR{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}]

**Decode for this encoding**

if \( Rn = '1111' \) then see LDR (literal);
\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ (\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{LSL}, \text{UInt}(imm2)); \]
if \( m = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
if \( t = 15 \) && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<>** See Standard assembler syntax fields on page F2-2406.
- **<>** See Standard assembler syntax fields on page F2-2406.
- **<Rt>** For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used. If the PC is used, the instruction branches to the address (data) loaded to the PC. This branch is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  
  For encoding T1: is the general-purpose register to be transferred, encoded in the "Rt" field.
  
  For encoding T2: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, provided the instruction is either outside an IT block or the last instruction of an IT block. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

- **<Rn>** For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant.
  
  For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.

- **+/-** Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:


\[
\begin{align*}
  &- & \text{when } U = 0 \\
  &+ & \text{when } U = 1
\end{align*}
\]
+ Specifies the index register is added to the base register.

<\textit{Rm}> Is the general-purpose index register, encoded in the "Rm" field.

<\textit{shift}> The shift to apply to the value read from \textit{Rm}. If absent, no shift is applied. Otherwise, see \textit{Shifts applied to a register} on page F2-2410.

<\textit{imm}> If present, the size of the left shift to apply to the value from \textit{Rm}, in the range 1-3. \textit{<imm>} is encoded in \textit{imm2}. If absent, no shift is specified and \textit{imm2} is encoded as 0b00.

**Operation for all encodings**

if \textbf{CurrentInstrSet()} == \textbf{InstrSet_A32} then

if \textbf{ConditionPassed()} then

\textbf{EncodingSpecificOperations();}

offset = \textbf{Shift(}R[m], shift_t, shift_n, PSTATE.C);\noffset_addr = if add then (R[n] + offset) else (R[n] - offset);\naddress = if index then offset_addr else R[n];\ndata = \textbf{MemU}[address,4];\nif wback then R[n] = offset_addr;\nif t == 15 then
  if address\texttt{<1:0>} == '00' then
    \textbf{LoadWritePC}(data);\n  else
    UNPREDICTABLE;\nelse
  R[t] = data;

else

if \textbf{ConditionPassed()} then

\textbf{EncodingSpecificOperations();}

offset = \textbf{Shift(}R[m], shift_t, shift_n, PSTATE.C);\naddress = offset_addr;\ndata = \textbf{MemU}[address,4];\nif t == 15 then
  if address\texttt{<1:0>} == '00' then
    \textbf{LoadWritePC}(data);\n  else
    UNPREDICTABLE;\nelse
  R[t] = data;
F5.1.71   LDRB (immediate)

Load Register Byte (immediate) calculates an address from a base register value and an immediate offset, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
|31| 28|27|26|25|24|23|22|21|20|19|16|15|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|111| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
```

**Offset variant**

Applies when \( P == 1 \) && \( W == 0 \).

LDRB\{<c>}{<q>} <Rt>, [<Rn> {_#</-imm>}]

**Post-indexed variant**

Applies when \( P == 0 \) && \( W == 0 \).

LDRB\{<c>}{<q>} <Rt>, [<Rn>], #{+/-}imm

**Pre-indexed variant**

Applies when \( P == 1 \) && \( W == 1 \).

LDRB\{<c>}{<q>} <Rt>, [<Rn>], #{+/-}imm!

**Decode for all variants of this encoding**

if \( Rn == '1111' \) then SEE LDRB (literal);
if \( P == '0' \) && \( W == '1' \) then SEE LDRBT;
\( t = UInt(Rt) \); \( n = UInt(Rn) \); \( imm32 = ZeroExtend(imm12, 32) \);
index = (P == '1'); add = (U == '1'); wback = (P == '0') || (W == '1');
if \( t == 15 \) || (wback && n == t) then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \( wback && n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

**T1**

|15|14|13|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**T1 variant**

LDRB\{<c>}{<q>} <Rt>, [<Rn> {_#</-imm}>]
Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm}5, 32); \]
\[ \text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \]

T2

```
15 14 13 12|11 10 | 9 8 | 7 6 5 4 | 3 | 0 | 15 12 |11
1 1 1 1 1 0 0 0 1 0 0 1 l=1111 | l=1111 | \text{imm12}
Rn \quad Rt
```

T2 variant

LDRB{<c>}.W <Rt>, [<Rn> {, #{+}<imm>}] // <Rt>, <Rn>, <imm> can be represented in T1
LDRB{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]  

Decode for this encoding

if \(Rt == '1111'\) then SEE PLD;
if \(Rn == '1111'\) then SEE LDRB (Literal);
\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm}12, 32); \]
\[ \text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \]
// ARMv8-A removes UNPREDICTABLE for R13

T3

```
15 14 13 12|11 10 | 9 8 | 7 6 5 4 | 3 | 0 | 15 10 | 9 8 | 7 |
1 1 1 1 1 0 0 0 0 0 1 | l=1111 | Rn | 1 | P | U | W | \text{imm8}
```

Offset variant

Applies when \(Rt != '1111' \&\& P = 1 \&\& U = 0 \&\& W = 0\).
LDRB{<c>}{<q>} <Rt>, [<Rn> {, #<imm>}]

Post-indexed variant

Applies when \(P = 0 \&\& W = 1\).
LDRB{<c>}{<q>} <Rt>, [<Rn>], #<imm>  

Pre-indexed variant

Applies when \(P = 1 \&\& W = 1\).
LDRB{<c>}{<q>} <Rt>, [<Rn>, #<imm>]

Decode for all variants of this encoding

if \(Rt == '1111' \&\& P = '1' \&\& U = '0' \&\& W = '0'\) then SEE PLD, PLDW (immediate);
if \(Rn == '1111'\) then SEE LDRB (Literal);
if \(P == '1' \&\& U == '1' \&\& W == '0'\) then SEE LDRBT;
if \(P == '0' \&\& W == '0'\) then UNDEFINED;
\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm}8, 32); \]
\[ \text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1'); \]
if \((t = 15 \&\& W = '1') || (\text{wback} \&\& n == t)\) then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13
**CONSTRAINED UNPREDICTABLE behavior**

If \(\text{wback} \&\& n = t\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` For encoding A1, T2 and T3: is the general-purpose base register, encoded in the "Rn" field. For PC use see LDRB (literal). For encoding T1: is the general-purpose base register, encoded in the "Rn" field.
- `+/-` Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - - when \(U = 0\)
  - + when \(U = 1\)
- `<imm>` For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
  For encoding T1: is an optional 5-bit unsigned immediate byte offset, in the range 0 to 31, defaulting to 0 and encoded in the "imm5" field.
  For encoding T2: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
  For encoding T3: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

**Operation for all encodings**

```plaintext
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    R[t] = ZeroExtend(MemU[address,1], 32);
    if wback then R[n] = offset_addr;
  else
    if ConditionPassed() then
      EncodingSpecificOperations();
      offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
      address = if index then offset_addr else R[n];
      R[t] = ZeroExtend(MemU[address,1], 32);
      if wback then R[n] = offset_addr;
```
F5.1.72  LDRB (literal)

Load Register Byte (literal) calculates an address from the PC value and an immediate offset, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

A1

T1

T1 variant

LDRB{<c>}{<q>} <Rt>, <label> // Preferred syntax
LDRB{<c>}{<q>} <Rt>, [PC, #{+/-}<imm>] // Alternative syntax

Decode for this encoding
if Rt == '1111' then SEE PLD;
\[ t = \text{UInt}(Rt); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \]
\[ \text{add} = (U == '1'); \quad \text{wback} = (P == '0') || (W == '1'); \]
\[ \text{if } t == 15 \text{ || wback then UNPREDICTABLE;} \]

CONSTRANDED UNPREDICTABLE behavior
If wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: wback = FALSE.
- The instruction treats bit[24] as the P bit, and bit[21] as the writeback (W) bit, and uses the same addressing mode as described in LDRB (immediate). The instruction uses post-indexed addressing when P == '0' and uses pre-indexed addressing otherwise. The instruction is handled as described in Using R15 on page K1-5457.

T1

T1 variant

LDRB{<c>}{<q>} <Rt>, <label> // Preferred syntax
LDRB{<c>}{<q>} <Rt>, [PC, #{+/-}<imm>] // Alternative syntax

Decode for this encoding
if Rt == '1111' then SEE PLD;
\[ t = \text{UInt}(Rt); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \]
\[ \text{add} = (U == '1'); \]
\[ // \text{ARMv8-A removes UNPREDICTABLE for R13} \]
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c>     See Standard assembler syntax fields on page F2-2406.

<q>     See Standard assembler syntax fields on page F2-2406.

<Rt>    Is the general-purpose register to be transferred, encoded in the "Rt" field.

<label> The label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are -4095 to 4095. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.

+/-      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
          - when U = 0
          + when U = 1

<imm>   For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
          For encoding T1: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC,4);
    address = if add then (base + imm32) else (base - imm32);
    R[t] = ZeroExtend(MemU[address,1], 32);
F5.1.73  LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. The offset register value can optionally be shifted. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 7 6 5 4 3 0 |
|-----|----------------|----------------|---|---|---|---|---|---|
| !=1111 | 0 1 | P | U | 1 | W | 1 | Rn | Rt | imm5 | type | 0 | Rm |

Offset variant

Applies when \( P = 1 \) \&\& \( W = 0 \).

LDRB{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>{, <shift>}]

Post-indexed variant

Applies when \( P = 0 \) \&\& \( W = 0 \).

LDRB{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>{, <shift>}

Pre-indexed variant

Applies when \( P = 1 \) \&\& \( W = 1 \).

LDRB{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>{, <shift>}]

Decode for all variants of this encoding

if \( P = '0' \) \&\& \( W = '1' \) then SEE LDRBT;

\( t = \text{UInt}(Rt); n = \text{UInt}(Rn); m = \text{UInt}(Rm); \)

index = (\( P = '1' \)); add = (\( U = '1' \)); wback = (\( P = '0' \) \|\| \( W = '1' \));

(\( \text{shift}_t, \text{shift}_n \)) = \text{DecodeImmShift}(type, imm5);

if \( t = 15 \) \|\| \( m = 15 \) then UNPREDICTABLE;

if wback \&\& (\( n = 15 \) \|\| \( n = t \)) then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \( \text{wback} \&\& n = t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

| 15 14 13 12|11 10 9 8| 6 5 | 3 2 0 |
|------|--------|---|---|---|
| 0 1 0 1 | 1 0 | Rm | Rn | Rt |

T1 variant

LDRB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>]

[Note: The rest of the document contains更多精彩内容，但此处仅展示了F5.1.73的一部分内容。]
Decode for this encoding

t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
index = TRUE; add = TRUE; wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

T2

| 15| 14| 13| 12| 11| 10| 9| 8| 7| 6| 5| 4| 3| 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1111 |
| Rn | Rt |

T2 variant

LDRB{<c>}.W <Rt>, [<Rn>, {+}<Rm>] // <Rt>, <Rn>, <Rm> can be represented in T1
LDRB{<c>{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}]}

Decode for this encoding

if Rt == '1111' then SEE PLD;
if Rn == '1111' then SEE LDRB (literal);
t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
index = TRUE; add = TRUE; wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, UInt(imm2));
if m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c>See Standard assembler syntax fields on page F2-2406.
<op>See Standard assembler syntax fields on page F2-2406.
< Rt> Is the general-purpose register to be transferred, encoded in the "Rt" field.
< Rn> For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant.
For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.
+/- Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1
+ Specifies the index register is added to the base register.
< Rm> Is the general-purpose index register, encoded in the "Rm" field.
< shift> The shift to apply to the value read from <Rm>. If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.
<imm> If present, the size of the left shift to apply to the value from <Rm>, in the range 1-3. <imm> is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0b00.
Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();
   offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
   offset_addr = if add then (R[n] + offset) else (R[n] - offset);
   address = if index then offset_addr else R[n];
   R[t] = ZeroExtend(MemU[address,1],32);
   if wback then R[n] = offset_addr;
F5.1.74  LDRBT

Load Register Byte Unprivileged loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

LDRBT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or an optionally-shifted register value.

A1

![A1 variant](image)

LDRBT{<c>}{<q>} <Rt>, [<Rn>] {, #{+/-}<imm>}

Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  postindex = TRUE;  add = (U == '1');
register_form = FALSE;  imm32 = ZeroExtend(imm12, 32);
if t == 15 || n == 15 || n == t then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction uses post-indexed addressing with the base register as PC. This is handled as described in Using R15 on page K1-5457.
- The instruction uses immediate offset addressing with the base register as PC, without writeback.

If n == t && n != 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

A2

![A2 variant](image)
A2 variant
LDRBT{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>{, <shift>}

Decode for this encoding
\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{postindex} = \text{TRUE}; \ \text{add} = (U == '1'); \]
\[ \text{register_form} = \text{TRUE}; \ (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type, imm5}); \]
\[ \text{if } t == 15 || n == 15 || n == t || m == 15 \text{ then UNPREDICTABLE;} \]

CONSTRAINED UNPREDICTABLE behavior
If \( n == t && n != 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

```
|15|14|13|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |15|12|11|10| 9 | 8 | 7 | 1 |
1|1|1|1|0|0|0|0|0|1|\text{L=1111}|
1|1|1|0|0|0|0|0|1|  |
Rt|imm8|
```

T1 variant
LDRBT{<c>}{<q>} <Rt>, [<Rn>], {+#<imm>}

Decode for this encoding
\[ \text{if } Rn == '1111' \text{ then SEE LDRB (literal)}; \]
\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \land \text{postindex} = \text{FALSE}; \land \text{add} = \text{TRUE}; \]
\[ \text{register_form} = \text{FALSE}; \ \text{imm32 = ZeroExtend(imm8, 32)}; \]
\[ \text{if } t == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13} \]

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- \(<c>\)
  See Standard assembler syntax fields on page F2-2406.
- \(<q>\)
  See Standard assembler syntax fields on page F2-2406.
- \(<Rt>\)
  For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.
  For encoding A2 and T1: is the general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rn>\)
  Is the general-purpose base register, encoded in the "Rn" field.
- \(+/-\)
  For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when \( U = 0 \)
  + when \( U = 1 \)
For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1

<Rm> Is the general-purpose index register, encoded in the "Rm" field.

<shift> The shift to apply to the value read from <Rm>. If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.

+ Specifies the offset is added to the base register.

<imm> For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.

For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

Operation for all encodings

if ConditionPassed() then
  if PSTATE.EL == EL2 then UNPREDICTABLE; // Hyp mode
  EncodingSpecificOperations();
  offset = if register_form then Shift(R[m], shift_t, shift_n, PSTATE.C) else imm32;
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if postindex then R[n] else offset_addr;
  R[t] = ZeroExtend(MemU_unpriv[address,1],32);
  if postindex then R[n] = offset_addr;

CONstrained UNPREDICTABLE behavior

If PSTATE.EL == EL2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDRB (immediate).
F5.1.75   LDRD (immediate)

Load Register Dual (immediate) calculates an address from a base register value and an immediate offset, loads two
words from memory, and writes them to two registers. It can use offset, post-indexed, or pre-indexed addressing.
For information about memory accesses see Memory accesses on page F2-2412.

A1

|31| 28|27|26|25|24|23|22|21|20|19|16|15|12|11|8|7|6|5|4|3|0|
|0|0|0|P|U|W|0|1111|Rt|imm4H|1|1|0|1|imm4L|

**Offset variant**

Applies when P == 1 && W == 0.

LDRD{<c>}{<q>} <Rt>, <Rt2>, [{<Rn>}, #{+/-}<imm>]

**Post-indexed variant**

Applies when P == 0 && W == 0.

LDRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn>], #{+/-}<imm>

**Pre-indexed variant**

Applies when P == 1 && W == 1.

LDRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn>, #{+/-}<imm>!]

**Decode for all variants of this encoding**

if Rn == '1111' then SEE LDRD (literal);
if Rt<0> == '1' then UNPREDICTABLE;
t = UInt(Rt); t2 = t+1; n = UInt(Rn);imm32 = ZeroExtend(imm4H:imm4L, 32);
index = (P == '1'); add = (U == '1');wback = (P == '0') || (W == '1');
if P == '0' && W == '1' then UNPREDICTABLE;
if wback && (n == t || n == t2) then UNPREDICTABLE;
if t2 == 15 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If wback && (n == t || n == t2), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register
  that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base
  address might be corrupted so that the instruction cannot be repeated.

If P == '0' && W == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as an LDRD using one of offset, post-indexed, or pre-indexed addressing.

If Rt<0> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
• The instruction executes with the additional decode: t<0> = '0'.
• The instruction executes with the additional decode: t2 = 1.
• The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when Rt == '1111'.

T1

            |  15  14  13  12 | 11  10   9 |  8 |  7 |  6 |  5 |  4 |  3 |  0 |  15 | 12   |  11 |  8 |  7 |  0 |
            |  1 |  1 |  0 |  1 |  0 |  0 |   P |   U |   W |   1 |      |   Rt |  R2t |  imm8 |

\[ Rn \]

Offset variant
Applies when P == 1 && W == 0.

LDRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn> {, #{+/-}<imm>}]!

Post-indexed variant
Applies when P == 0 && W == 1.

LDRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn>], #{+/-}imm

Pre-indexed variant
Applies when P == 1 && W == 1.

LDRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn>], #{+/-}imm!

Decode for all variants of this encoding
if P == '0' && W == '0' then SEE "Related encodings";
if Rn == '1111' then SEE LDRD (literal);
  t = UInt(Rt);  t2 = UInt(Rt2);  n = UInt(Rn);  imm32 = ZeroExtend(imm8:'00', 32);
  index = (P == '1');  add = (U == '1');  wback = (W == '1');
  if wback && (n == t || n == t2) then UNPREDICTABLE;
  if t == 15 || t2 == 15 || t == t2 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRAINED UNPREDICTABLE behavior
If wback && (n == t || n == t2), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

If t == t2, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The load instruction executes but the destination register takes an UNKNOWN value.

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<c>  See Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<Rt>  For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.

For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.

<Rt2>  For encoding A1: is the second general-purpose register to be transferred. This register must be <R(t+1)>.

For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Rn>  Is the general-purpose base register, encoded in the "Rn" field. For PC use see LDRD (literal).

<+/->  Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

<imm>  For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm" field.

For encoding T1: is the unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0 if omitted, and encoded in the "imm8" field as <imm>/4.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    if address == Align(address, 8) then
        data = MemA[address,8];
        if BigEndian() then
            R[t] = data<63:32>;
            R[t2] = data<31:0>;
        else
            R[t] = data<31:0>;
            R[t2] = data<63:32>;
    else
        R[t] = MemA[address,4];
        R[t2] = MemA[address+4,4];
        if wback then R[n] = offset_addr;
F5.1.76   LDRD (literal)

Load Register Dual (literal) calculates an address from the PC value and an immediate offset, loads two words from memory, and writes them to two registers. For information about memory accesses see Memory accesses on page F2-2412.

A1

\[
\begin{array}{cccccccccccccccccc}
|31| 28|27|26|25|24|23|22|21|20|19|18|17|16|15|12|11| 8| 7| 6| 5| 4| 3| 0 |
\hline
!={1111} \quad 0 \quad 0 \quad 0 \quad |1| \quad U \quad |0| \quad 0 \quad 1 \quad 1 \quad 1 \quad \text{Rt} \quad \text{imm4H} \quad |1| \quad 0 \quad |0| \quad \text{imm4L} \\
\text{cond}
\end{array}
\]

A1 variant

LDRD{<c>}{<q>} <Rt>, <Rt2>, <label> // Normal form
LDRD{<c>}{<q>} <Rt>, <Rt2>, [PC, #{+/-}<imm>] // Alternative form

Decode for this encoding

if Rt<0> == '1' then UNPREDICTABLE;
\( t = \text{UInt}(\text{Rt}); \) t2 = t+1; imm32 = ZeroExtend(imm4H:imm4L, 32); add = (U == '1');
if t2 == 15 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If Rt<0> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: t<0> = '0';
- The instruction executes with the additional decode: t2 = t;
- The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when Rt == '1111'.

If P == '0' || W == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as if P == 1 and W == 0.'

T1

\[
\begin{array}{cccccccccccccccccc}
|15| 14| 13| 12|11| 10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 12|11| 8| 7| 0 |
\hline
1 \quad 1 \quad 1 \quad 0 \quad 0 \quad |0| \quad |P| \quad U \quad |1| \quad W \quad 1 \quad 1 \quad 1 \quad 1 \quad \text{Rt} \quad \text{Rt2} \quad \text{imm8}
\end{array}
\]

T1 variant

Applies when !(P == 0 && W == 0).

LDRD{<c>}{<q>} <Rt>, <Rt2>, <label> // Normal form
LDRD{<c>}{<q>} <Rt>, <Rt2>, [PC, #{+/-}<imm>] // Alternative form
## Decode for this encoding

if P == '0' & W == '0' then SEE "Related encodings";
\[
\begin{align*}
t &= \text{UInt}(R_t); \\
t2 &= \text{UInt}(R_{t2}); \\
\text{imm32} &= \text{ZeroExtend}(\text{imm8}:'00', 32); \\
\text{add} &= (U == '1'); \\
\text{if } t &= 15 \text{ } \text{||} \text{ } t2 &= 15 \text{ } \text{||} \text{ } t &= t2 \text{ then UNPREDICTABLE; } // \text{ ARMv8-A removes UNPREDICTABLE for R13} \\
\text{if } W &= '1' \text{ then UNPREDICTABLE;}
\end{align*}
\]

### CONSTRAINED UNPREDICTABLE behavior

If \( t = t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The load instruction executes but the destination register takes an UNKNOWN value.

If \( W = '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses post-indexed addressing when \( P = '0' \) and uses pre-indexed addressing otherwise. The instruction is handled as described in Using R15 on page K1-5457.

### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.


### Assembler symbols

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rt>\)
  - For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.
  - For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rt2>\)
  - For encoding A1: is the second general-purpose register to be transferred. This register must be \(<R(t+1)>\).
  - For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.
- \(<\text{label}>\)
  - For encoding A1: the label of the literal data item that is to be loaded into \(<Rt>\). The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Any value in the range -255 to 255 is permitted. If the offset is zero or positive, \text{imm32} is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, \text{imm32} is equal to minus the offset and add == FALSE, encoded as U == 0.
  - For encoding T1: the label of the literal data item that is to be loaded into \(<Rt>\). The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are multiples of 4 in the range -1020 to 1020. If the offset is zero or positive, \text{imm32} is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, \text{imm32} is equal to minus the offset and add == FALSE, encoded as U == 0.
+-

Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

<imm>

For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is the optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UCLA instruction syntax on page F1-2369.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = if add then (Align(PC,4) + imm32) else (Align(PC,4) - imm32);
    if address == Align(address, 8) then
        data = MemA[address,8];
        if BigEndian() then
            R[t] = data<63:32>;
            R[t2] = data<31:0>;
        else
            R[t] = data<31:0>;
            R[t2] = data<63:32>;
    else
        R[t] = MemA[address,4];
        R[t2] = MemA[address+4,4];
```

F5.1.77  LDRD (register)

Load Register Dual (register) calculates an address from a base register value and a register offset, loads two words from memory, and writes them to two registers. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 0 0 | P | U | 0 | W | 0 |

Offset variant

Applies when \( P = 1 \) \&\& \( W = 0 \).

\[
\text{LDRD}\{<c>\}\{<q>\} <Rt>, <Rt2>, [<Rn>, {+/-}<Rm>]
\]

Post-indexed variant

Applies when \( P = 0 \) \&\& \( W = 0 \).

\[
\text{LDRD}\{<c>\}\{<q>\} <Rt>, <Rt2>, [<Rn>], {+/-}<Rm>
\]

Pre-indexed variant

Applies when \( P = 1 \) \&\& \( W = 1 \).

\[
\text{LDRD}\{<c>\}\{<q>\} <Rt>, <Rt2>, [<Rn>, {+/-}<Rm>]!
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } Rt<0 &= '1' \text{ then UNPREDICTABLE;}
\text{t} &= \text{UInt}(Rt); \text{t2} = \text{t+1};\ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\text{index} = (P == '1'); \text{add} = (U == '1'); \text{wback} = (P == '0') || (W == '1');
\text{if } P == '0' \&\& W == '1' \text{ then UNPREDICTABLE;}
\text{if } t2 == 15 || m == 15 || m == t || m == t2 \text{ then UNPREDICTABLE;}
\text{if } wback \&\& (n == 15 || n == t || n == t2) \text{ then UNPREDICTABLE;}
\end{align*}
\]

CONSTRANED UNPREDICTABLE behavior

If \( wback \&\& (n == t || n == t2) \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOW. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

If \( P == '0' \&\& W == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as an LDRD using one of offset, post-indexed, or pre-indexed addressing.

If \( n == t || m == t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
The instruction loads register Rm with an UNKNOWN value.

If Rt<0> == '1', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: t<0> = '0'.
• The instruction executes with the additional decode: t2 = 1.
• The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when Rt == '1111'.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<Rt> Is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.
<Rt2> Is the second general-purpose register to be transferred. This register must be <r(t+1)>.
<Rn> Is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant.
<+/-> Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

<Rm> Is the general-purpose index register, encoded in the "Rm" field.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + R[m]) else (R[n] - R[m]);
    address = if index then offset_addr else R[n];
    if address == Align(address, 8) then
        data = MemA[address,8];
        if BigEndian() then
            R[t] = data<63:32>;
            R[t2] = data<31:0>;
        else
            R[t] = data<31:0>;
            R[t2] = data<63:32>;
        else
            R[t] = MemA[address,4];
            R[t2] = MemA[address+4,4];
    if wback then R[n] = offset_addr;
F5.1.78  LDREX

Load Register Exclusive calculates an address from a base register value and an immediate offset, loads a word from memory, writes it to a register and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
<table>
<thead>
<tr>
<th>31</th>
<th>28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 1 1</td>
<td>0 0 1</td>
<td>Rn</td>
<td>Rt</td>
<td>1</td>
<td>1</td>
<td>1 0 0 1</td>
</tr>
</tbody>
</table>
```

**cond**

**A1 variant**

LDREX{<c>}{<q>} <Rt>, [<Rn> {, {#}<imm>}]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{Zeros}(32); \quad \text{if } t \neq 15 || n \neq 15 \text{ then UNPREDICTABLE}; \]

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 0 0 1 0 1</td>
<td>Rn</td>
<td>Rt</td>
<td>1(1)(1)(1)</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T1 variant**

LDREX{<c>}{<q>} <Rt>, [<Rn> {, #<imm>}]  

**Decode for this encoding**

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}:00', \ 32); \quad \text{if } t \neq 15 || n \neq 15 \text{ then UNPREDICTABLE}; \quad \text{// ARMv8-A removes UNPREDICTABLE for R13} \]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  
  See Standard assembler syntax fields on page F2-2406.

- `<q>`  
  See Standard assembler syntax fields on page F2-2406.

- `<Rt>`  
  Is the general-purpose register to be transferred, encoded in the "Rt" field.

- `<Rn>`  
  Is the general-purpose base register, encoded in the "Rn" field.

- `<imm>`  
  For encoding A1: the immediate offset added to the value of `<Rn>` to calculate the address. `<imm>` can only be 0 or omitted.
For encoding T1: the immediate offset added to the value of `<Rn>` to calculate the address. `<imm>` can be omitted, meaning an offset of 0. Values are multiples of 4 in the range 0-1020.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
    AArch32.SetExclusiveMonitors(address,4);
    R[t] = MemA[address,4];
```
F5.1.79   LDREXB

Load Register Exclusive Byte derives an address from a base register value, loads a byte from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

\[
\begin{array}{cccccccccccccccccc}
|!\equiv1111|0&0&0&1&1&0&1|Rn&||Rt&|1&1&1&0&0&1&1|1&1&0&0&1&(1)(1)(1)(1) |\\
\end{array}
\]

cond

A1 variant

LDREXB{<c>}{<q>} <Rt>, [Rn]

Decode for this encoding

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);
\]
\[
\text{if } t == 15 || n == 15 \text{ then UNPREDICTABLE;}
\]

T1

\[
\begin{array}{cccccccccccccccccc}
| & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 16 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 | \\
| & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1|Rn&||Rt&|1&(1)(1)(1)|0&1&0&0&(1)(1)(1)(1) |\\
\end{array}
\]

T1 variant

LDREXB{<c>}{<q>} <Rt>, [Rn]

Decode for this encoding

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);
\]
\[
\text{if } t == 15 || n == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n];
  AArch32.SetExclusiveMonitors(address,1);
  R[t] = ZeroExtend(MemA[address,1], 32);
F5.1.80 LDREXD

Load Register Exclusive Doubleword derives an address from a base register value, loads a 64-bit doubleword from memory, writes it to two registers and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

For more information about support for shared memory see *Synchronization and semaphores* on page E2-2355. For information about memory accesses see *Memory accesses* on page F2-2412.

A1

| 31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
|               |               |               |               |               | l=1111          |     0           | 0           | 1           | 1               | Rt              |
| cond          |               |               |               |               |               |               |               |               |               | n               | Rt(1)           | Rt(1)           |

**A1 variant**

LDREXD(<c>{<q>} <Rt>, <Rt2>, [<Rn>])

**Decode for this encoding**

\[
t = \text{UInt}(Rt); \quad t2 = t + 1; \quad n = \text{UInt}(Rn);
if Rt<0> = '1' || t2 == 15 || n == 15 then UNPREDICTABLE;
\]

**CONSTRAINED UNPREDICTABLE behavior**

If Rt<0> = '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: t<0> = '0'.
- The instruction executes with the additional decode: t2 = t.
- The instruction executes as described, with no change to its behavior and no additional side effects.

If Rt == '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction is handled as described in *Using R15 on page K1-5457*.

T1

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 | 12 11 8 7 6 5 4 3 2 1 0 |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
|               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
|               |               |               |               |               |               |               |               |               |               | Rt              |
|               |               |               |               |               | Rt2            |               |

**T1 variant**

LDREXD(<c>{<q>} <Rt>, <Rt2>, [<Rn>])
**Decode for this encoding**

\[
t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad n = \text{UInt}(Rn);
\]

if \( t == 15 || t2 == 15 || t == t2 || n == 15 \) then UNPREDICTABLE;

// ARMv8-A removes UNPREDICTABLE for R13

**CONSTRAINED UNPREDICTABLE behavior**

If \( t == t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The load instruction executes but the destination register takes an UNKNOWN value.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rt>` For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field.
  
  For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.

- `<Rt2>` For encoding A1: is the second general-purpose register to be transferred. `<Rt2>` must be `<R(t+1)`.
  
  For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.

- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.

**Operation for all encodings**

if ConditionPassed() then

  EncodingSpecificOperations();
  address = R[n];
  AArch32.SetExclusiveMonitors(address,8);
  value = MemA[address,8];
  // Extract words from 64-bit loaded value such that R[t] is
  // loaded from address and R[t2] from address+4.
  R[t] = if BigEndian() then value<63:32> else value<31:0>;
  R[t2] = if BigEndian() then value<31:0> else value<63:32>;

F5.1.81  LDREXH

Load Register Exclusive Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing PE in a global monitor.
- Causes the executing PE to indicate an active exclusive access in the local monitor.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

**A1**

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
</table>
| !|=1111 | 0 0 0 1 | 1 1 1 | Rn |  | Rt | (1)(1)(1)(1)(1)(1)
```

**A1 variant**

LDREXH{<c>}{<q>} <Rt>, [Rn]

*Decode for this encoding*

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);
\]

\[
\text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE;}
\]

**T1**

```
<table>
<thead>
<tr>
<th>15</th>
<th>14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 0 1 1 0</td>
<td>Rn</td>
<td></td>
<td>Rt</td>
<td>(1)(1)(1)(1)(1)</td>
<td>0 1</td>
<td>0 1</td>
<td>(1)(1)(1)(1)(1)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T1 variant**

LDREXH{<c>}{<q>} <Rt>, [Rn]

*Decode for this encoding*

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);
\]

\[
\text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    AArch32.SetExclusiveMonitors(address,2);
    R[t] = ZeroExtend(MemA[address,2], 32);
F5.1.82 LDRH (Immediate)

Load Register Halfword (Immediate) calculates an address from a base register value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see *Memory accesses on page F2-2412.*

A1

| 31 28 27 26 25 24 23 22 21 20 19 | 16 15 | 12 11 | 8 7 6 5 4 3 0 |
|----------------------------------|------|------|------|------|------|------|
| !=1111                           | 0 0 0 | P | U | I | W | !=1111 | Rt | imm4H | 1 0 1 1 | imm4L |

**Offset variant**

Applies when \( P = 1 \) && \( W = 0 \).

\[
\text{LDRH} \{<c>\} \{<q>\} \text{ <Rt>, } [\text{<Rn> } \{, \#<+/-><imm>\}]
\]

**Post-indexed variant**

Applies when \( P = 0 \) && \( W = 0 \).

\[
\text{LDRH} \{<c>\} \{<q>\} \text{ <Rt>, } [\text{<Rn>}], \#<+/-><imm>
\]

**Pre-indexed variant**

Applies when \( P = 1 \) && \( W = 1 \).

\[
\text{LDRH} \{<c>\} \{<q>\} \text{ <Rt>, } [\text{<Rn>}, \#<+/-><imm>]
\]

**Decode for all variants of this encoding**

\[\begin{align*}
\text{if Rn} &= '1111' \text{ then SEE LDRH (Literal);} \\
\text{if P} &= '0' \text{ && W} = '1' \text{ then SEE LDRHT;} \\
\text{t} &= \text{UInt(Rt)}; \text{ n} = \text{UInt(Rn);} \text{ imm32} = \text{ZeroExtend}(\text{imm4H:imm4L}, 32); \\
\text{index} &= (P = '1'); \text{ add} = (U = '1'); \text{ wback} = (P = '0') || (W = '1'); \\
\text{if t} &= IS \text{ || (wback && n} = t) \text{ then UNPREDICTABLE;}
\end{align*}\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( \text{wback} \) && \( n = t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>6 5</th>
<th>3 2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 0 1</td>
<td>imm5</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

\[
\text{LDRH} \{<c>\} \{<q>\} \text{ <Rt>, } [\text{<Rn> } \{, \#<+><imm>}]\]
Decode for this encoding

t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm5:'0', 32);
index = TRUE; add = TRUE; wback = FALSE;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0 15 12</th>
<th>11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 0 0 0 1 0 1 1 1=1111</td>
<td>1=1111</td>
<td>imm12</td>
<td></td>
</tr>
</tbody>
</table>

Rn Rt

T2 variant

LDRH{<c>},.W <Rt>, [Rn {, #{+}<imm>}] // <Rt>, <Rn>, <imm> can be represented in T1
LDRH{<c>}{<q>} <Rt>, [Rn {, #{+}<imm>}]

Decode for this encoding

if Rt == '1111' then SEE PLD (immediate);
if Rn == '1111' then SEE LDRH (literal);
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm12, 32);
index = TRUE; add = TRUE; wback = FALSE;
// ARMv8-A removes UNPREDICTABLE for R13

T3

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0 15 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 0 0 0 0 0 1 1 1=1111</td>
<td>Rt</td>
<td>P</td>
<td>U</td>
<td>W</td>
</tr>
</tbody>
</table>

Rn

Offset variant

Applies when Rt != 1111 && P == 1 && U == 0 && W == 0.
LDRH{<c>}{<q>} <Rt>, [Rn {, #<imm>}]

Post-indexed variant

Applies when P == 0 && W == 1.
LDRH{<c>}{<q>} <Rt>, [Rn {, #<imm>}]

Pre-indexed variant

Applies when P == 1 && W == 1.
LDRH{<c>}{<q>} <Rt>, [Rn {, #<imm>}]

Decode for all variants of this encoding

if Rn == '1111' then SEE LDRH (literal);
if Rt == '1111' && P == '1' && U == '0' && W == '0' then SEE PLDW (immediate);
if P == '1' && U == '1' && W == '0' then SEE LDRHT;
if P == '0' && W == '0' then UNDEFINED;
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm8, 32);
index = (P == '1'); add = (U == '1'); wback = (W == '1');
if (t == 15 && W == '1') || (wback && n == t) then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13
CONSTRANGED UNPREDICATABLE behavior

If \( \text{wback} \) && \( n = t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings

For more information about the CONSTRANGED UNPREDICATABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICATABLE behaviors.

Assembler symbols

- See Standard assembler syntax fields on page F2-2406.
- See Standard assembler syntax fields on page F2-2406.
- Is the general-purpose register to be transferred, encoded in the "Rt" field.
- For encoding A1, T2 and T3: is the general-purpose base register, encoded in the "Rn" field. For PC use see LDRH (literal).
- For encoding T1: is the general-purpose base register, encoded in the "Rn" field.
- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when \( U = 0 \)
  - when \( U = 1 \)
- Specifies the offset is added to the base register.
- For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.
  - For encoding T1: is the optional positive unsigned immediate byte offset, a multiple of 2, in the range 0 to 62, defaulting to 0 and encoded in the "imm5" field as \(<imm>/2\).
  - For encoding T2: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
  - For encoding T3: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

Operation for all encodings

```plaintext
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    data = MemU[address,2];
    if wback then R[n] = offset_addr;
    R[t] = ZeroExtend(data, 32);
  else
    if ConditionPassed() then
      EncodingSpecificOperations();
      offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
      address = if index then offset_addr else R[n];
```
data = MemU[address, 2];
if wback then R[n] = offset_addr;
R[t] = ZeroExtend(data, 32);
F5.1.83  LDRH (literal)

Load Register Halfword (literal) calculates an address from the PC value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

A1

\[
\begin{array}{cccccccccc}
\text{cond} & \text{P} & \text{U} & \text{W} & \text{imm4H} & \text{imm4L} & \text{Rt} & \text{imm32} & \text{add} & \text{wback} \\
\text{!=1111} & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
\end{array}
\]

A1 variant

Applies when \( !(P == 0 && W == 1) \).

LDRH{<c>}{<q>} <Rt>, <label> // Normal form
LDRH{<c>}{<q>} <Rt>, [PC, #{+/-}<imm>] // Alternative form

Decode for this encoding

if \( P == '0' \) \&\& \( W == '1' \) then SEE LDRHT;

\[
t = \text{UInt}(Rt);
imm32 = \text{ZeroExtend}(\text{imm4H:imm4L}, 32);
add = (U == '1');
wback = (P == '0') || (W == '1');
\]

if \( t == 15 \) \|| \( wback \) then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If \( wback \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: \( wback = \text{FALSE} \).
- The instruction treats bit[24] as the P bit, and bit[21] as the writeback (W) bit, and uses the same addressing mode as described in LDRH (immediate). The instruction uses post-indexed addressing when \( P == '0' \) and uses pre-indexed addressing otherwise. The instruction is handled as described in Using R15 on page K1-5457.

T1

\[
\begin{array}{cccccccccccc}
\text{cond} & \text{P} & \text{U} & \text{W} & \text{imm12} & \text{Rt} & \text{imm32} & \text{add} & \text{wback} \\
\text{!=1111} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\end{array}
\]

T1 variant

LDRH{<c>}{<q>} <Rt>, <label> // Preferred syntax
LDRH{<c>}{<q>} <Rt>, [PC, #{+/-}<imm>] // Alternative syntax

Decode for this encoding

if \( Rt == '1111' \) then SEE PLD (literal);

\[
t = \text{UInt}(Rt);
imm32 = \text{ZeroExtend}(\text{imm12}, 32);
add = (U == '1');
\]

// ARMv8-A removes UNPREDICTABLE for R13
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rt> Is the general-purpose register to be transferred, encoded in the "Rt" field.

<label> For encoding A1: the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Any value in the range -255 to 255 is permitted. If the offset is zero or positive, \( \text{imm32} \) is equal to the offset and \( \text{add} \) \( \text{== TRUE} \), encoded as \( U == 1 \). If the offset is negative, \( \text{imm32} \) is equal to minus the offset and \( \text{add} \) \( \text{== FALSE} \), encoded as \( U == 0 \).

For encoding T1: the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are -4095 to 4095. If the offset is zero or positive, \( \text{imm32} \) is equal to the offset and \( \text{add} \) \( \text{== TRUE} \), encoded as \( U == 1 \). If the offset is negative, \( \text{imm32} \) is equal to minus the offset and \( \text{add} \) \( \text{== FALSE} \), encoded as \( U == 0 \).

+/- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \( U == 0 \)
+ when \( U == 1 \)

<imm> For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC,4);
    address = if add then (base + imm32) else (base - imm32);
    data = MemU[address,2];
    R[t] = ZeroExtend(data, 32);
F5.1.84   LDRH (register)

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
| 31 | 28|27 26 25 24|23 22 21 20|19 16|15 |12|11 10 9 8 |7 6 5 4 |3 |0 |
|-----|----|---------|---------|-----|---|------|------|-----|----|-----|----|
|   !=1111 | 0 0 0 | P | U | 0 | W | 1 | Rn | Rt | 0 |0 |0 |0 |1 | 0 | 1 | 1 | Rm |
```

**Offset variant**

Applies when \( P = 1 \) \&\& \( W = 0 \).

\[ \text{LDRH}\{<c>\}{<q>} <Rt>, [<Rn>, {+/-}<Rm>] \]

**Post-indexed variant**

Applies when \( P = 0 \) \&\& \( W = 0 \).

\[ \text{LDRH}\{<c>\}{<q>} <Rt>, [<Rn>], {+/-}<Rm> \]

**Pre-indexed variant**

Applies when \( P = 1 \) \&\& \( W = 1 \).

\[ \text{LDRH}\{<c>\}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]! \]

**Decode for all variants of this encoding**

if \( P = '0' \) \&\& \( W = '1' \) then SEE LDRHT;

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)

\( \text{index} = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (P == '0') \|| (W == '1'); \)

\( (\text{shift}_t, \text{shift}_n) = (\text{SRType}_{LSL}, 0); \)

if \( t == 15 || m == 15 \) then UNPREDICTABLE;

if \( \text{wback} \&\& (n == 15 || n == t) \) then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \( \text{wback} \&\& n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

**T1**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>6 5</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1</td>
<td>1</td>
<td>0 1</td>
<td>Rm</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>
```

**T1 variant**

\[ \text{LDRH}\{<c>\}{<q>} <Rt>, [<Rn>, {+}<Rm>] \]
Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 1</td>
<td>1</td>
<td>1 1 1</td>
<td>0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

Rn  Rt

T2 variant

LDRH{<c>}.W <Rt>, [<Rn>, {+}<Rm>] // <Rt>, <Rn>, <Rm> can be represented in T1
LDRH{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}]

Decode for this encoding

if Rn == '1111' then SEE LDRH (literal);
if Rt == '1111' then SEE PLDW (register);
t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, UInt(imm2));
if m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

|<c>| See Standard assembler syntax fields on page F2-2406.
|<q>| See Standard assembler syntax fields on page F2-2406.
|<Rt>| Is the general-purpose register to be transferred, encoded in the "Rt" field.
|<Rn>| For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant.
|    | For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.
|+-| Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
|    | - when U = 0
|    | + when U = 1
|+| Specifies the index register is added to the base register.
|<Rm>| Is the general-purpose index register, encoded in the "Rm" field.
|<imm>| If present, the size of the left shift to apply to the value from <Rm>, in the range 1-3. <imm> is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0b00.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
offset_addr = if add then (R[n] + offset) else (R[n] - offset);
address = if index then offset_addr else R[n];
data = MemU[address,2];
if wback then R[n] = offset_addr;
R[t] = ZeroExtend(data, 32);
F5.1.85  LDRHT

Load Register Halfword Unprivileged loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

LDRHT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or a register value.

A1

```
<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18</th>
<th>17 16 15 14</th>
<th>12 11 8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 0</td>
<td>U 1 1 1</td>
<td>Rn</td>
<td>Rt</td>
<td>imm4H</td>
<td>1 0 1 1</td>
</tr>
</tbody>
</table>
```

**cond**

**A1 variant**

LDRHT{<c>{<q>}} <Rt>, [<Rn>] {, #{+/-}<imm>}

**Decode for this encoding**

\[
t = U\text{Int}(Rt); \quad n = U\text{Int}(Rn); \quad \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1');
\]

\[
\text{register}_\text{form} = \text{FALSE}; \quad \text{imm32} = \text{ZeroExtend}(\text{imm4H:imm4L}, 32);
\]

\[
\text{if } t == 15 \mid n == 15 \mid n == t \text{ then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction uses post-indexed addressing with the base register as PC. This is handled as described in Using R15 on page K1-5457.
- The instruction is treated as if bit[24] == '1' and bit[21] == '0'. The instruction uses immediate offset addressing with the base register as PC, without writeback.

If \( n == t \&\& n != 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.
A2

\[
\begin{array}{cccccccccccccccccc}
\text{cond} & \text{conn} & \text{add} & \text{postindex} & \text{register form} & \text{imm8} & \text{Rt} & \text{Rn} \\
\hline
00 & 0 & 0 & 0 & U & 0 & 1 & 1 & Rn & Rt & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & Rm
\end{array}
\]

A2 variant

LDRHT\{<c>\}{<q>} <Rt>, [<Rn>], {+/-}<Rm>

Decode for this encoding

\[
t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{postindex} = \text{TRUE}; \ \text{add} = (U == '1'); \ 
\text{register form} = \text{TRUE}; \ 
\text{if } t == 15 || n == 15 || n == t || m == 15 \text{ then UNPREDICTABLE;}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( n == t \&\& n != 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

\[
\begin{array}{cccccccccccccccccc}
\text{cond} & \text{conn} & \text{add} & \text{postindex} & \text{register form} & \text{imm8} & \text{Rt} & \text{Rn} \\
\hline
0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & l=1111 & Rn & 1 & 1 & 1 & 0 & imm8 & 0
\end{array}
\]

T1 variant

LDRHT\{<c>\}{<q>} <Rt>, [<Rn> \{, #{+}<imm>\}]

Decode for this encoding

\[
\text{if } Rn == '1111' \text{ then SEE LDRH (literal);} \ 
\text{t} = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{postindex} = \text{FALSE}; \ \text{add} = \text{TRUE}; \ 
\text{register form} = \text{FALSE}; \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \ 
\text{if } t == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.
\(<q>\) See Standard assembler syntax fields on page F2-2406.
\(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.
\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.
For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \( U = 0 \)
+ when \( U = 1 \)

For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \( U = 0 \)
+ when \( U = 1 \)

\(<Rm>\) Is the general-purpose index register, encoded in the "Rm" field.

+ Specifies the offset is added to the base register.

\(<imm>\) For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

**Operation for all encodings**

```java
if ConditionPassed() then
    if PSTATE.EL == EL2 then UNPREDICTABLE; // Hyp mode
    EncodingSpecificOperations();
    offset = if register_form then R[m] else imm32;
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if postindex then R[n] else offset_addr;
    data = MemU_unpriv[address,2];
    if postindex then R[n] = offset_addr;
    R[t] = ZeroExtend(data, 32);
```

**CONstrained UNPREDICTABLE behavior**

If PSTATE.EL == EL2, then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The instruction executes as **LDRH** (immediate).
F5.1.86 LDRSB (immediate)

Load Register Signed Byte (immediate) calculates an address from a base register value and an immediate offset, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

\[
\begin{array}{cccccccccccccccc}
=1111 & 0 & 0 & 0 & P & U & I & W & T & =1111 & Rt & \text{imm4H} & 1 & 1 & 0 & 1 & \text{imm4L} \\
\text{cond} & \text{Rn} \\
\end{array}
\]

Offset variant

Applies when \(P == 1 \&\& W == 0\).

\[
\text{LDRSB}\{<c>{<q>}\} <Rt>, [<Rn> \{, #\{+/-\}<imm>\}]
\]

Post-indexed variant

Applies when \(P == 0 \&\& W == 0\).

\[
\text{LDRSB}\{<c>{<q>}\} <Rt>, [<Rn>], #\{+/-\}<imm>
\]

Pre-indexed variant

Applies when \(P == 1 \&\& W == 1\).

\[
\text{LDRSB}\{<c>{<q>}\} <Rt>, [<Rn>, #\{+/-\}<imm>]
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if Rn} &= '1111' \text{ then SEE LDRSB (literal);} \\
\text{if } P &= '0' \&\& W = '1' \text{ then SEE LDRSBT;} \\
t &= \text{UInt(Rt)}; \quad n &= \text{UInt(Rn)}; \quad \text{imm32} = \text{ZeroExtend}(\text{imm4H:imm4L}, 32); \\
\text{index} &= (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (P == '0') || (W == '1'); \\
\text{if } t &= 15 || (\text{wback} \&\& n == t) \text{ then UNPREDICTABLE;}
\end{align*}
\]

CONstrained UNPREDICTable behavior

If wback \&\& n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 0 \\
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & =1111 & =1111 & \text{imm12} \\
\text{Rn} & \text{Rt} \\
\end{array}
\]

T1 variant

\[
\text{LDRSB}\{<c>{<q>}\} <Rt>, [<Rn> \{, #\{+\}<imm>\}]
\]
Decode for this encoding

if Rt == '1111' then SEE PLI;
if Rn == '1111' then SEE LDRSB (literal);
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm12, 32);
index = TRUE; add = TRUE; wback = FALSE;
// ARMv8-A removes UNPREDICTABLE for R13

T2

| 15 14 13 12| 11 10  9 | 8 | 7 6 5 4 | 3 \ | 0 | 15 12| 11 10 9 | 8 | 7 | 1 = 1111 | Rt 1 | P | U | W | imm8 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 1 1 1 1 0 0 0 0 0 | 1 | 0 | 0 | 1 | 1 = 1111 | Rt 1 | P | U | W | imm8 |

Rn

Offset variant
Applies when P == 1 && U == 0 && W == 0.
LDRSB{<c>}{<q>} <Rt>, [<Rn> {, #-<imm>}]

Post-indexed variant
Applies when P == 0 && W == 1.
LDRSB{<c>}{<q>} <Rt>, [<Rn>], #{+/-}<imm>

Pre-indexed variant
Applies when P == 1 && W == 1.
LDRSB{<c>}{<q>} <Rt>, [<Rn>], #{+/-}<imm>!

Decode for all variants of this encoding

if Rt == '1111' && P == '1' && U == '0' && W == '0' then SEE PLI;
if Rn == '1111' then SEE LDRSB (literal);
if P == '1' && U == '1' && W == '0' then SEE LDRSBT;
if P == '0' && W == '0' then UNDEFINED;
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm8, 32);
index = (P == '1'); add = (U == '1'); wback = (W == '1');
if (t == 15 && W == '1') || (wback && n == t) then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13

CONSTRANDED UNPREDICTABLE behavior

If wback && n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings
For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

See Standard assembler syntax fields on page F2-2406.
<p>See Standard assembler syntax fields on page F2-2406.</p>

<p><q>Rt</q> Is the general-purpose register to be transferred, encoded in the "Rt" field.</p>

<p><q>Rn</q> Is the general-purpose base register, encoded in the "Rn" field. For PC use see LDRSB (literal).</p>

<p><q>+</q> Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1
</p>

<p><q>+</q> Specifies the offset is added to the base register.</p>

<p><q>imm</q> For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.
For encoding T1: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
For encoding T2: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.</p>

<p><strong>Operation for all encodings</strong></p>

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    R[t] = SignExtend(MemU[address,1], 32);
    if wback then R[n] = offset_addr;
```


F5.1.87  LDRSB (literal)

Load Register Signed Byte (literal) calculates an address from the PC value and an immediate offset, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

A1

\[
\begin{array}{cccccccccccccccccccc}
|31|28|27|26|25|24|23|22|21|20|19|18|17|16|15|12|11| 8| 7| 6| 5| 4| 3| 0 |
\end{array}
\]

\[
\begin{array}{cccccccc}
!=1111 & 0 & 0 & 0 & P & U & W & 1 & 1 & 1 & 1 & Rt & imm4H & 1 & 1 & 0 & 1 & imm4L
\end{array}
\]

cond

A1 variant

Applies when !(P == 0 && W == 1).

LDRSB\{<c>\}{<q>}\ <Rt>, \ <label> // Normal form
LDRSB\{<c>\}{<q>}\ <Rt>, [PC, #{+/-}imm] // Alternative form

Decode for this encoding

if P == '0' && W == '1' then SEE LDRSBT;
\[t = UInt(Rt); \ imm32 = ZeroExtend(imm4H:imm4L, 32);\]
\[add = (U == '1');\]
\[wback = (P == '0') || (W == '1');\]
if t == 15 || wback then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: wback = FALSE.
- The instruction treats bit[24] as the P bit, and bit[21] as the writeback (W) bit, and uses the same addressing mode as described in LDRSB (immediate). The instruction uses post-indexed addressing when P == '0' and uses pre-indexed addressing otherwise. The instruction is handled as described in Using R15 on page K1-5457.

T1

\[
\begin{array}{cccccccccccccccccccc}
|15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 2| 1| 0|15|12|11| 0 |
\end{array}
\]

\[
\begin{array}{cccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & U & 0 & 0 & 1 & 1 & 1 & 1 & !=1111 & imm12
\end{array}
\]

Rt

T1 variant

LDRSB\{<c>\}{<q>}\ <Rt>, \ <label> // Preferred syntax
LDRSB\{<c>\}{<q>}\ <Rt>, [PC, #{+/-}imm] // Alternative syntax

Decode for this encoding

if Rt == '1111' then SEE PLI;
\[t = UInt(Rt); \ imm32 = ZeroExtend(imm12, 32);\]
\[add = (U == '1');\]
// ARMv8-A removes UNPREDICTABLE for R13
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

Rt
Is the general-purpose register to be transferred, encoded in the "Rt" field.

<label>
For encoding A1: the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Any value in the range -255 to 255 is permitted. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.

For encoding T1: the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are -4095 to 4095. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.

+-
Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

<imm>
For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC, 4);
    address = if add then (base + imm32) else (base - imm32);
    R[t] = SignExtend(MemU[address, 1], 32);
F5.1.88   LDRSB (register)

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. For information about memory accesses see Memory accesses on page F2-2412.

A1

| [31] 28|27 26 25 24|23 22 21 20|19 16|15 10 9 8 | 7  6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|
|  !=111 | 0 | 0 | 0 | P | U | 0 | W | T | Rn | Rt |
|        |   |   |   |   |   |   |   |   |   |   |
| cond   |   |   |   |   |   |   |   |   |   |   |

Offset variant

Applies when P == 1 && W == 0.

LDRSB{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]

Post-indexed variant

Applies when P == 0 && W == 0.

LDRSB{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>

Pre-indexed variant

Applies when P == 1 && W == 1.

LDRSB{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]!

Decode for all variants of this encoding

if P == '0' && W == '1' then SEE LDRSBT;

if t == 15 || m == 15 then UNPREDICTABLE;

if wback && (n == 15 || n == t) then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If wback && n == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

| [15] 14 13 12|11 10 9 8 | 6  5 3 2 0 |
|---|---|---|---|---|---|---|---|
|  0 1 0 1 | 0 1 1 | Rm | Rn | Rt |

T1 variant

LDRSB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>]
**F5 T32 and A32 Base Instruction Set Instruction Descriptions**

**F5.1 Alphabetical list of T32 and A32 base instruction set instructions**

---

**Decode for this encoding**

\[
t = \text{UInt}(Rt);\ n = \text{UInt}(Rn);\ m = \text{UInt}(Rm);
index = \text{TRUE};\ add = \text{TRUE};\ wback = \text{FALSE};
(shift_t, shift_n) = (SRTtype\_LSL, 0);
\]

**T2**

\[
\begin{array}{c}
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
\hline
1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \text{imm2} & \text{Rm} \\
\text{Rn} & \text{Rt} \\
\end{array}
\]

**T2 variant**

LDRSB\{<c>,W\} <Rt>, \[<Rn>, {+}<Rm>\] // <Rt>, <Rn>, <Rm> can be represented in T1
LDRSB\{<c>,<q}\} <Rt>, \[<Rn>, {+}<Rm>{, LSL #<imm>}\]

**Decode for this encoding**

if Rt == '1111' then SEE PLI;
if Rn == '1111' then SEE LDRSB (literal);
t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
index = TRUE; add = TRUE; wback = FALSE;
(shift_t, shift_n) = (SRTtype\_LSL, UInt(imm2));
if m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1
*Architectural Constraints on UNPREDICTABLE behaviors.*

**Assembler symbols**

- \(<c>\) See *Standard assembler syntax fields on page F2-2406.*
- \(<q>\) See *Standard assembler syntax fields on page F2-2406.*
- \(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rn>\) For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant.
  For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.
- +/- Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when U = 0
  + when U = 1
- \(<Rm>\) Is the general-purpose index register, encoded in the "Rm" field.
- \(<imm>\) If present, the size of the left shift to apply to the value from \(<Rm>\), in the range 1-3. \(<imm>\) is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0b00.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();
  offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
offset_addr = if add then (R[n] + offset) else (R[n] - offset);
address = if index then offset_addr else R[n];
R[t] = SignExtend(MemU[address,1], 32);
if wback then R[n] = offset_addr;
F5.1.89   LDRSBT

Load Register Signed Byte Unprivileged loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

LDRSBT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or a register value.

A1

| 31 28|27 26|25 24 23 22 21 20|19 16|15 12|11 8 7 6|5 4 3 0 |
|-----|-----|---------------|-----|-----|-----|-----|-----|
| !=1111 | 0 0 0 | 0 U 1 | 1 | Rn | Rt | imm4H| 1 1 | 0 1 | imm4L |

cond

**A1 variant**

LDRSBT{<c>}{<q>} <Rt>, {<Rn>}{, #{+/-}<imm>}

**Decode for this encoding**

\[ t = UInt(Rt); \quad n = UInt(Rn); \quad postindex = TRUE; \quad add = (U == '1'); \]
\[ register_{form} = FALSE; \quad imm32 = ZeroExtend(imm4H:imm4L, 32); \]
\[ if \quad t == 15 \quad || \quad n == 15 \quad || \quad n == t \quad then \quad UNPREDICTABLE; \]

**CONSTRAINED UNPREDICTABLE behavior**

If \( n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction uses post-indexed addressing with the base register as PC. This is handled as described in Using R15 on page K1-5457.
- The instruction is treated as if bit[24] == '1' and bit[21] == '0'. The instruction uses immediate offset addressing with the base register as PC, without writeback.

If \( n == t \quad && \quad n != 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.
A2

| 31 | 28|27|26|25|24|23|22|21|20|19 | 16|15 | 12|11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| !=1111| 0 0 0 0 | U | 0 | 1 | 1 | Rn | Rt | 0 | 0 | 0 | 0 | 1 1 0 1 | Rm |

cond

A2 variant

LDRSBT{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>

Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);  postindex = TRUE;  add = (U == '1');
register_form = TRUE;
if t == 15 || n == 15 || n == t || m == 15 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If n == t && n != 15, then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

| 15 | 14 | 13 | 12|11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12|11 | 10 | 9 | 8 | 7 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | !=1111 | Rt | 1 | 1 | 1 | 0 | imm8 |

Rn

T1 variant

LDRSBT{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]  

Decode for this encoding

if Rn == '1111' then SEE LDRSB (literal);
t = UInt(Rt);  n = UInt(Rn);  postindex = FALSE;  add = TRUE;
register_form = FALSE;  imm32 = ZeroExtend(imm8, 32);
if t == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<Rt>
Is the general-purpose register to be transferred, encoded in the "Rt" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.
+/− For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1

For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1

<Rm> Is the general-purpose index register, encoded in the "Rm" field.

+ Specifies the offset is added to the base register.

<imm> For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.
For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

**Operation for all encodings**

if ConditionPassed() then
  if PSTATE_EL == EL2 then UNPREDICTABLE;           // Hyp mode
  EncodingSpecificOperations();
  offset = if register_form then R[m] else imm32;
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if postindex then R[n] else offset_addr;
  R[t] = SignExtend(MemU_unpriv[address,1], 32);
  if postindex then R[n] = offset_addr;

**CONSTRAINED UNPREDICTABLE behavior**

If PSTATE_EL == EL2, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes as LDRSB (immediate).
F5.1.90   LDRSH (immediate)

Load Register Signed Halfword (immediate) calculates an address from a base register value and an immediate
offset, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. It can use
offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses
on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15 12 11  8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=111</td>
<td>0  0  0</td>
</tr>
<tr>
<td>cond</td>
<td>Rn</td>
</tr>
</tbody>
</table>

Offset variant

Applies when P == 1 && W == 0.
LDRSH{<c>}{<q>} <Rt>, [<Rn> {, #{+/-}<imm>}]

Post-indexed variant

Applies when P == 0 && W == 0.
LDRSH{<c>}{<q>} <Rt>, [<Rn>], #{+/-}<imm>

Pre-indexed variant

Applies when P == 1 && W == 1.
LDRSH{<c>}{<q>} <Rt>, [<Rn>, #{+/-}<imm>]

Decode for all variants of this encoding

if Rn == '1111' then SEE LDRSH (literal);
if P == '0' && W == '1' then SEE LDRSHT;
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm4H:imm4L, 32);
index = (P == '1'); add = (U == '1'); wback = (P == '0') || (W == '1');
if t == IS || (wback && n == t) then UNPREDICTABLE;

CONstrained unconPredictable behavior

If wback && n == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs all of the loads using the specified addressing mode and the content of the register
that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base
address might be corrupted so that the instruction cannot be repeated.

T1

| 15 14 13 12|11 10 9 | 8 | 7 6 5 4 3 | 0 | 15 | 12|11 |
|---------------------|---------------------|---------------------|---------------------|---------------------|
| 1 1 1 1 1 0 0 | 1 1 0 1 1 | !=111 | !=111 | imm12   |
| Rn | Rt |

T1 variant

LDRSH{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]
Decode for this encoding

if Rn == '1111' then SEE LDRSH (literal);
if Rt == '1111' then SEE "Related instructions";
\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \]
index = TRUE; add = TRUE; wback = FALSE;
// ARMv8-A removes UNPREDICTABLE for R13

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 1 0 1 1</td>
<td>1=1111</td>
<td>Rt</td>
<td>P</td>
</tr>
</tbody>
</table>

Rn

Offset variant
Applies when Rt != 1111 && P == 1 && U == 0 && W == 0.
LDRSH\{<c>\}{<q>} <Rt>, [<Rn> {, #-<imm>}]

Post-indexed variant
Applies when P == 0 && W == 1.
LDRSH\{<c>\}{<q>} <Rt>, [<Rn>], #{+/-}<imm>

Pre-indexed variant
Applies when P == 1 && W == 1.
LDRSH\{<c>\}{<q>} <Rt>, [<Rn>, #{+/-}<imm>]

Decode for all variants of this encoding

if Rn == '1111' then SEE LDRSH (literal);
if Rt == '1111' && P == '1' && U == '0' && W == '0' then SEE "Related instructions";
if P == '0' && W == '0' then UNDEFINED;
\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
index = (P == '1'); add = (U == '1'); wback = (W == '1');
if (t == 15 && W == '1') || (wback && n == t) then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13

CONSTRANGED UNPREDICTABLE behavior

If wback && n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

Notes for all encodings

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related instructions: Load/Store single on page F3-2485.
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rt> Is the general-purpose register to be transferred, encoded in the "Rt" field.

<Rn> Is the general-purpose base register, encoded in the "Rn" field. For PC use see LDRSH (literal).

<+/-> Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

<+> Specifies the offset is added to the base register.

<imm> For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

For encoding T1: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For encoding T2: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    data = MemU[address,2];
    if wback then R[n] = offset_addr;
    R[t] = SignExtend(data, 32);
**F5.1.91 LDRSH (literal)**

Load Register Signed Halfword (literal) calculates an address from the PC value and an immediate offset, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see *Memory accesses on page F2-2412*.

### A1

![Instruction Format]

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>!P</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>U</td>
<td>1</td>
<td>W</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rt</td>
<td>imm4H</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>imm4L</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**A1 variant**

Applies when !(P == 0 && W == 1).

LDRSH{<c>}{<q>} <Rt>, <label> // Normal form
LDRSH{<c>}{<q>} <Rt>, [PC, #{+/-}<imm>] // Alternative form

**Decode for this encoding**

if P == '0' && W == '1' then SEE LDRSHT;

\[
t = \text{UInt}(Rt); \quad \text{imm32} = \text{ZeroExtend}(\text{imm4H}:\text{imm4L}, 32);
\]

\[
\text{add} = (U == '1'); \quad \text{wback} = (P == '0') || (W == '1');
\]

if \( t == 15 \) || wback then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: wback = FALSE.
- The instruction treats bit[24] as the P bit, and bit[21] as the writeback (W) bit, and uses the same addressing mode as described in LDRSH (immediate). The instruction uses post-indexed addressing when P == '0' and uses pre-indexed addressing otherwise. The instruction is handled as described in *Using R15 on page K1-5457*.

### T1

![Instruction Format]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>15</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

LDRSH{<c>}{<q>} <Rt>, <label> // Preferred syntax
LDRSH{<c>}{<q>} <Rt>, [PC, #{+/-}imm] // Alternative syntax

**Decode for this encoding**

if Rt == '1111' then SEE "Related instructions";

\[
t = \text{UInt}(Rt); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{add} = (U == '1');
\]

// ARMv8-A removes UNPREDICTABLE for R13
Notes for all encodings

For more information about the CONstrained UNPREDICTable behavior of this instruction, see Appendix K1
Architectural Constraints on UNPREDICTable behaviors.

Related instructions: Load literal on page F3-2489.

Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rt> Is the general-purpose register to be transferred, encoded in the "Rt" field.

<label> For encoding A1: the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Any value in the range -255 to 255 is permitted. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.

For encoding T1: the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are -4095 to 4095. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.

+/- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0

+ when U = 1

<imm> For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC,4);
    address = if add then (base + imm32) else (base - imm32);
    data = MemU[address,2];
    R[t] = SignExtend(data, 32);
F5.1.92   LDRSH (register)

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. For information about memory accesses see Memory accesses on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3 0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=f111</td>
<td>0 0 0</td>
<td>P</td>
<td>U</td>
<td>0</td>
<td>W</td>
<td>T</td>
<td>Rn</td>
<td>Rt</td>
<td>0</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Offset variant

Applies when P == 1 && W == 0.

LDRSH{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]

Post-indexed variant

Applies when P == 0 && W == 0.

LDRSH{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>

Pre-indexed variant

Applies when P == 1 && W == 1.

LDRSH{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]

Decode for all variants of this encoding

if P == '0' && W == '1' then SEE LDRSHT;

 t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
 index = (P == '1');  add = (U == '1');  wback = (P == '0') || (W == '1');
 (shift_t, shift_n) = (SRType_LSL, 0);
 if t == 15 || m == 15 then UNPREDICTABLE;
 if wback && (n == 15 || n == t) then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If wback && n == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is <arm-defined-word>unknown</arm-defined-word>. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8</th>
<th>6 5 3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 1 1 1</td>
<td>Rm</td>
</tr>
</tbody>
</table>
**T1 variant**

LDRSH{<c>}{<p}> <Rt>, [<Rn>, {+}<Rm>]

**Decode for this encoding**

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

**T2**

| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 0 | 15 | 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | l=1111 | l=1111 | 0 | 0 | 0 | 0 | 0 | imm2 | Rm |

**T2 variant**

LDRSH(<c>).W <Rt>, [<Rn>, {+}<Rm>] // <Rt>, <Rn>, <Rm> can be represented in T1
LDRSH(<c>{<p}> <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}]

**Decode for this encoding**

if Rn == '1111' then SEE LDRSH (literal);
if Rt == '1111' then SEE "Related instructions";
t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, UInt(imm2));
if m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related instructions: *Load/Store (register offset)* on page F3-2485.

**Assembler symbols**

<c>  See *Standard assembler syntax fields* on page F2-2406.
<p>  See *Standard assembler syntax fields* on page F2-2406.

<Rt>  Is the general-purpose register to be transferred, encoded in the "Rt" field.

<Rn>  For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant.

For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.

+/-  Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

+  Specifies the index register is added to the base register.

<Rm>  Is the general-purpose index register, encoded in the "Rm" field.

<imm>  If present, the size of the left shift to apply to the value from <Rm>, in the range 1-3. <imm> is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0b00.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if index then offset_addr else R[n];
    data = MemU[address,2];
    if wback then R[n] = offset_addr;
    R[t] = SignExtend(data, 32);
LDRSHT
Load Register Signed Halfword Unprivileged loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

LDRSHT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or a register value.

A1

A1 variant
LDRSHT{<c>}{<q>} <Rt>, [<Rn>] {, #{+/-}<imm>}

Decode for this encoding
\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{postindex} = \text{TRUE}; \ \text{add} = (U == '1'); \ \text{register}_3 = \text{FALSE}; \ \text{imm}32 = \text{ZeroExtend}(\text{imm}4H:\text{imm}4L, 32); \]
\[ \text{if} \ t == 15 || n == 15 || n == t \text{ then UNPREDICTABLE;} \]

CONSTRANGED UNPREDICTABLE behavior
If \( n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction uses post-indexed addressing with the base register as PC. This is handled as described in Using R15 on page K1-5457.
- The instruction is treated as if bit[24] == '1' and bit[21] == '0'. The instruction uses immediate offset addressing with the base register as PC, without writeback.

If \( n == t && n != 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.
A2

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 0 | U | 0 | 1 | 1 | Rn | | | | | | | | | | | | | | | | Rm |

cond

A2 variant

LDRSHT{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>

Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1'); \quad \text{register\_form} = \text{TRUE}; \]

\[
\text{if } t == 15 \quad || 
\text{if } n == 15 \quad || 
\text{if } n == t \quad || 
\text{if } m == 15 \text{ then UNPREDICTABLE;}
\]

CONSTRAMED UNPREDICTABLE behavior

If \( n == t \quad && \quad n != 15 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 12 | 11 | 10 | 9 | 8 | 7 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | !=1111 | Rm | 0 | 1 | 1 | 0 | mm32 |

Rn

T1 variant

LDRSHT{<c>}{<q>} <Rt>, [<Rn>], {#<imm>}

Decode for this encoding

\[
\text{if } Rn == '1111' \text{ then SEE LDRSH (literal)};
\]

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{postindex} = \text{FALSE}; \quad \text{add} = \text{TRUE}; \quad \text{register\_form} = \text{FALSE}; \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

\[
\text{if } t == 15 \text{ then UNPREDICTABLE}; \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAMED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\quad \text{See Standard assembler syntax fields on page F2-2406.}\)

\(<q>\quad \text{See Standard assembler syntax fields on page F2-2406.}\)

\(<Rt>\quad \text{Is the general-purpose register to be transferred, encoded in the "Rt" field.}\)

\(<Rn>\quad \text{Is the general-purpose base register, encoded in the "Rn" field.}\)
+/− For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \( U = 0 \)
+ when \( U = 1 \)

For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \( U = 0 \)
+ when \( U = 1 \)

\(<Rm>\) Is the general-purpose index register, encoded in the "Rm" field.

+ Specifies the offset is added to the base register.

\(<imm>\) For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

**Operation for all encodings**

if ConditionPassed() then
  if PSTATE.EL == EL2 then UNPREDICTABLE; \[// Hyp mode\]
  EncodingSpecificOperations();
  offset = if register_form then \( R[m] \) else \( \text{imm32} \);
  offset_addr = if add then \( (R[n] + \text{offset}) \) else \( (R[n] - \text{offset}) \);
  address = if postindex then \( R[n] \) else offset_addr;
  data = MemU_unpriv[address,2];
  if postindex then \( R[n] = \text{offset_addr} \);
  \( R[t] = \text{SignExtend}(\text{data}, 32) \);

**CONstrained UNPREDICTABLE behavior**

If PSTATE.EL == EL2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDRSH (immediate).
F5.1.94   LDRT

Load Register Unprivileged loads a word from memory, and writes it to a register. For information about memory
accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is
actually running in User mode.

LDRT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a
base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the
memory access, and calculates a new address from a base register value and an offset and writes it back to the base
register. The offset can be an immediate value or an optionally-shifted register value.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15 12 11</th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A1 variant

LDRT{<c>}{<q>} <Rt>, [<Rn>] {, #<+-><imm>}

Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  postindex = TRUE;  add = (U == '1');
register_form = FALSE;  imm32 = ZeroExtend(imm12, 32);
if t == 15 || n == 15 || n == t then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction uses post-indexed addressing with the base register as PC. This is handled as described in
Using R15 on page K1-5457.
- The instruction is treated as if bit[24] == '1' and bit[21] == '0'. The instruction uses immediate offset
addressing with the base register as PC, without writeback.

If n == t && n != 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register
that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base
address might be corrupted so that the instruction cannot be repeated.
A2

LDRT{<c>}{<q>} <Rt>, [<Rn>]#, {+/-}<Rm>{, <shift>}

Decode for this encoding

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1'); \]
\[ \text{register\_form} = \text{TRUE}; \quad (\text{shift}\_t, \text{shift}\_n) = \text{DecodeImmShift}(\text{type}, \text{imm5}); \]
\[ \text{if } t == 15 || n == 15 || n == t || m == 15 \text{ then UNPREDICTABLE; } \]

**CONSTRANDED UNPREDICTABLE behavior**

If \( n == t && n != 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

LDRT{<c>}{<q>} <Rt>, [<Rn>]#{<imm>}

Decode for this encoding

\[ \text{if } Rn == '1111' \text{ then SEE LDR (literal); } \]
\[ t = \text{ UInt}(Rt); \quad n = \text{ UInt}(Rn); \quad \text{postindex} = \text{FALSE}; \quad \text{add} = (U == '1'); \]
\[ \text{register\_form} = \text{FALSE}; \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
\[ \text{if } t == 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13} \]

**Notes for all encodings**

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rt>** For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.
  - For encoding A2 and T1: is the general-purpose register to be transferred, encoded in the "Rt" field.
<Rn>  Is the general-purpose base register, encoded in the "Rn" field.

+/−  For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1

For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when U = 0
+ when U = 1

<Rm>  Is the general-purpose index register, encoded in the "Rm" field.

<shift>  The shift to apply to the value read from <Rm>. If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.

+  Specifies the offset is added to the base register.

<imm>  For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

**Operation for all encodings**

```c
if ConditionPassed() then
  if PSTATE.EL == EL2 then UNPREDICTABLE;    // Hyp mode

  EncodingSpecificOperations();
  offset = if register_form then Shift(R[m], shift_t, shift_n, PSTATE.C) else imm32;
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if postindex then R[n] else offset_addr;
  data = MemU_unpriv[address,4];
  if postindex then R[n] = offset_addr;
  R[t] = data;
```

**CONSTRAINED UNPREDICTABLE behavior**

If PSTATE.EL == EL2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDR (immediate).
F5.1.95   LSL (immediate)

Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

A1

```
| 31 | 28| 27 | 26 | 25 | 24| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 12 | 11 |  7 |  6 |  5 |  4 |  3 |  0 |
|----------------|
| !=1111         | 0 0 | 0 1 | 1 0 | 0 1 | 0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |0 |
| cond          | S   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| imm5          |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| type          |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

MOV, shift or rotate by value variant

LSL{<c}>{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOV{<c>{<q>} <Rd>, <Rm>, LSL #<imm>

and is always the preferred disassembly.

T2

```
| 15 | 14 | 13 | 12 | 11 | 10 |  6 |  5 |  3 |  2 |  0 |
|----------------|
| 0 0 0 0 0 0 | l=00000 | Rm | Rd |
| op | imm5 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

T2 variant

LSL{<c>{<q>} {<Rd>,} <Rm>, #<imm> // Inside IT block

is equivalent to

MOV{<c>{<q>} <Rd>, <Rm>, LSL #<imm>

and is the preferred disassembly when InITBlock().

T3

```
| 15 | 14 | 13 | 12 | 11 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 | 15 | 14 | 12 | 11 |  8 |  7 |  6 |  5 |  4 |  3 |  0 |
|----------------|
| 1 1 1 0 1 0 1 0 0 1 0 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| S  | imm3 | Rd | imm2 | 0 | 0 | Rm |
| imm3 |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| type |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

MOV, shift or rotate by value variant

LSL{<c>.W} {<Rd>,} <Rm>, #<imm> // Inside IT block, and <Rd>, <Rm>, #imm can be represented in T2

is equivalent to

MOV{<c>{{<q>} <Rd>, <Rm>, LSL #<imm>

and is always the preferred disassembly.

LSL{<c>{{<q>} {<Rd>,} <Rm>, #<imm>
is equivalent to

\[
\text{MOV}\{\langle c \rangle}\{\langle q \rangle}\ \langle Rd \rangle, \ \langle Rm \rangle, \ LSL \ #\langle imm \rangle
\]

and is always the preferred disassembly.

**Assembler symbols**

- \(\langle c \rangle\): See *Standard assembler syntax fields on page F2-2406*.
- \(\langle q \rangle\): See *Standard assembler syntax fields on page F2-2406*.
- \(\langle Rd \rangle\): For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293*. For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.
- \(\langle Rm \rangle\): For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  - For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.
- \(\langle imm \rangle\): For encoding A1 and T2: is the shift amount, in the range 1 to 31, encoded in the "imm5" field.
  - For encoding T3: is the shift amount, in the range 1 to 31, encoded in the "imm3:imm2" field.

**Operation for all encodings**

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.96  LSL (register)

Logical Shift Left (register) shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

```
|31|28|27|26|25|24|23|22|21|20|19|18|17|16|15|12|11| 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|    !=1111 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Rd | Rs | 0 | 0 | 0 | 1 | Rm |
| cond  | S  | type |
```

Not flag setting variant

LSL{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, LSL <Rs>

and is always the preferred disassembly.

T1

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rs</td>
<td>Rdm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Logical shift left variant

LSL{<c>}{<q>} {<Rdm>,} <Rdm>, <Rs> // Inside IT block

is equivalent to

MOV{<c>}{<q>} <Rdm>, <Rdm>, LSL <Rs>

and is the preferred disassembly when InITBlock().

T2

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>type</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Not flag setting variant

LSL{<c>.W}{<Rd>,} <Rm>, <Rs> // Inside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, LSL <Rs>

and is always the preferred disassembly.
LSL{<c>}{<q>} {<Rd>,} <Rm>, <Rs>
is equivalent to
MOV{<c>}{<q>} <Rd>, <Rm>, LSL <Rs>
and is always the preferred disassembly.

**Assembler symbols**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;c&gt;</td>
<td>See Standard assembler syntax fields on page F2-2406.</td>
</tr>
<tr>
<td>&lt;q&gt;</td>
<td>See Standard assembler syntax fields on page F2-2406.</td>
</tr>
<tr>
<td>&lt;Rdm&gt;</td>
<td>Is the first general-purpose source register and the destination register, encoded in the &quot;Rdm&quot; field.</td>
</tr>
<tr>
<td>&lt;Rd&gt;</td>
<td>Is the general-purpose destination register, encoded in the &quot;Rd&quot; field.</td>
</tr>
<tr>
<td>&lt;Rm&gt;</td>
<td>Is the first general-purpose source register, encoded in the &quot;Rm&quot; field.</td>
</tr>
<tr>
<td>&lt;Rs&gt;</td>
<td>Is the second general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the &quot;Rs&quot; field.</td>
</tr>
</tbody>
</table>

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.97   LSLS (immediate)

Logical Shift Left, setting flags (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

If the destination register is not the PC, this instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
- The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
- The instruction is UNDEFINED in Hyp mode.
- The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{ccccccccc}
|31|28|27|26|25|24|23|22|21|20|19|18|17|16|15|12|11|7|6|5|4|3|0|
\end{array}
\]

\[
\begin{array}{cccccccc}
\text{cond} & S & \text{imm5} & \text{type} & \text{Rd} & 1=00000 & 0 & 0 & \text{Rm}
\end{array}
\]

MOVS, shift or rotate by value variant

LSLS{<c>}{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOVS{<q>} <Rd>, <Rm>, LSL #<imm>

and is always the preferred disassembly.

T2

\[
\begin{array}{ccccccc}
|15|14|13|12|11|10|7|6|5|3|2|0|
\end{array}
\]

\[
\begin{array}{cccc}
\text{op} & \text{imm5} & \text{Rm} & \text{Rd}
\end{array}
\]

T2 variant

LSLS{<q>} {<Rd>,} <Rm>, #<imm> // Outside IT block

is equivalent to

MOVS{<q>} <Rd>, <Rm>, LSL #<imm>

and is the preferred disassembly when !InITBlock().
T3

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1  | 1  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 1  | imm3 | Rd | imm2 | 0  | 0  | Rm |

**MOVS, shift or rotate by value variant**

LSLS.W {<Rd>,} <Rm>, #<imm> // Outside IT block, and <Rd>, <Rm>, <imm> can be represented in T2

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSL #<imm>

and is always the preferred disassembly.

LSLS{<c>}{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSL #<imm>

and is always the preferred disassembly.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields on page F2-2406*.
- `<q>` See *Standard assembler syntax fields on page F2-2406*.
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
  
  For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>` For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  
  For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.
- `<imm>` For encoding A1 and T2: is the shift amount, in the range 1 to 31, encoded in the "imm5" field.
  
  For encoding T3: is the shift amount, in the range 1 to 31, encoded in the "imm3:imm2" field.

**Operation for all encodings**

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.98   LSLS (register)

Logical Shift Left, setting flags (register) shifts a register value left by a variable number of bits, shifting in zeros, writes the result to the destination register, and updates the condition flags based on the result. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

```
| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|------------|------------|------------|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 0 | 0 1 1 | 0 1 1 | (0)(0)(0)(0) | Rd | Rs | 0 0 | 0 1 | Rm |

cond S type
```

**Flag setting variant**

LSLS{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSL <Rs>

and is always the preferred disassembly.

T1

```
| 15 14 13 12|11 10 9 | 6 5 | 3 2 0 |
|---|---|---|---|---|
| 0 1 0 0 0 0 0 0 1 0 | Rs | Rdm |

op
```

**Logical shift left variant**

LSLS{<q>} {<Rdm>,} <Rdm>, <Rs> // Outside IT block

is equivalent to

MOVS{<q>} <Rdm>, <Rdm>, LSL <Rs>

and is the preferred disassembly when !InITBlock().

T2

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8 7 6 5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 0 0 1</td>
<td>Rm</td>
<td>1 1 1 1</td>
<td>Rd</td>
<td>0 0 0 0</td>
<td>Rs</td>
</tr>
</tbody>
</table>

type S
```

**Flag setting variant**

LSLS.W {<Rd>,} <Rm>, <Rs> // Outside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSL <Rs>
and is always the preferred disassembly.

\[ \text{LSLS} \{<c>\} \{<q>\} \{<Rd>,\} <Rm>, <Rs> \]

is equivalent to

\[ \text{MOVS} \{<c>\} \{<q>\} <Rd>, <Rm>, \text{LSL} <Rs> \]

and is always the preferred disassembly.

**Assembler symbols**

- \(<c>\) See *Standard assembler syntax fields* on page F2-2406.
- \(<q>\) See *Standard assembler syntax fields* on page F2-2406.
- \(<Rdm>\) Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- \(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.
- \(<Rm>\) Is the first general-purpose source register, encoded in the "Rm" field.
- \(<Rs>\) Is the second general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.99   LSR (immediate)

Logical Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

A1

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>! = 1111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
```

**MOV, shift or rotate by value variant**

```
LSR{<c>}{<q>} {<Rd>,} <Rm>, #<imm>
```

is equivalent to

```
MOV{<c>}{<q>} <Rd>, <Rm>, LSR #<imm>
```

and is always the preferred disassembly.

T2

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>imm5</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T2 variant**

```
LSR{<c>}{<q>} {<Rd>,} <Rm>, #<imm> // Inside IT block
```

is equivalent to

```
MOV{<c>}{<q>} <Rd>, <Rm>, LSR #<imm>
```

and is the preferred disassembly when InITBlock().

T3

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>15</th>
<th>14</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
```

**MOV, shift or rotate by value variant**

```
LSR{<c>}.W {<Rd>,} <Rm>, #<imm> // Inside IT block, and <Rd>, <Rm>, #<imm> can be represented in T2
```

is equivalent to

```
MOV{<c>}{<q>} <Rd>, <Rm>, LSR #<imm>
```

and is always the preferred disassembly.
is equivalent to

\[ \text{MOV\{<c>\{<q>\} <Rd>, <Rm>, LSR \#<imm> } \]

and is always the preferred disassembly.

**Assembler symbols**

- **<c>**
  - See [Standard assembler syntax fields on page F2-2406](#).

- **<q>**
  - See [Standard assembler syntax fields on page F2-2406](#).

- **<Rd>**
  - For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see [Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293](#).
  
  For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.

- **<Rm>**
  - For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  
  For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.

- **<imm>**
  - For encoding A1 and T2: is the shift amount, in the range 1 to 32, encoded in the "imm5" field as <imm> modulo 32.
  
  For encoding T3: is the shift amount, in the range 1 to 32, encoded in the "imm3:imm2" field as <imm> modulo 32.

**Operation for all encodings**

The description of **MOV, MOVS (register)** gives the operational pseudocode for this instruction.
F5.1.100  LSR (register)

Logical Shift Right (register) shifts a register value right by a variable number of bits, shifting in zeros, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

```
Not flag setting variant

LSR{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, LSR <Rs>

and is always the preferred disassembly.

T1

Logical shift right variant

LSR{<c>}{<q>} {<Rdm>,} <Rdm>, <Rs> // Inside IT block

is equivalent to

MOV{<c>}{<q>} <Rdm>, <Rdm>, LSR <Rs>

and is the preferred disassembly when InITBlock().

T2

Not flag setting variant

LSR{<c>}.W {<Rd>,} <Rm>, <Rs> // Inside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, LSR <Rs>

and is always the preferred disassembly.
```
LSR{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, LSR <Rs>

and is always the preferred disassembly.

**Assembler symbols**

- `<c>`: See *Standard assembler syntax fields on page F2-2406*.
- `<q>`: See *Standard assembler syntax fields on page F2-2406*.
- `<Rdm>`: Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- `<Rd>`: Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>`: Is the first general-purpose source register, encoded in the "Rm" field.
- `<Rs>`: Is the second general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.101  LSRS (immediate)

Logical Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

If the destination register is not the PC, this instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
- The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
- The instruction is UNDEFINED in Hyp mode.
- The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{cccccccccc}
\hline
& !=1111 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & (0) & (0) & (0) & (0) & \text{Rd} & \text{imm5} & 0 & 1 & 0 & \text{Rm} & \text{cond} & \text{S} & \text{type} \\
\end{array}
\]

**MOV, shift or rotate by value variant**

\[
\text{LSRS}\{<c>\}\{<q>\} \{<Rd>,\} <Rm>, \#<imm>
\]

is equivalent to

\[
\text{MOVS}\{<c>\}\{<q>\} <Rd>, <Rm>, \text{LSR} \#<imm>
\]

and is always the preferred disassembly.

T2

\[
\begin{array}{cccccc}
| 15 & 14 & 13 & 12 & 11 & 10 | 6 & 5 & 3 & 2 & 0 | \\
\hline
0 & 0 & 0 & 0 & 1 & \text{imm5} & \text{Rm} & \text{Rd} & \text{op} \\
\end{array}
\]

**T2 variant**

\[
\text{LSRS}\{<q>\} \{<Rd>,\} <Rm>, \#<imm> \text{ // Outside IT block}
\]

is equivalent to

\[
\text{MOVS}\{<q>\} <Rd>, <Rm>, \text{LSR} \#<imm>
\]

and is the preferred disassembly when !InITBlock().
T3

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 12 11</th>
<th>8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 1 0 1 1 1 1 0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
</tr>
</tbody>
</table>

**MOVS, shift or rotate by value variant**

LSRS.W {<Rd>,} <Rm>, #<imm> // Outside IT block, and <Rd>, <Rm>, <imm> can be represented in T2

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSR #<imm>

and is always the preferred disassembly.

LSRS{<c>}{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSR #<imm>

and is always the preferred disassembly.

**Assembler symbols**

- `<c>` See [Standard assembler syntax fields on page F2-2406](#).
- `<q>` See [Standard assembler syntax fields on page F2-2406](#).
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
  
  For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.

- `<Rm>` For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  
  For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.

- `<imm>` For encoding A1 and T2: is the shift amount, in the range 1 to 32, encoded in the "imm5" field as `<imm>` modulo 32.
  
  For encoding T3: is the shift amount, in the range 1 to 32, encoded in the "imm3:imm2" field as `<imm>` modulo 32.

**Operation for all encodings**

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.102  LSRS (register)

Logical Shift Right, setting flags (register) shifts a register value right by an immediate number of bits, shifting in zeros, writes the result to the destination register, and updates the condition flags based on the result. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

| 31 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 8 | 7 6 5 4 | 3 0 |
|-----|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| =1111 | 0 0 0 1 1 | 0 1 1 | (0)(0)(0)(0) | Rd | Rs | 0 0 1 1 | Rm |
| cond | S | type |

Flag setting variant

LSRS{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSR <Rs>

and is always the preferred disassembly.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0</td>
<td>0 0 1 1</td>
<td>Rs</td>
<td>Rdm</td>
</tr>
<tr>
<td>op</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Logical shift right variant

LSRS{<q>} {<Rdm>,} <Rdm>, <Rs> // Outside IT block

is equivalent to

MOVS{<q>} <Rdm>, <Rdm>, LSR <Rs>

and is the preferred disassembly when !InITBlock().

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8 7 6 5</th>
<th>4 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1</td>
<td>0 1 0 0</td>
<td>0 1 1</td>
<td>Rs</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>Rd</td>
<td>0 0 0 0</td>
<td>Rm</td>
</tr>
<tr>
<td>type</td>
<td>S</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Flag setting variant

LSRS.W {<Rd>,} <Rm>, <Rs> // Outside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, LSR <Rs>
LSRS{<c>}{<q>} {<Rd>,} <Rm>, <Rs>
is equivalent to
MOVS{<c>}{<q>} <Rd>, <Rm>, LSR <Rs>
and is always the preferred disassembly.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rdm>` Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>` Is the first general-purpose source register, encoded in the "Rm" field.
- `<Rs>` Is the second general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.103 MCR

Move to System register from general-purpose register or execute a System instruction. This instruction copies the value of a general-purpose register to a System register, or executes a System instruction.

The System register and System instruction descriptions identify valid encodings for this instruction. Other encodings are UNDEFINED. For more information see About the AArch32 System register interface on page E1-2312 and General behavior of System registers on page G4-4151.

In an implementation that includes EL2, MCR accesses to System registers can be trapped to Hyp mode, meaning that an attempt to execute an MCR instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see EL2 configurable controls on page G1-3894.

Because of the range of possible traps to Hyp mode, the MCR pseudocode does not show these possible traps.

A1

|31| 28| 27| 26| 25| 24| 23| 21| 20| 19| 16|15| 12| 11| 9 | 8 | 7 | 5 | 4 | 3 | 0 |
|   | 1 | 1 | 0 | opc1| 0 | CRn| Rt | 1 | 1 | 1 | opc2| 1 | CRm|

A1 variant

MCR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>}

Decode for this encoding

\( t = \text{UInt}(Rt); \) \( cp = \text{if coproc}<0> == '0' \text{ then } 14 \text{ else } 15; \)
\( \text{if } t == 15 \text{ then UNPREDICTABLE; } // \text{ ARMv8-A removes UNPREDICTABLE for R13} \)

T1

|15| 14| 13| 12| 11| 10| 9 | 8 | 7 | 5 | 4 | 3 | 0 | 12| 11| 9 | 8 | 7 | 5 | 4 | 3 | 0 |
|   | 1 | 1 | 0 | 1 | 1 | 1 | opc1| 0 | CRn| Rt | 1 | 1 | 1 | opc2| 1 | CRm|

T1 variant

MCR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>}

Decode for this encoding

\( t = \text{UInt}(Rt); \) \( cp = \text{if coproc}<0> == '0' \text{ then } 14 \text{ else } 15; \)
\( \text{if } t == 15 \text{ then UNPREDICTABLE; } // \text{ ARMv8-A removes UNPREDICTABLE for R13} \)

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.
<coproc> Is the System register encoding space, encoded in the "coproc<0>" field. It can have the following values:
   p14      when coproc<0> = 0
   p15      when coproc<0> = 1

<opc1> Is the opc1 parameter within the System register encoding space, in the range 0 to 7, encoded in the "opc1" field.

<Rt> Is the general-purpose register to be transferred, encoded in the "Rt" field.

<CRn> Is the CRn parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRn" field.

<CRm> Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field.

<opc2> Is the opc2 parameter within the System register encoding space, in the range 0 to 7, encoded in the "opc2" field.

The possible values of { <coproc>, opc1, <CRn>, <CRm>, opc2 } encode the entire System register and System instruction encoding space. Not all of this space is allocated, and the System register and System instruction descriptions identify the allocated encodings.

**Operation for all encodings**

if ConditionPassed() then
   EncodingSpecificOperations();
   AArch32.CheckSystemAccess(cp, ThisInstr());
   AArch32.SysRegWrite(cp, ThisInstr(), R[t]);
F5.1.104 MCRR

Move to System register from two general-purpose registers. This instruction copies the values of two general-purpose registers to a System register.

The System register descriptions identify valid encodings for this instruction. Other encodings are UNDEFINED. For more information see About the AArch32 System register interface on page E1-2312 and General behavior of System registers on page G4-4151.

In an implementation that includes EL2, MCRR accesses to System registers can be trapped to Hyp mode, meaning that an attempt to execute an MCRR instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see EL2 configurable controls on page G1-3894.

Because of the range of possible traps to Hyp mode, the MCRR pseudocode does not show these possible traps.

A1

```
|31|28|27|26|25|24|23|22|21|20|19|16|15|12|11| 9| 8| 7| 4| 3| 0|
| !=1111| 1| 1| 0| 0| 1| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0|

cond

|coproc<3:1>|
coproc<0>
```

A1 variant

MCRR{<c>{<q>} <coproc>, {#}<opc1>, <Rt>, <Rt2>, <CRm>

Decode for this encoding

\[
t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad cp = \text{if} \ coproc<0> == '0' \ \text{then} \ 14 \ \text{else} \ 15;
\]

\[
\text{if} \ t == 15 || t2 == 15 \ \text{then} \ \text{UNPREDICTABLE};
\]

// ARMv8-A removes UNPREDICTABLE for R13

T1

```
|15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 0|15|12|11| 9| 8| 7| 4| 3| 0|
| 1| 1| 1| 0| 1| 1| 0| 0| 0| 1| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0| 0|

Rt2

Rt

|coproc<3:1>|
coproc<0>
```

T1 variant

MCRR{<c>{<q>} <coproc>, {#}<opc1>, <Rt>, <Rt2>, <CRm>

Decode for this encoding

\[
t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad cp = \text{if} \ coproc<0> == '0' \ \text{then} \ 14 \ \text{else} \ 15;
\]

\[
\text{if} \ t == 15 || t2 == 15 \ \text{then} \ \text{UNPREDICTABLE};
\]

// ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

```
<e> See Standard assembler syntax fields on page F2-2406.
```
See Standard assembler syntax fields on page F2-2406.

\(<\text{coproc}\)\>

Is the System register encoding space, encoded in the "coproc<0>" field. It can have the following values:

\(p14\) when \(\text{coproc}<0> = 0\)
\(p15\) when \(\text{coproc}<0> = 1\)

\(<\text{opc1}\)\>

Is the opc1 parameter within the System register encoding space, in the range 0 to 15, encoded in the "opc1" field.

\(<\text{Rt}\)\>

Is the first general-purpose register that is transferred into, encoded in the "Rt" field.

\(<\text{Rt2}\)\>

Is the second general-purpose register that is transferred into, encoded in the "Rt2" field.

\(<\text{CRm}\)\>

Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field.

The possible values of \{ \(<\text{coproc}\), \(<\text{opc1}\), \(<\text{CRm}\) \} encode the entire System register encoding space. Not all of this space is allocated, and the System register descriptions identify the allocated encodings.

For the permitted uses of these instructions, as described in this manual, \(<\text{Rt2}\) transfers bits[63:32] of the selected System register, while \(<\text{Rt}\) transfers bits[31:0].

**Operation for all encodings**

```cpp
if ConditionPassed() then
    EncodingSpecificOperations();
    AArch32.CheckSystemAccess(cp, ThisInstr());
    value = R[t2]:R[t];
    AArch32.SysRegWrite64(cp, ThisInstr(), value);
```
F5.1.105 MLA, MLAS

Multiply Accumulate multiplies two register values, and adds a third register value. The least significant 32 bits of the result are written to the destination register. These 32 bits do not depend on whether the source register values are considered to be signed values or unsigned values.

In an A32 instruction, the condition flags can optionally be updated based on the result. Use of this option adversely affects performance on many implementations.

A1

Flag setting variant

Applies when $S = 1$.

$\text{MLAS}\{<c>\}{<q>} <Rd>, <Rn>, <Rm>, <Ra>$

Not flag setting variant

Applies when $S = 0$.

$\text{MLA}\{<c>\}{<q>} <Rd>, <Rn>, <Rm>, <Ra>$

Decode for all variants of this encoding

$d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ a = \text{UInt}(Ra); \ setflags = (S == '1');$

If $d == 15 || n == 15 || m == 15 || a == 15$ then UNPREDICTABLE;

T1

T1 variant

$\text{MLA}\{<c>\}{<q>} <Rd>, <Rn>, <Rm>, <Ra>$

Decode for this encoding

If $Ra == '1111'$ then SEE MUL;

$d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ a = \text{UInt}(Ra); \ setflags = \text{FALSE};$

If $d == 15 || n == 15 || m == 15$ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

$<c>$ See Standard assembler syntax fields on page F2-2406.

$<q>$ See Standard assembler syntax fields on page F2-2406.

$<Rd>$ Is the general-purpose destination register, encoded in the "Rd" field.
<Rn> is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm> is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

<Ra> is the third general-purpose source register holding the addend, encoded in the "Ra" field.

**Operation for all encodings**

if ConditionPassed() then

    EncodingSpecificOperations();
    operand1 = SInt(R[n]);  // operand1 = UInt(R[n]) produces the same final results
    operand2 = SInt(R[m]);  // operand2 = UInt(R[m]) produces the same final results
    addend = SInt(R[a]);    // addend   = UInt(R[a]) produces the same final results
    result = operand1 * operand2 + addend;
    R[d] = result<31:0>;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result<31:0>);
        // PSTATE.C, PSTATE.V unchanged
F5.1.106 MLS

Multiply and Subtract multiplies two register values, and subtracts the product from a third register value. The least significant 32 bits of the result are written to the destination register. These 32 bits do not depend on whether the source register values are considered to be signed values or unsigned values.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111| 0 0 0 0| 0 1 1 0| Rd| Ra| Rm| 1 0 0 1| Rn|
```

A1 variant

MLS{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra);
\]
\[
\text{if } d = 15 \quad || \quad n = 15 \quad || \quad m = 15 \quad || \quad a = 15 \quad \text{then UNPREDICTABLE;}
\]

T1

```
|15 14 13 12|11 10 9 8 7 6 5 4 3 0 15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1| 0 1 1 0| 0 0 0| Rn| Ra| Rd| 0 0 0 1| Rm|
```

T1 variant

MLS{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra);
\]
\[
\text{if } d = 15 \quad || \quad n = 15 \quad || \quad m = 15 \quad || \quad a = 15 \quad \text{then UNPREDICTABLE;}
\]

// ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- `<Ra>` Is the third general-purpose source register holding the minuend, encoded in the "Ra" field.
Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();
   operand1 = SInt(R[n]);  // operand1 = UInt(R[n]) produces the same final results
   operand2 = SInt(R[m]);  // operand2 = UInt(R[m]) produces the same final results
   addend   = SInt(R[a]);  // addend   = UInt(R[a]) produces the same final results
   result = addend - operand1 * operand2;
   R[d] = result<31:0>;
F5.1.107   MOV, MOVS (immediate)

Move (immediate) writes an immediate value to the destination register.

If the destination register is not the PC, the MOVS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The MOV variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.
- The MOVS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31  | 28|27 26 25 24|23 22 21 20|19 |18 |17 |16|15  |12|11 |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 | |
|----|----|--------|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | S | (0) | (0) | (0) | Rd |   | imm12 |

**MOV variant**

Applies when S == 0.

MOV{<c>}{<q>} <Rd>, #<const>

**MOVS variant**

Applies when S == 1.

MOVS{<c>}{<q>} <Rd>, #<const>

**Decode for all variants of this encoding**

\[
d = \text{UInt(Rd)}; \text{setflags} = (S == '1'); \text{imm32, carry} = \text{A32ExpandImm}_C(\text{imm12, PSTATE.C});
\]

A2

| 31  | 28|27 26 25 24|23 22 21 20|19 |16|15  |12|11 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 | |
|----|----|--------|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | imm4 | Rd |   | imm12 |

**A2 variant**

MOV{<c>}{<q>} <Rd>, #<imm16> // <imm16> can not be represented in A1
MOVW{<c>}{<q>} <Rd>, #<imm16> // <imm16> can be represented in A1

**Decode for this encoding**

\[
d = \text{UInt(Rd)}; \text{setflags} = \text{FALSE}; \text{imm32} = \text{ZeroExtend}(\text{imm4:imm12, 32}); \text{if d == 15 then UNPREDICTABLE};
\]
T1

| 15 14 13 12|11 10 8 7 | 0 |
|------------|
| 0 0 1 0 0  | Rd | imm8 |

**T1 variant**

MOV<>{<q>} <Rd>, #<imm8> // Inside IT block
MOVS<>{<q>} <Rd>, #<imm8> // Outside IT block

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \ setflags = \text{!InITBlock}(); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \ \text{carry} = \text{PSTATE.C}; \]

T2

| 15 14 13 12|11 10 9 8 7 6 5 4|3 2 1 0|15 14 12|11 8 7 | 0 |
|-------------|
| 1 1 1 1 0 | i 0 0 0 1 0 | S 1 1 1 0 | imm3 | Rd | imm8 |

**MOV variant**

Applies when \( S = 0 \).

MOV<>.W <Rd>, #<const> // Inside IT block, and <Rd>, <const> can be represented in T1
MOV<>{<q>} <Rd>, #<const>

**MOVS variant**

Applies when \( S = 1 \).

MOVS.W <Rd>, #<const> // Outside IT block, and <Rd>, <const> can be represented in T1
MOVS<>{<q>} <Rd>, #<const>

**Decode for all variants of this encoding**

\[ d = \text{UInt}(Rd); \ setflags = (S == '1'); \ \text{imm32, carry} = \text{T32ExpandImm_C}(i:imm3:imm8, \text{PSTATE.C}); \]
\[ \text{if } d == 15 \text{ then UNPREDICTABLE}; \ // \text{ARMv8-A removes UNPREDICTABLE for R13} \]

T3

| 15 14 13 12|11 10 9 8 7 6 5 4|3 0|15 14 12|11 8 7 | 0 |
|-------------|
| 1 1 1 1 0 | i 1 0 0 1 0 0 | imm4 | 0 | imm3 | Rd | imm8 |

**T3 variant**

MOV<>{<q>} <Rd>, #<imm16> // <imm16> cannot be represented in T1 or T2
MOVW<>{<q>} <Rd>, #<imm16> // <imm16> can be represented in T1 or T2

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \ setflags = \text{FALSE}; \ \text{imm32} = \text{ZeroExtend}(\text{imm4}:i:imm3:imm8, 32); \]
\[ \text{if } d == 15 \text{ then UNPREDICTABLE}; \ // \text{ARMv8-A removes UNPREDICTABLE for R13} \]
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
> See Standard assembler syntax fields on page F2-2406.
<
> See Standard assembler syntax fields on page F2-2406.

<Rd>

For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used:

• For the MOV variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
• For the MOVS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding A2, T1, T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.

<imm8>
Is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field.

<imm16>
For encoding A2: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:imm12" field.
For encoding T3: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:i:imm3:imm8" field.

<const>
For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
For encoding T2: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  result = imm32;
  if d == 15 then // Can only occur for encoding A1
    if setflags then
      ALUExceptionReturn(result);
    else
      ALUWritePC(result);
  else
    R[d] = result;
    if setflags then
      PSTATE.N = result<31>;
      PSTATE.Z = IsZeroBit(result);
      PSTATE.C = carry;
      // PSTATE.V unchanged
F5.1.108  MOV, MOVS (register)

Move (register) copies a value from a register to the destination register.

If the destination register is not the PC, the MOVS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:

- The MOV variant of the instruction is a branch. In the T32 instruction set (encoding T1) this is a simple branch, and in the A32 instruction set it is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

- The MOVS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_\(<\text{current\_mode}>\).
  - The PE checks SPSR_\(<\text{current\_mode}>\) for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

This instruction is used by the aliases ASRS (immediate), ASR (immediate), LSLS (immediate), LSL (immediate), LSRS (immediate), LSR (immediate), RORS (immediate), ROR (immediate), RRXS, and RRX. See Alias conditions on page F5-2817 for details of when each alias is preferred.

A1

\[
\begin{array}{ccccccccc}
|31| 28|27|26|25|24|23|22|21|20|19|18|17|16|15|12|11| 7| 6| 5| 4| 3| 0|
\mid \hline
\text{cond} & !=1111 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & S & (0) & (0) & (0) & \text{Rd} & \text{imm5} & \text{type} & 0 & \text{Rm} \\
\end{array}
\]

**MOV, rotate right with extend variant**

Applies when \(S == 0 \&\& \text{imm5} == 00000 \&\& \text{type} == 11\).

MOV\{<c>\}{<q>} \langle Rd\rangle, \langle Rm\rangle, \text{RRX}

**MOV, shift or rotate by value variant**

Applies when \(S == 0 \&\& !((\text{imm5} == 00000 \&\& \text{type} == 11))\).

MOV\{<c>\}{<q>} \langle Rd\rangle, \langle Rm\rangle \{, \langle \text{shift}\rangle \#\langle \text{amount}\rangle\}

**MOVS, rotate right with extend variant**

Applies when \(S == 1 \&\& \text{imm5} == 00000 \&\& \text{type} == 11\).

MOVS\{<c>\}{<q>} \langle Rd\rangle, \langle Rm\rangle, \text{RRX}

**MOVS, shift or rotate by value variant**

Applies when \(S == 1 \&\& !((\text{imm5} == 00000 \&\& \text{type} == 11))\).

MOVS\{<c>\}{<q>} \langle Rd\rangle, \langle Rm\rangle \{, \langle \text{shift}\rangle \#\langle \text{amount}\rangle\}

**Decode for all variants of this encoding**

\(d = \text{UInt}(\text{Rd});\) \(m = \text{UInt}(\text{Rm});\) \text{setflags} = (S == '1');

\((\text{shift}\_t, \text{shift}\_n) = \text{DecodeImmShift}(\text{type, imm5});\)
T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 1 0</td>
<td>D</td>
<td>Rm</td>
</tr>
</tbody>
</table>
```

**T1 variant**

MOV{<c>}{<q>} <Rd>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(D:Rd); \quad m = \text{UInt}(Rm); \quad \text{setflags} = \text{FALSE};
\]

\[
(shift_t, shift_n) = (\text{SRType}_\text{LSL}, 0);
\]

\[
\text{if } d == 15 \text{ && InITBlock()} \text{ && !LastInITBlock()} \text{ then UNPREDICTABLE;}
\]

T2

```
| 15 14 13 12 | 11 10 6 5 3 2 0 |
|--------------|-----------------|-------|
| 0 0 0 | l=11 | imm5 | Rm | Rd |
```

**T2 variant**

MOV<c>{<q>} <Rd>, <Rm> {, <shift> #<amount>} // Inside IT block

MOVS{<q>} <Rd>, <Rm> {, <shift> #<amount>} // Outside IT block

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{setflags} = \text{InITBlock}();
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift}(op, \text{imm5});
\]

\[
\text{if } op == '00' \text{ && imm5 == '00000'} \text{ && InITBlock()} \text{ then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( op == '00' \text{ && imm5 == '00000'} \text{ && InITBlock()} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passed its condition code check.
- The instruction executes as NOP, as if it failed its condition code check.
- The instruction executes as MOV Rd, Rm.

T3

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14</th>
<th>12 11</th>
<th>8 7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 1 0</td>
<td>0 0 1 0</td>
<td>S</td>
<td>1 1 1</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
</tr>
</tbody>
</table>
```

**MOV, rotate right with extend variant**

Applies when \( S == 0 \text{ && imm3 == 000 \text{ && imm2 == 00 \text{ && type == 11}}.\)

MOV{<c>}{<q>} <Rd>, <Rm>, RRX
**MOV, shift or rotate by value variant**

Applies when $S = 0 \land \neg(imm3 = 000 \land imm2 = 00 \land \text{type} = 11)$.

$\text{MOV}<c>.W <Rd>, <Rm> \{, \text{LSL} #0\} // <Rd>, <Rm>$ can be represented in T1

$\text{MOV}<c>.W <Rd>, <Rm> \{, \text{shift} \# \text{amount}\}$ // Inside IT block, and $<Rd>, <Rm>, \text{shift}, \text{amount}$ can be represented in T2

$\text{MOV}<c>{q} <Rd>, <Rm> \{, \text{shift} \# \text{amount}\}$

**MOVS, rotate right with extend variant**

Applies when $S = 1 \land imm3 = 000 \land imm2 = 00 \land \text{type} = 11$.

$\text{MOVS}<c>{q} <Rd>, <Rm>, \text{RRX}$

**MOVS, shift or rotate by value variant**

Applies when $S = 1 \land \neg(imm3 = 000 \land imm2 = 00 \land \text{type} = 11)$.

$\text{MOVS.W} <Rd>, <Rm> \{, \text{shift} \# \text{amount}\}$ // Outside IT block, and $<Rd>, <Rm>, \text{shift}, \text{amount}$ can be represented in T1 or T2

$\text{MOVS}{c} {q} <Rd>, <Rm> \{, \text{shift} \# \text{amount}\}$

**Decode for all variants of this encoding**

$d = \text{UInt}(Rd); m = \text{UInt}(Rm); \text{setflags} = (S == '1');$

$(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3:imm2});$

if $d == 15 || m == 15$ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASRS (immediate)</td>
<td>T3 (MOVS, shift or rotate by value), A1 (MOVS, shift or rotate by value)</td>
<td>$S = '1' \land \text{type} = '10'$</td>
</tr>
<tr>
<td>ASRS (immediate)</td>
<td>T2</td>
<td>$\text{op} = '10' \land \neg \text{!ITBlock}()</td>
</tr>
<tr>
<td>ASR (immediate)</td>
<td>T3 (MOV, shift or rotate by value), A1 (MOV, shift or rotate by value)</td>
<td>$S = '0' \land \text{type} = '10'$</td>
</tr>
<tr>
<td>ASR (immediate)</td>
<td>T2</td>
<td>$\text{op} = '10' \land \text{!ITBlock}()</td>
</tr>
<tr>
<td>LSLS (immediate)</td>
<td>T3 (MOVS, shift or rotate by value)</td>
<td>$S = '1' \land \neg \text{imm3:Rd:imm2} !='000xxx00' \land \text{type} = '00'$</td>
</tr>
<tr>
<td>LSLS (immediate)</td>
<td>A1 (MOVS, shift or rotate by value)</td>
<td>$S = '1' \land \neg \text{imm5} !='00000' \land \text{type} = '00'$</td>
</tr>
<tr>
<td>LSLS (immediate)</td>
<td>T2</td>
<td>$\text{op} = '00' \land \neg \text{imm5} !='00000' \land \text{!ITBlock}()</td>
</tr>
<tr>
<td>LSL (immediate)</td>
<td>T3 (MOV, shift or rotate by value)</td>
<td>$S = '0' \land \neg \text{imm3:Rd:imm2} !='000xxx00' \land \text{type} = '00'$</td>
</tr>
<tr>
<td>LSL (immediate)</td>
<td>A1 (MOV, shift or rotate by value)</td>
<td>$S = '0' \land \neg \text{imm5} !='00000' \land \text{type} = '00'$</td>
</tr>
<tr>
<td>LSL (immediate)</td>
<td>T2</td>
<td>$\text{op} = '00' \land \neg \text{imm5} !='00000' \land \text{!ITBlock}()</td>
</tr>
<tr>
<td>LSRS (immediate)</td>
<td>T3 (MOVS, shift or rotate by value), A1 (MOVS, shift or rotate by value)</td>
<td>$S = '1' \land \text{type} = '01'$</td>
</tr>
<tr>
<td>LSRS (immediate)</td>
<td>T2</td>
<td>$\text{op} = '01' \land \neg \text{!ITBlock}()</td>
</tr>
<tr>
<td>Alias</td>
<td>Description</td>
<td>is preferred when</td>
</tr>
<tr>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
<td>--------------------------------------------------------</td>
</tr>
<tr>
<td>LSR (immediate)</td>
<td>T3 (MOV, shift or rotate by value), A1 (MOV, shift or rotate by value)</td>
<td>$S = '0' &amp;&amp; \text{type} = '01'$</td>
</tr>
<tr>
<td>LSR (immediate)</td>
<td>T2</td>
<td>$\text{op} = '01' &amp;&amp; \text{InITBlock}()</td>
</tr>
<tr>
<td>RORS (immediate)</td>
<td>T3 (MOVS, shift or rotate by value)</td>
<td>$S = '1' &amp;&amp; \text{imm3:Rd:imm2} != '000xxxx00' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>RORS (immediate)</td>
<td>A1 (MOVS, shift or rotate by value)</td>
<td>$S = '1' &amp;&amp; \text{imm5} != '000000' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>ROR (immediate)</td>
<td>T3 (MOV, shift or rotate by value)</td>
<td>$S = '0' &amp;&amp; \text{imm3:Rd:imm2} != '000xxxx00' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>RRX (immediate)</td>
<td>A1 (MOV, shift or rotate by value)</td>
<td>$S = '0' &amp;&amp; \text{imm5} != '000000' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>RRX (immediate)</td>
<td>T3 (MOVS, rotate right with extend)</td>
<td>$S = '1' &amp;&amp; \text{imm3} == '000' &amp;&amp; \text{imm2} == '00' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>RRX (immediate)</td>
<td>A1 (MOVS, rotate right with extend)</td>
<td>$S = '1' &amp;&amp; \text{imm5} == '000000' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>RRX (immediate)</td>
<td>T3 (MOV, rotate right with extend)</td>
<td>$S = '0' &amp;&amp; \text{imm3} == '000' &amp;&amp; \text{imm2} == '00' &amp;&amp; \text{type} = '11'$</td>
</tr>
<tr>
<td>RRX (immediate)</td>
<td>A1 (MOV, rotate right with extend)</td>
<td>$S = '0' &amp;&amp; \text{imm5} == '000000' &amp;&amp; \text{type} = '11'$</td>
</tr>
</tbody>
</table>

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If the PC is used:
  - For the MOV variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293. ARM deprecates use of the instruction if `<Rd>` is the PC.
  - For the MOVS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>. ARM deprecates use of the instruction if `<Rn>` is not the LR, or if the optional shift or RRX argument is specified.
  - For encoding T1: is the general-purpose destination register, encoded in the "D:Rd" field. If the PC is used:
    - The instruction causes a branch to the address moved to the PC. This is a simple branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
    - The instruction must either be outside an IT block or the last instruction of an IT block.
- `<Rm>` For encoding A1 and T1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used. ARM deprecates use of the instruction if `<Rd>` is the PC.
  - For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.
- `<shift>` For encoding A1 and T3: is the type of shift to be applied to the source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
ROR  when type = 11

For encoding T2: is the type of shift to be applied to the source register, encoded in the "op" field. It can have the following values:

- LSL  when op = 00
- LSR  when op = 01
- ASR  when op = 10

<amount>  For encoding A1 and T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T3: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

**Operation for all encodings**

```cpp
if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = shifted;
    if d == 15 then
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.N = result<31>;
            PSTATE.Z = IsZeroBit(result);
            PSTATE.C = carry;
            // PSTATE.V unchanged
```
F5.1.109   MOV, MOVS (register-shifted register)

Move (register-shifted register) copies a register-shifted register value to the destination register. It can optionally update the condition flags based on the value.

This instruction is used by the aliases ASRS (register), ASR (register), LSLS (register), LSL (register), LSRS (register), LSR (register), RORS (register), and ROR (register). See Alias conditions on page F5-2822 for details of when each alias is preferred.

A1

Flag setting variant
Applies when S == 1.

MOVS{<c>}{<q>} <Rd>, <Rm>, <type> <Rs>

Not flag setting variant
Applies when S == 0.

MOV{<c>}{<q>} <Rd>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

d = UInt(Rd);  m = UInt(Rm);  s = UInt(Rs);
setflags = (S == '1');  shift_t = DecodeRegShift(type);
if d == 15 || m == 15 || s == 15 then UNPREDICTABLE;

T1

Arithmetic shift right variant
Applies when op == 0100.

MOV<c>{<q>} <Rdm>, <Rdm>, ASR <Rs> // Inside IT block
MOVS{<q>} <Rdm>, <Rdm>, ASR <Rs> // Outside IT block

Logical shift left variant
Applies when op == 0010.

MOV<c>{<q>} <Rdm>, <Rdm>, LSL <Rs> // Inside IT block
MOVS{<q>} <Rdm>, <Rdm>, LSL <Rs> // Outside IT block

Logical shift right variant
Applies when op == 0011.

MOV<c>{<q>} <Rdm>, <Rdm>, LSR <Rs> // Inside IT block
MOVS{<q>} <Rdm>, <Rdm>, LSR <Rs> // Outside IT block
Rotate right variant

Applies when op == 0111.

MOVc{<op>} <Rdm>, <Rdm>, ROR <Rs> // Inside IT block
MOVS{<op>} <Rdm>, <Rdm>, ROR <Rs> // Outside IT block

Decode for all variants of this encoding

if !(op IN {'0010', '0011', '0100', '0111'}) then SEE "Related encodings";

d = UInt(Rdm); m = UInt(Rdm); s = UInt(Rs);
setflags = !InITBlock(); shift_t = DecodeRegShift(op<2>:op<0>);

T2

Flag setting variant

Applies when S == 1.

MOVS.W <Rd>, <Rm>, <type> <Rs> // Outside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1
MOVS{<c>}{<q>} <Rd>, <Rm>, <type> <Rs>

Not flag setting variant

Applies when S == 0.

MOVc.W <Rd>, <Rm>, <type> <Rs> // Inside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1
MOV{<c>}{<q>} <Rd>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

if d == 15 || m == 15 || s == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

Related encodings: In encoding T1, for an op field value that is not described above, see Data-processing (two low registers) on page F3-2438.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASRS (register)</td>
<td>A1 (flag setting)</td>
<td>( S = '1' \land \text{type} = '10' )</td>
</tr>
<tr>
<td>ASRS (register)</td>
<td>T1 (arithmetic shift right)</td>
<td>( \text{op} = '0100' \land \neg \text{InITBlock()} )</td>
</tr>
<tr>
<td>ASRS (register)</td>
<td>T2 (flag setting)</td>
<td>( \text{type} = '10' \land S = '1' )</td>
</tr>
<tr>
<td>ASR (register)</td>
<td>A1 (not flag setting)</td>
<td>( S = '0' \land \text{type} = '10' )</td>
</tr>
<tr>
<td>ASR (register)</td>
<td>T1 (arithmetic shift right)</td>
<td>( \text{op} = '0100' \land \text{InITBlock()} )</td>
</tr>
<tr>
<td>ASR (register)</td>
<td>T2 (not flag setting)</td>
<td>( \text{type} = '10' \land S = '0' )</td>
</tr>
<tr>
<td>LSLS (register)</td>
<td>A1 (flag setting)</td>
<td>( S = '1' \land \text{type} = '00' )</td>
</tr>
<tr>
<td>LSLS (register)</td>
<td>T1 (logical shift left)</td>
<td>( \text{op} = '0010' \land \neg \text{InITBlock()} )</td>
</tr>
<tr>
<td>LSLS (register)</td>
<td>T2 (flag setting)</td>
<td>( \text{type} = '00' \land S = '1' )</td>
</tr>
<tr>
<td>LSL (register)</td>
<td>A1 (not flag setting)</td>
<td>( S = '0' \land \text{type} = '00' )</td>
</tr>
<tr>
<td>LSL (register)</td>
<td>T1 (logical shift left)</td>
<td>( \text{op} = '0010' \land \text{InITBlock()} )</td>
</tr>
<tr>
<td>LSL (register)</td>
<td>T2 (not flag setting)</td>
<td>( \text{type} = '00' \land S = '0' )</td>
</tr>
<tr>
<td>LSRS (register)</td>
<td>A1 (flag setting)</td>
<td>( S = '1' \land \text{type} = '01' )</td>
</tr>
<tr>
<td>LSRS (register)</td>
<td>T1 (logical shift right)</td>
<td>( \text{op} = '0011' \land \neg \text{InITBlock()} )</td>
</tr>
<tr>
<td>LSRS (register)</td>
<td>T2 (flag setting)</td>
<td>( \text{type} = '01' \land S = '1' )</td>
</tr>
<tr>
<td>LSR (register)</td>
<td>A1 (not flag setting)</td>
<td>( S = '0' \land \text{type} = '01' )</td>
</tr>
<tr>
<td>LSR (register)</td>
<td>T1 (logical shift right)</td>
<td>( \text{op} = '0011' \land \text{InITBlock()} )</td>
</tr>
<tr>
<td>LSR (register)</td>
<td>T2 (not flag setting)</td>
<td>( \text{type} = '01' \land S = '0' )</td>
</tr>
<tr>
<td>RORS (register)</td>
<td>A1 (flag setting)</td>
<td>( S = '1' \land \text{type} = '11' )</td>
</tr>
<tr>
<td>RORS (register)</td>
<td>T1 (rotate right)</td>
<td>( \text{op} = '0111' \land \neg \text{InITBlock()} )</td>
</tr>
<tr>
<td>RORS (register)</td>
<td>T2 (flag setting)</td>
<td>( \text{type} = '11' \land S = '1' )</td>
</tr>
<tr>
<td>ROR (register)</td>
<td>A1 (not flag setting)</td>
<td>( S = '0' \land \text{type} = '11' )</td>
</tr>
<tr>
<td>ROR (register)</td>
<td>T1 (rotate right)</td>
<td>( \text{op} = '0111' \land \text{InITBlock()} )</td>
</tr>
<tr>
<td>ROR (register)</td>
<td>T2 (not flag setting)</td>
<td>( \text{type} = '11' \land S = '0' )</td>
</tr>
</tbody>
</table>

Assembler symbols

<\text{c}> See *Standard assembler syntax fields* on page F2-2406.

<\text{q}> See *Standard assembler syntax fields* on page F2-2406.

<\text{Rdm}> Is the general-purpose source register and the destination register, encoded in the “Rdm” field.

<\text{Rd}> Is the general-purpose destination register, encoded in the "Rd" field.

<\text{Rm}> Is the general-purpose source register, encoded in the "Rm" field.
<type> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<Rs> Is the general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  shift_n = UInt(R[s]<7:0>);
  (result, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
  R[d] = result;
  if setflags then
    PSTATE.N = result<31>;
    PSTATE.Z = IsZeroBit(result);
    PSTATE.C = carry;
    // PSTATE.V unchanged
F5.1.110   MOV T

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

A1

![](image)

**A1 variant**

MOV T{<c>}{<q>} <Rd>, #<imm16>

**Decode for this encoding**

d = UInt(Rd); imm16 = imm4:imm12;
if d == 15 then UNPREDICTABLE;

T1

![](image)

**T1 variant**

MOV T{<c>}{<q>} <Rd>, #<imm16>

**Decode for this encoding**

d = UInt(Rd); imm16 = imm4:i:imm3:imm8;
if d == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<i>c></i> See Standard assembler syntax fields on page F2-2406.

<i>p></i> See Standard assembler syntax fields on page F2-2406.

<i>Rd></i> Is the general-purpose destination register, encoded in the "Rd" field.

<i>imm16></i> For encoding A1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:imm12" field.

For encoding T1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:i:imm3:imm8" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<31:16> = imm16;
    // R[d]<15:0> unchanged
F5.1.111 MRC

Move to general-purpose register from System register. This instruction copies the value of a System register to a
general-purpose register.

The System register descriptions identify valid encodings for this instruction. Other encodings are UNDEFINED. For
more information see About the AArch32 System register interface on page E1-2312 and General behavior of
System registers on page G4-4151.

In an implementation that includes EL2, MRC accesses to system control registers can be trapped to Hyp mode,
meaning that an attempt to execute an MRC instruction in a Non-secure mode other than Hyp mode, that would be
permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see EL2
configurable controls on page G1-3894.

Because of the range of possible traps to Hyp mode, the MRC pseudocode does not show these possible traps.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>opc1</td>
<td>1</td>
<td>CRn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>opc2</td>
<td>1</td>
<td>CRm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

cond

coproc<3:1>
coproc<0>

coproc<0>

coproc<0>

A1 variant

MRC{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>}

Decode for this encoding

t = UInt(Rt);  cp = if coproc<0> == '0' then 14 else 15;
// ARMv8-A removes UNPREDICTABLE for R13

T1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 5 | 4 | 3 | 0 | 15 | 12 | 11 | 9 | 8 | 7 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | opc1 | 1 | CRn | 1 | 1 | 1 | opc2 | 1 | CRm |

T1 variant

MRC{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>}

Decode for this encoding

t = UInt(Rt);  cp = if coproc<0> == '0' then 14 else 15;
// ARMv8-A removes UNPREDICTABLE for R13

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

<
See Standard assembler syntax fields on page F2-2406.

<coproc>
Is the System register encoding space, encoded in the "coproc<0>" field. It can have the following values:

p14 when coproc<0> = 0
p15 when coproc<0> = 1
<opc1> Is the opc1 parameter within the System register encoding space, in the range 0 to 7, encoded in the "opc1" field.

<Rt> Is the general-purpose register to be transferred or APSR_nzcv (encoded as 0b1111), encoded in the "Rt" field. If APSR_nzcv is used, bits [31:28] of the transferred value are written to the PSTATE condition flags.

<CRn> Is the CRn parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRn" field.

<CRm> Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field.

<opc2> Is the opc2 parameter within the System register encoding space, in the range 0 to 7, encoded in the "opc2" field.

The possible values of { <coproc>, <opc1>, <CRn>, <CRm>, <opc2> } encode the entire System register and System instruction encoding space. Not all of this space is allocated, and the System register and System instruction descriptions identify the allocated encodings.

**Operation for all encodings**

```
if ConditionPassed() then
  EncodingSpecificOperations();
  AArch32.CheckSystemAccess(cp, ThisInstr());
  bits(32) value = AArch32.SysRegRead(cp, ThisInstr());
  if t != 15 then
    R[t] = value;
  elsif AArch32.SysRegReadCanWriteAPSR(cp, ThisInstr()) then
    PSTATE.<N,Z,C,V> = value<31:28>;
    // value<27:0> are not used.
  else
    PSTATE.<N,Z,C,V> = bits(4) UNKNOWN;
```
F5.1.112 MRRC

Move to two general-purpose registers from System register. This instruction copies the value of a System register to two general-purpose registers.

The System register descriptions identify valid encodings for this instruction. Other encodings are UNDEFINED. For more information see About the AArch32 System register interface on page E1-2312 and General behavior of System registers on page G4-4151.

In an implementation that includes EL2, MRRC accesses to System registers can be trapped to Hyp mode, meaning that an attempt to execute an MRRC instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see EL2 configurable controls on page G1-3894.

Because of the range of possible traps to Hyp mode, the MRRC pseudocode does not show these possible traps.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>opc1</td>
<td>CRm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td>coproc&lt;3:1&gt;</td>
<td>coproc&lt;0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A1 variant

MRRC<c>{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <Rt2>, <CRm>

Decode for this encoding

t = UInt(Rt);  t2 = UInt(Rt2);  cp = if coproc<0> == '0' then 14 else 15;
if t == 15 || t2 == 15 || t == t2 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRANED UNPREDICTABLE behavior

If t == t2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>opc1</td>
<td>CRm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R12</td>
<td>R12</td>
<td>opc&lt;3:1&gt;</td>
<td>coproc&lt;0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

MRRC<c>{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <Rt2>, <CRm>

Decode for this encoding

t = UInt(Rt);  t2 = UInt(Rt2);  cp = if coproc<0> == '0' then 14 else 15;
if t == 15 || t2 == 15 || t == t2 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
CONSTRAINED UNPREDICTABLE behavior

If t == t2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<coproc>` Is the System register encoding space, encoded in the "coproc<0>" field. It can have the following values:
  - p14 when coproc<0> = 0
  - p15 when coproc<0> = 1
- `<opc1>` Is the opc1 parameter within the System register encoding space, in the range 0 to 15, encoded in the "opc1" field.
- `<Rt>` Is the first general-purpose register that is transferred into, encoded in the "Rt" field.
- `<Rt2>` Is the second general-purpose register that is transferred into, encoded in the "Rt2" field.
- `<CRm>` Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field.

The possible values of { `<coproc>, <opc1>, <CRm>` } encode the entire System register encoding space. Not all of this space is allocated, and the System register descriptions identify the allocated encodings.

For the permitted uses of these instructions, as described in this manual, `<Rt2>` transfers bits[63:32] of the selected System register, while `<Rt>` transfers bits[31:0].

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    AArch32.CheckSystemAccess(cp, ThisInstr());
    value = AArch32.SysRegRead64(cp, ThisInstr());
    R[t] = value<31:0>;
    R[t2] = value<63:32>;
F5.1.113   MRS

Move Special register to general-purpose register moves the value of the The Application Program Status Register, APSR on page E1-2296, CPSR, or SPSR_<current_mode> into a general-purpose register.

ARM recommends the APSR form when only the N, Z, C, V, Q, and GE[3:0] bits are being written. For more information, see The Application Program Status Register, APSR on page E1-2296.

An MRS that accesses the SPSR is UNPREDICTABLE if executed in User mode or System mode.

An MRS that is executed in User mode and accesses the CPSR returns an UNKNOWN value for the CPSR. {E, A, I, F, M} fields.

A1

<table>
<thead>
<tr>
<th>31 28 25 24 23 22 21 20 19 18 17 16</th>
<th>12 11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 1 0</td>
<td>R 0 0</td>
<td>(1)(1)(1)(1)</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A1 variant

MRS{<c>}{<q>} <Rd>, <spec_reg>

Decode for this encoding

d = UInt(Rd);  read_spsr = (R == '1');
if d == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 1 1</td>
<td>R (1)(1)(1)(1)</td>
<td>1 0</td>
<td>0</td>
<td>Rd 0</td>
</tr>
</tbody>
</table>

T1 variant

MRS{<c>}{<q>} <Rd>, <spec_reg>

Decode for this encoding

d = UInt(Rd);  read_spsr = (R == '1');
if d == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c>   See Standard assembler syntax fields on page F2-2406.

<q>   See Standard assembler syntax fields on page F2-2406.

<Rd>  Is the general-purpose destination register, encoded in the "Rd" field.

<spec_reg>  Is the special register to be accessed, encoded in the "R" field. It can have the following values:

- CPSR/APSR when R = 0
- SPSR when R = 1
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
if read_spsr then
    if PSTATE.M IN {M32_User, M32_System} then
        UNPREDICTABLE;
    else
        R[d] = SPSR[];
else
    // CPSR has same bit assignments as SPSR, but with the IT, J, SS, IL, and T bits masked out.
    bits(32) mask = '11111000 00001111 00000011 11011111';
    psr_val = GetPSRFromPSTATE() AND mask;
    if PSTATE.EL == EL0 then
        // If accessed from User mode return UNKNOWN values for E, A, I, F bits, bits<9:6>,
        // and for the M field, bits<4:0>
        psr_val<9:6> = bits(4) UNKNOWN;
        psr_val<4:0> = bits(5) UNKNOWN;
        R[d] = psr_val;

CONSTRAINED UNPREDICTABLE behavior

If PSTATE.M IN {M32_User, M32_System} && read_spsr, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
F5.1.114   MRS (Banked register)

Move to Register from Banked or Special register moves the value from the Banked general-purpose register or SPSR of the specified mode, or the value of ELR_hyp on page G1-3804, to a general-purpose register.

MRS (Banked register) is UNPREDICTABLE if executed in User mode.

When EL3 is using AArch64, if an MRS (Banked register) instruction that is executed in a Secure EL1 mode would access SPSR_mon, SP_mon, or LR_mon, it is trapped to EL3.

The effect of using an MRS (Banked register) instruction with a register argument that is not valid for the current mode is UNPREDICTABLE. For more information see Usage restrictions on the Banked register transfer instructions on page F5-3229.

A1

```
| 31 | 28 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !1111 | 0 | 0 | 0 | 1 | 0 | R | 0 | 0 | M1 | Rd | 0 | 0 | M | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

cond
```

**A1 variant**

MRS{<c>}{<q>} <Rd>, <banked_reg>

**Decode for this encoding**

\[d = \text{UInt}(\text{Rd}); \text{read}_\text{spsr} = (R == '1')];
\[\text{if } d == 15 \text{ then UNPREDICTABLE};\]
\[\text{SYSm} = M:M1;\]

T1

```
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | R | M1 | 1 | 0 | 0 | Rd | 0 | 0 | M | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

```

**T1 variant**

MRS{<c>}{<q>} <Rd>, <banked_reg>

**Decode for this encoding**

\[d = \text{UInt}(\text{Rd}); \text{read}_\text{spsr} = (R == '1')];
\[\text{if } d == 15 \text{ then UNPREDICTABLE}; // ARMv8-A removes UNPREDICTABLE for R13\]
\[\text{SYSm} = M:M1;\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`     See Standard assembler syntax fields on page F2-2406.
- `<q>`     See Standard assembler syntax fields on page F2-2406.
- `<Rd>`    Is the general-purpose destination register, encoded in the "Rd" field.
The name of the banked register to be transferred to or from, encoded in the "R:M:M1" field. It can have the following values:

- **R8_usr** when \(R = 0, M = 0, M1 = 0000\)
- **R9_usr** when \(R = 0, M = 0, M1 = 0001\)
- **R10_usr** when \(R = 0, M = 0, M1 = 0010\)
- **R11_usr** when \(R = 0, M = 0, M1 = 0011\)
- **R12_usr** when \(R = 0, M = 0, M1 = 0100\)
- **SP_usr** when \(R = 0, M = 0, M1 = 0101\)
- **LR_usr** when \(R = 0, M = 0, M1 = 0110\)
- **R8_fiq** when \(R = 0, M = 0, M1 = 1000\)
- **R9_fiq** when \(R = 0, M = 0, M1 = 1001\)
- **R10_fiq** when \(R = 0, M = 0, M1 = 1010\)
- **R11_fiq** when \(R = 0, M = 0, M1 = 1011\)
- **R12_fiq** when \(R = 0, M = 0, M1 = 1100\)
- **SP_fiq** when \(R = 0, M = 0, M1 = 1101\)
- **LR_fiq** when \(R = 0, M = 0, M1 = 1110\)
- **LR_irq** when \(R = 0, M = 1, M1 = 0000\)
- **SP_irq** when \(R = 0, M = 1, M1 = 0001\)
- **LR_svc** when \(R = 0, M = 1, M1 = 0010\)
- **SP_svc** when \(R = 0, M = 1, M1 = 0011\)
- **LR_abt** when \(R = 0, M = 1, M1 = 0100\)
- **SP_abt** when \(R = 0, M = 1, M1 = 0101\)
- **LR_und** when \(R = 0, M = 1, M1 = 0110\)
- **SP_und** when \(R = 0, M = 1, M1 = 0111\)
- **LR_mon** when \(R = 0, M = 1, M1 = 1100\)
- **SP_mon** when \(R = 0, M = 1, M1 = 1101\)
- **ELR_hyp** when \(R = 0, M = 1, M1 = 1110\)
- **SP_hyp** when \(R = 0, M = 1, M1 = 1111\)
- **SPSR_fiq** when \(R = 1, M = 0, M1 = 1110\)
- **SPSR_irq** when \(R = 1, M = 1, M1 = 0000\)
- **SPSR_svc** when \(R = 1, M = 1, M1 = 0010\)
- **SPSR_abt** when \(R = 1, M = 1, M1 = 0100\)
- **SPSR_und** when \(R = 1, M = 1, M1 = 0110\)
- **SPSR_mon** when \(R = 1, M = 1, M1 = 1100\)
- **SPSR_hyp** when \(R = 1, M = 1, M1 = 1110\)

The following encodings are **UNPREDICTABLE**:

- \(R = 0, M = 0, M1 = 0111\)
- \(R = 0, M = 0, M1 = 1111\)
- \(R = 0, M = 1, M1 = 10xx\)
- \(R = 1, M = 0, M1 = 0xxx\)
- \(R = 1, M = 0, M1 = 10xx\)
- \(R = 1, M = 0, M1 = 110x\)
- \(R = 1, M = 0, M1 = 1111\)
- \(R = 1, M = 1, M1 = 0001\)
• \( R = 1, M = 1, M1 = 0011 \).
• \( R = 1, M = 1, M1 = 0101 \).
• \( R = 1, M = 1, M1 = 0111 \).
• \( R = 1, M = 1, M1 = 10xx \).
• \( R = 1, M = 1, M1 = 1101 \).
• \( R = 1, M = 1, M1 = 1111 \).

**Operation for all encodings**

if \( \text{ConditionPassed()} \) then
  EncodingSpecificOperations();
  if \( \text{PSTATE.EL} = \text{EL0} \) then
    UNPREDICTABLE;
  else
    mode = \text{PSTATE.M};
    if \( \text{read_spsr} \) then
      SPSRaccessValid(SYSm, mode); // Check for UNPREDICTABLE cases
    case SYSm of
      when '01110' \( R[d] = \text{SPSR}_{\text{fiq}} \);
      when '10000' \( R[d] = \text{SPSR}_{\text{irq}} \);
      when '10010' \( R[d] = \text{SPSR}_{\text{svc}} \);
      when '10100' \( R[d] = \text{SPSR}_{\text{abt}} \);
      when '10110' \( R[d] = \text{SPSR}_{\text{und}} \);
      when '11100'
        if \( !\text{ELUsingAArch32}(\text{EL3}) \) then \( \text{AArch64.MonitorModeTrap()} \);
        \( R[d] = \text{SPSR}_{\text{mon}} \);
      when '11110' \( R[d] = \text{SPSR}_{\text{hyp}} \);
    else
      BankedRegisterAccessValid(SYSm, mode); // Check for UNPREDICTABLE cases
    case SYSm of
      when '00xxx'
        \( m = \text{UInt}(\text{SYSm}<2:0>) + 8 \);
        \( R[d] = \text{Rmode}[m, M32_{\text{User}}] \);
      when '01xxx'
        \( m = \text{UInt}(\text{SYSm}<2:0>) + 8 \);
        \( R[d] = \text{Rmode}[m, M32_{\text{FIQ}}] \);
      when '1000x'
        \( m = 14 - \text{UInt}(\text{SYSm}<0>) \); // LR when SYSm<0> == 0, otherwise SP
        \( R[d] = \text{Rmode}[m, M32_{\text{IRQ}}] \);
      when '1001x'
        \( m = 14 - \text{UInt}(\text{SYSm}<0>) \); // LR when SYSm<0> == 0, otherwise SP
        \( R[d] = \text{Rmode}[m, M32_{\text{Svc}}] \);
      when '1010x'
        \( m = 14 - \text{UInt}(\text{SYSm}<0>) \); // LR when SYSm<0> == 0, otherwise SP
        \( R[d] = \text{Rmode}[m, M32_{\text{Abort}}] \);
      when '1011x'
        \( m = 14 - \text{UInt}(\text{SYSm}<0>) \); // LR when SYSm<0> == 0, otherwise SP
        \( R[d] = \text{Rmode}[m, M32_{\text{Undef}}] \);
      when '1110x'
        \( m = 14 - \text{UInt}(\text{SYSm}<0>) \); // LR when SYSm<0> == 0, otherwise SP
        if \( !\text{ELUsingAArch32}(\text{EL3}) \) then \( \text{AArch64.MonitorModeTrap()} \);
        \( R[d] = \text{Rmode}[m, M32_{\text{Monitor}}] \);
      when '11110' // Access ELR_hyp register
        \( R[d] = \text{ELR}_{\text{hyp}} \);
      when '11111' // Access SP_hyp register
        \( R[d] = \text{Rmode}[13, M32_{\text{Hyp}}] \);

**CONSTRAINED UNPREDICTABLE behavior**

If \( \text{PSTATE.EL} = \text{EL0} \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
F5.1.115   MSR (Banked register)

Move to Banked or Special register from general-purpose register moves the value of a general-purpose register to the Banked general-purpose register or SPSR of the specified mode, or to ELR_hyp on page G1-3804.

MSR (Banked register) is UNPREDICTABLE if executed in User mode.

When EL3 is using AArch64, if an MSR (Banked register) instruction that is executed in a Secure EL1 mode would access SPSR_mon, SP_mon, or LR_mon, it is trapped to EL3.

The effect of using an MSR (Banked register) instruction with a register argument that is not valid for the current mode is UNPREDICTABLE. For more information see Usage restrictions on the Banked register transfer instructions on page F5-3229.

A1

MSR{<c>}{<q>} <banked_reg>, <Rn>

Decode for this encoding

n = UInt(Rn); write_spsr = (R == '1');
if n == 15 then UNPREDICTABLE;
SYSm = M:M1;

T1

MSR{<c>}{<q>} <banked_reg>, <Rn>

Decode for this encoding

n = UInt(Rn); write_spsr = (R == '1');
if n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
SYSm = M:M1;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

See Standard assembler syntax fields on page F2-2406.
Is the name of the banked register to be transferred to or from, encoded in the "R:M:M1" field. It can have the following values:

<table>
<thead>
<tr>
<th>Register</th>
<th>Conditions</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R8_usr</td>
<td>R = 0, M = 0, M1 = 0000</td>
<td></td>
</tr>
<tr>
<td>R9_usr</td>
<td>R = 0, M = 0, M1 = 0001</td>
<td></td>
</tr>
<tr>
<td>R10_usr</td>
<td>R = 0, M = 0, M1 = 0010</td>
<td></td>
</tr>
<tr>
<td>R11_usr</td>
<td>R = 0, M = 0, M1 = 0011</td>
<td></td>
</tr>
<tr>
<td>R12_usr</td>
<td>R = 0, M = 0, M1 = 0100</td>
<td></td>
</tr>
<tr>
<td>SP_usr</td>
<td>R = 0, M = 0, M1 = 0101</td>
<td></td>
</tr>
<tr>
<td>LR_usr</td>
<td>R = 0, M = 0, M1 = 0110</td>
<td></td>
</tr>
<tr>
<td>R8_fiq</td>
<td>R = 0, M = 0, M1 = 1000</td>
<td></td>
</tr>
<tr>
<td>R9_fiq</td>
<td>R = 0, M = 0, M1 = 1001</td>
<td></td>
</tr>
<tr>
<td>R10_fiq</td>
<td>R = 0, M = 0, M1 = 1010</td>
<td></td>
</tr>
<tr>
<td>R11_fiq</td>
<td>R = 0, M = 0, M1 = 1011</td>
<td></td>
</tr>
<tr>
<td>R12_fiq</td>
<td>R = 0, M = 0, M1 = 1100</td>
<td></td>
</tr>
<tr>
<td>SP_fiq</td>
<td>R = 0, M = 0, M1 = 1101</td>
<td></td>
</tr>
<tr>
<td>LR_fiq</td>
<td>R = 0, M = 0, M1 = 1110</td>
<td></td>
</tr>
<tr>
<td>LR_irq</td>
<td>R = 0, M = 1, M1 = 0000</td>
<td></td>
</tr>
<tr>
<td>SP_irq</td>
<td>R = 0, M = 1, M1 = 0001</td>
<td></td>
</tr>
<tr>
<td>LR_svc</td>
<td>R = 0, M = 1, M1 = 0010</td>
<td></td>
</tr>
<tr>
<td>SP_svc</td>
<td>R = 0, M = 1, M1 = 0011</td>
<td></td>
</tr>
<tr>
<td>LR_abt</td>
<td>R = 0, M = 1, M1 = 0100</td>
<td></td>
</tr>
<tr>
<td>SP_abt</td>
<td>R = 0, M = 1, M1 = 0101</td>
<td></td>
</tr>
<tr>
<td>LR_und</td>
<td>R = 0, M = 1, M1 = 0110</td>
<td></td>
</tr>
<tr>
<td>SP_und</td>
<td>R = 0, M = 1, M1 = 0111</td>
<td></td>
</tr>
<tr>
<td>LR_mon</td>
<td>R = 0, M = 1, M1 = 1100</td>
<td></td>
</tr>
<tr>
<td>SP_mon</td>
<td>R = 0, M = 1, M1 = 1101</td>
<td></td>
</tr>
<tr>
<td>ELR_hyp</td>
<td>R = 0, M = 1, M1 = 1110</td>
<td></td>
</tr>
<tr>
<td>SP_hyp</td>
<td>R = 0, M = 1, M1 = 1111</td>
<td></td>
</tr>
<tr>
<td>SPSR_fiq</td>
<td>R = 1, M = 0, M1 = 1110</td>
<td></td>
</tr>
<tr>
<td>SPSR_irq</td>
<td>R = 1, M = 1, M1 = 0000</td>
<td></td>
</tr>
<tr>
<td>SPSR_svc</td>
<td>R = 1, M = 1, M1 = 0010</td>
<td></td>
</tr>
<tr>
<td>SPSR_abt</td>
<td>R = 1, M = 1, M1 = 0100</td>
<td></td>
</tr>
<tr>
<td>SPSR_und</td>
<td>R = 1, M = 1, M1 = 0110</td>
<td></td>
</tr>
<tr>
<td>SPSR_mon</td>
<td>R = 1, M = 1, M1 = 1100</td>
<td></td>
</tr>
<tr>
<td>SPSR_hyp</td>
<td>R = 1, M = 1, M1 = 1110</td>
<td></td>
</tr>
</tbody>
</table>

The following encodings are UNPREDICTABLE:

- R = 0, M = 0, M1 = 0111.
- R = 0, M = 0, M1 = 1111.
- R = 0, M = 1, M1 = 10xx.
- R = 1, M = 0, M1 = 0xxx.
- R = 1, M = 0, M1 = 10xx.
- R = 1, M = 0, M1 = 110x.
- R = 1, M = 0, M1 = 1111.
- R = 1, M = 1, M1 = 0001.
F5 T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

- R = 1, M = 1, M1 = 0011.
- R = 1, M = 1, M1 = 0101.
- R = 1, M = 1, M1 = 0111.
- R = 1, M = 1, M1 = 10xx.
- R = 1, M = 1, M1 = 1101.
- R = 1, M = 1, M1 = 1111.

<Rn> Is the general-purpose source register, encoded in the "Rn" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
else
    mode = PSTATE.M;
if write_spsr then
    SPSAccessValid(SYSm, mode);  // Check for UNPREDICTABLE cases
end

case SYSm of
    when '01110' SPSR_fiq = R[n];
    when '10000' SPSR_irq = R[n];
    when '10010' SPSR_svc = R[n];
    when '10100' SPSR_abt = R[n];
    when '10110' SPSR_und = R[n];
    when '11100' if !ELUsingAArch32(EL3) then AArch64.MonitorModeTrap();
        SPSR_mon = R[n];
    when '11110' SPSR_hyp = R[n];
else
    BankedRegisterAccessValid(SYSm, mode);  // Check for UNPREDICTABLE cases
end

case SYSm of
    when '00xxx'  // Access the User mode registers
        m = UInt(SYSm<2:0>) + 8;
        Rmode[m,M32_User] = R[n];
        m = UInt(SYSm<2:0>) + 8;
        Rmode[m,M32_FIQ] = R[n];
    when '1000x'  // Access the IRQ mode registers
        m = 14 - UInt(SYSm<0>);  // LR when SYSm<0> == 0, otherwise SP
        Rmode[m,M32_IRQ] = R[n];
        m = 14 - UInt(SYSm<0>);  // LR when SYSm<0> == 0, otherwise SP
        Rmode[m,M32_Svc] = R[n];
    when '1010x'  // Access the Abort mode registers
        m = 14 - UInt(SYSm<0>);  // LR when SYSm<0> == 0, otherwise SP
        Rmode[m,M32_Abt] = R[n];
        m = 14 - UInt(SYSm<0>);  // LR when SYSm<0> == 0, otherwise SP
        Rmode[m,M32_Undef] = R[n];
    when '1110x'  // Access Monitor registers
        if !ELUsingAArch32(EL3) then AArch64.MonitorModeTrap();
        m = 14 - UInt(SYSm<0>);  // LR when SYSm<0> == 0, otherwise SP
        Rmode[m,M32_Monitor] = R[n];
    where '11110'  // Access ELR_hyp register
        ELR_hyp = R[n];
    where '11111'  // Access SP_hyp register
        Rmode[13,M32_Hyp] = R[n];
CONSTRAINED UNPREDICTABLE behavior

If PSTATE.EL == EL0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
F5.1.116  MSR (immediate)

Move immediate value to Special register moves selected bits of an immediate value to the corresponding bits in the The Application Program Status Register, APSR on page E1-2296, CPSR, or SPSR_<current_mode>.

Because of the Do-Not-Modify nature of its reserved bits, the immediate form of MSR is normally only useful at the Application level for writing to APSR_nzcvq (CPSR_f).

If an MSR (immediate) moves selected bits of an immediate value to the CPSR, the PE checks whether the value being written to PSTATE.M is legal. See Illegal changes to PSTATE.M on page G1-3809.

An MSR (immediate) executed in User mode:

- Is CONSTRAINED UNPREDICTABLE if it attempts to update the SPSR.
- Otherwise, does not update any CPSR field that is accessible only at EL1 or higher,

An MSR (immediate) executed in System mode is CONSTRAINED UNPREDICTABLE if it attempts to update the SPSR.

The CPSR.E bit is writable from any mode using an MSR instruction. ARM deprecates using this to change its value.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>0 0 1 1 0</td>
<td>R</td>
<td>1 0</td>
<td>mask</td>
<td>(1)(1)(1)</td>
<td>imm12</td>
</tr>
</tbody>
</table>

A1 variant

Applies when !(R == 0 && mask == 0000).

MSR{<c>}<q> <spec_reg>, #<imm>

Decode for this encoding

if mask == '0000' && R == '0' then SEE "Related encodings";
imm32 = A32ExpandImm(imm12); write_spsr = (R == '1');
if mask == '0000' then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If mask == '0000' && R == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: Move Special Register & Hints (immediate) on page F4-2516.

Assembler symbols

- See Standard assembler syntax fields on page F2-2406.
- See Standard assembler syntax fields on page F2-2406.
- Is one of:
  - APSR_bits.
• CPSR_<fields>.
• SPSR_<fields>.

For CPSR and SPSR, <fields> is a sequence of one or more of the following:
- c mask<0> = '1' to enable writing of bits<7:0> of the destination PSR.
- x mask<1> = '1' to enable writing of bits<15:8> of the destination PSR.
- s mask<2> = '1' to enable writing of bits<23:16> of the destination PSR.
- f mask<3> = '1' to enable writing of bits<31:24> of the destination PSR.

For APSR, <bits> is one of nzcvq, g, or nzcvqg. These map to the following CPSR_<fields> values:
- APSR_nzcvq is the same as CPSR_f (mask == '1000').
- APSR_g is the same as CPSR_s (mask == '0100').
- APSR_nzcvqg is the same as CPSR_fs (mask == '1100').

ARM recommends the APSR_<bits> forms when only the N, Z, C, V, Q, and GE[3:0] bits are being written. For more information, see The Application Program Status Register, APSR on page E1-2296.

<imm> Is an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if write_spsr then
        if PSTATE.M IN {M32_User, M32_System} then
            UNPREDICTABLE;
        else
            SPSRWriteByInstr(imm32, mask);
        else
            // Attempts to change to an illegal mode will invoke the Illegal Execution state mechanism
            CPSRWriteByInstr(imm32, mask);

CONstrained Unpredictable behavior

If PSTATE.M IN {M32_User, M32_System} && write_spsr, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
F5.1.117 MSR (register)

Move general-purpose register to Special register moves selected bits of a general-purpose register to the The Application Program Status Register, APSR on page E1-2296, CPSR or SPSR_<current_mode>.

Because of the Do-Not-Modify nature of its reserved bits, a read-modify-write sequence is normally required when the MSR instruction is being used at Application level and its destination is not APSR_nzcvq (CPSR_f).

If an MSR (register) moves selected bits of an immediate value to the CPSR, the PE checks whether the value being written to PSTATE.M is legal. See Illegal changes to PSTATE.M on page G1-3809.

An MSR (register) executed in User mode:
- Is UNPREDICTABLE if it attempts to update the SPSR.
- Otherwise, does not update any CPSR field that is accessible only at EL1 or higher.

An MSR (register) executed in System mode is UNPREDICTABLE if it attempts to update the SPSR.

The CPSR.E bit is writable from any mode using an MSR instruction. ARM deprecates using this to change its value.

A1

<table>
<thead>
<tr>
<th>31 28 25 24 23 22 21 20</th>
<th>16 15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>l==1111</td>
<td>0 0 0 1 0</td>
<td>R 1 0 mask</td>
</tr>
<tr>
<td></td>
<td>(1)(1)(1)</td>
<td>(0) (0) (0)</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td>Rn</td>
</tr>
</tbody>
</table>

A1 variant

MSR{<c>}{<q>} <spec_reg>, <Rn>

Decode for this encoding

n = UInt(Rn); write_spsr = (R == '1');
if mask == '0000' then UNPREDICTABLE;
if n == 15 then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If mask == '0000', then one of the following behaviors must occur:
- The instruction is UNDEFINED.
- The instruction executes as NOP.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
<th>15 14 13 12</th>
<th>11 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 0 0</td>
<td>R</td>
<td>1 0</td>
<td>0</td>
<td>mask</td>
<td>(0)(0)(0)(0)(0)(0)(0)</td>
</tr>
</tbody>
</table>

T1 variant

MSR{<c>}{<q>} <spec_reg>, <Rn>

Decode for this encoding

n = UInt(Rn); write_spsr = (R == '1');
if mask == '0000' then UNPREDICTABLE;
if n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
**CONSTRAINED UNPREDICTABLE behavior**

If mask == '0000', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<spec_reg>` Is one of:
  - APSR_<bits>.
  - CPSR_<fields>.
  - SPSR_<fields>.

For CPSR and SPSR, `<fields>` is a sequence of one or more of the following:

- `c` mask<0> = '1' to enable writing of bits<7:0> of the destination PSR.
- `x` mask<1> = '1' to enable writing of bits<15:8> of the destination PSR.
- `s` mask<2> = '1' to enable writing of bits<23:16> of the destination PSR.
- `f` mask<3> = '1' to enable writing of bits<31:24> of the destination PSR.

For APSR, `<bits>` is one of nzcvq, g, or nzcvqg. These map to the following CPSR_<fields> values:

- APSR_nzcvq is the same as CPSR_f (mask == '1000').
- APSR_g is the same as CPSR_s (mask == '0100').
- APSR_nzcvqg is the same as CPSR_fs (mask == '1100').

ARM recommends the APSR_<bits> forms when only the N, Z, C, V, Q, and GE[3:0] bits are being written. For more information, see The Application Program Status Register, APSR on page E1-2296.

- `<Rn>` Is the general-purpose source register, encoded in the "Rn" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();
if write_spsr then
  if PSTATE.M IN {M32_User,M32_System} then
    UNPREDICTABLE;
  else
    SPSRWriteByInstr(R[n], mask);
else
  // Attempts to change to an illegal mode will invoke the Illegal Execution state mechanism
  CPSRWriteByInstr(R[n], mask);

**CONSTRAINED UNPREDICTABLE behavior**

If write_spsr && PSTATE.M IN {M32_User,M32_System}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
• The instruction executes as `NOP`.
F5.1.118  MUL, MULS

Multiply multiplies two register values. The least significant 32 bits of the result are written to the destination
register. These 32 bits do not depend on whether the source register values are considered to be signed values or
unsigned values.

Optionally, it can update the condition flags based on the result. In the T32 instruction set, this option is limited to
only a few forms of the instruction. Use of this option adversely affects performance on many implementations.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 0</td>
<td>0 0 0</td>
<td>S</td>
<td>Rd</td>
<td>0(0)(0)(0)</td>
<td>Rm</td>
<td>1 0 1</td>
</tr>
</tbody>
</table>

Flag setting variant

Applies when S == 1.
MULS{<c>}{<q>} <Rd>, <Rn>{, <Rm>}

Not flag setting variant

Applies when S == 0.
MUL{<c>}{<q>} <Rd>, <Rn>{, <Rm>}

Decode for all variants of this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = (S == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0</td>
<td>0 1 0</td>
<td>Rn</td>
<td>Rdm</td>
</tr>
</tbody>
</table>

T1 variant

MUL{<c>}{<q>} <Rdm>, <Rn>{, <Rdm>} // Inside IT block
MULS{<q>} <Rdm>, <Rn>{, <Rdm>} // Outside IT block

Decode for this encoding

d = UInt(Rdm);  n = UInt(Rn);  m = UInt(Rdm);  setflags = !InITBlock();

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 0 0 0</td>
<td>Rn</td>
<td>1 1 1</td>
</tr>
</tbody>
</table>

T2 variant

MUL{<c>}{<q>} <Rd>, <Rn>{, <Rm>} // Inside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
MUL{<c>}{<q>} <Rd>, <Rn>{, <Rm>}
**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{ UInt}(Rm); \quad \text{setflags} = \text{FALSE};
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<>** See Standard assembler syntax fields on page F2-2406.
- **<p>** See Standard assembler syntax fields on page F2-2406.
- **<Rdm>** Is the second general-purpose source register holding the multiplier and the destination register, encoded in the "Rdm" field.
- **<Rd>** Is the general-purpose destination register, encoded in the "Rd" field.
- **<Rm>** Is the first general-purpose source register holding the multiplicand, encoded in the "Rm" field.
- **<Rm>** Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field. If omitted, <Rd> is used.

**Operation for all encodings**

if \(\text{ConditionPassed()}\) then

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{operand1} = \text{SInt}(R[n]); \quad // \text{operand1} = \text{UInt}(R[n]) \text{ produces the same final results}
\]

\[
\text{operand2} = \text{SInt}(R[m]); \quad // \text{operand2} = \text{UInt}(R[m]) \text{ produces the same final results}
\]

\[
\text{result} = \text{operand1} * \text{operand2};
\]

\[
R[d] = \text{result}<31:0>;
\]

if setflags then

\[
\text{PSTATE.N} = \text{result}<31>;
\]

\[
\text{PSTATE.Z} = \text{IsZeroBit(result}<31:0>);
\]

// PSTATE.C, PSTATE.V unchanged
F5.1.119 MVN, MVNS (immediate)

Bitwise NOT (immediate) writes the bitwise inverse of an immediate value to the destination register.

If the destination register is not the PC, the MVNS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The MVN variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The MVNS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

\[
\begin{array}{ccccccccccccccc}
31 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & \mid & \mid & 0 \\
\hline
\text{cond} & \text{S} & \text{Rd} & \text{imm12} & \\
1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & S & (0)(0)(0)(0) & \\
\end{array}
\]

**MVN variant**

Applies when $S = 0$.

\[\text{MVN}\{<c>}\{<q>\} <Rd>, \#\text{const} \]

**MVNS variant**

Applies when $S = 1$.

\[\text{MVNS}\{<c>\}{<q>} <Rd>, \#\text{const} \]

**Decode for all variants of this encoding**

\[d = \text{UInt}(Rd); \text{setflags} = (S \text{ '1'});\]

\[(\text{imm32, carry}) = \text{A32ExpandImm}(_C)(\text{imm12, PSTATE.C});\]

T1

\[
\begin{array}{ccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 12 & 11 & 8 & 7 & \mid & 0 \\
\hline
\text{cond} & \text{S} & \text{Rd} & \text{imm8} & \\
1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & S & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \\
\end{array}
\]

**MVN variant**

Applies when $S = 0$.

\[\text{MVN}\{<c>\}{<q>} <Rd>, \#\text{const} \]

**MVNS variant**

Applies when $S = 1$.

\[\text{MVNS}\{<c>\}{<q>} <Rd>, \#\text{const} \]
Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \quad \text{setflags} = (S == '1');
(imm32, carry) = \text{T32ExpandImm}_C(i:imm3:imm8, PSTATE.C);
\]
if \( d == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) \quad \text{See Standard assembler syntax fields on page F2-2406.}

\(<q>\) \quad \text{See Standard assembler syntax fields on page F2-2406.}

\(<Rd>\) For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used:
- For the MVN variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the MVNS variant, the instruction performs an exception return, that restores PSTATE from SPSR_{<current_mode>}.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field.

\(<\text{const}>\) For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

Operation for all encodings

\[
\text{if ConditionPassed()} \quad \text{then}
\quad \text{EncodingSpecificOperations();}
\quad \text{result} = \text{NOT}(\text{imm32});
\quad \text{if } d == 15 \quad \text{then} \quad // \text{Can only occur for A32 encoding}
\quad \text{if setflags then}
\quad \quad \text{ALUExceptionReturn(result);}
\quad \text{else}
\quad \quad \text{ALUWritePC(result);}
\quad \text{else}
\quad R[d] = \text{result};
\quad \text{if setflags then}
\quad \quad \text{PSTATE.N} = \text{result}<31>;
\quad \quad \text{PSTATE.Z} = \text{IsZeroBit(result)};
\quad \quad \text{PSTATE.C} = \text{carry};
\quad \quad \text{// PSTATE.V unchanged}
\]
F5.1.120   MVN, MVNS (register)

Bitwise NOT (register) writes the bitwise inverse of a register value to the destination register.

If the destination register is not the PC, the MVNS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The MVN variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The MVNS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!='1111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>S</td>
<td>(0)(0)(0)(0)</td>
<td>Rd</td>
<td>imm5</td>
<td>type</td>
<td>0</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

**MVN, rotate right with extend variant**

Applies when $S = 0 \land \land imm5 = 00000 \land type = 11$.

$MVN\{<c>\}{<q>} <Rd>, <Rm>, RRX$

**MVN, shift or rotate by value variant**

Applies when $S = 0 \land \neg!(imm5 = 00000 \land type = 11)$.

$MVN\{<c>\}{<q>} <Rd>, <Rm> \{, <shift> \#<amount>\}$

**MVNS, rotate right with extend variant**

Applies when $S = 1 \land \land imm5 = 00000 \land type = 11$.

$MVNS\{<c>\}{<q>} <Rd>, <Rm>, RRX$

**MVNS, shift or rotate by value variant**

Applies when $S = 1 \land \neg!(imm5 = 00000 \land type = 11)$.

$MVNS\{<c>\}{<q>} <Rd>, <Rm> \{, <shift> \#<amount>\}$

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1');
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift(type, imm5)};
\]

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**T1 variant**

MVN<c>{<q>} <Rd>, <Rm> // Inside IT block
MVNS{<q>} <Rd>, <Rm> // Outside IT block

**Decode for this encoding**

d = UInt(Rd);  m = UInt(Rm);  setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

**T2**

| 15 14 13 12|11 10 9 8 |7 6 5 4|3 2 1 0|15 14 |12|11 | 8 |7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |

**MVN, rotate right with extend variant**

Applies when \( S == 0 \) \&\& \( \text{imm3} == 000 \) \&\& \( \text{imm2} == 00 \) \&\& \( \text{type} == 11 \).

MVN{<c>}{<q>} <Rd>, <Rm>, RRX

**MVN, shift or rotate by value variant**

Applies when \( S == 0 \) \&\& !(\( \text{imm3} == 000 \) \&\& \( \text{imm2} == 00 \) \&\& \( \text{type} == 11 \)).

MVN<c>.W <Rd>, <Rm> // Inside IT block, and <Rd>, <Rm> can be represented in T1
MVN{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount>}

**MVNS, rotate right with extend variant**

Applies when \( S == 1 \) \&\& \( \text{imm3} == 000 \) \&\& \( \text{imm2} == 00 \) \&\& \( \text{type} == 11 \).

MVNS{<c>}{<q>} <Rd>, <Rm>, RRX

**MVNS, shift or rotate by value variant**

Applies when \( S == 1 \) \&\& !(\( \text{imm3} == 000 \) \&\& \( \text{imm2} == 00 \) \&\& \( \text{type} == 11 \)).

MVNS.W <Rd>, <Rm> // Outside IT block, and <Rd>, <Rm> can be represented in T1
MVNS{<c>}{<q>} <Rd>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

d = UInt(Rd);  m = UInt(Rm);  setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<
See Standard assembler syntax fields on page F2-2406.

<>
See Standard assembler syntax fields on page F2-2406.
<Rd> For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the MVN variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the MVNS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T1 and T2: is the general-purpose destination register, encoded in the "Rd" field.

<Rm> For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the general-purpose source register, encoded in the "Rm" field.

<shift> Is the type of shift to be applied to the source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount> For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = NOT(shifted);
    if d == 15 then           // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.N = result<31>;
            PSTATE.Z = IsZeroBit(result);
            PSTATE.C = carry;
            // PSTATE.V unchanged
```

_Aiss10775_
F5.1.121   MVN, MVNS (register-shifted register)

Bitwise NOT (register-shifted register) writes the bitwise inverse of a register-shifted register value to the destination register. It can optionally update the condition flags based on the result.

A1

| 31 | 28|27|26|25|24|23|22|21|20|19|18|16|15 |12|11 |8 |7 |6 |5 |4 |3 |0 |
| incons   | 0 | 0 | 0 | 1 | 1 | 1 | S(0) |(0) |(0) | Rd | Rs | 0 | type | 1 | Rm |

**Flag setting variant**

Applies when $S == 1$.

MVNS{<c>}{<q>} <Rd>, <Rm>, <type> <Rs>

**Not flag setting variant**

Applies when $S == 0$.

MVN{<c>}{<q>} <Rd>, <Rm>, <type> <Rs>

**Decode for all variants of this encoding**

$$
d = \text{UInt(Rd)}; \ m = \text{UInt(Rm)}; \ s = \text{UInt(Rs)};
setflags = (S == '1'); \ shift\_t = \text{DecodeRegShift(type)};
if d == 15 || m == 15 || s == 15 then UNPREDICTABLE;
$$

**Notes for all encodings**

For more information about the CONstrained UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>` Is the general-purpose source register, encoded in the "Rm" field.
- `<type>` Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- `<Rs>` Is the general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    shift\_n = \text{UInt(Rs)}<7:0>;
    \text{(shifted, carry)} = \text{Shift\_C(Rm, shift\_t, shift\_n, PSTATE.C)};
result = NOT(shifted);
R[d] = result;
if setflags then
  PSTATE.N = result<31>;
PSTATE.Z = IsZeroBit(result);
PSTATE.C = carry;
  // PSTATE.V unchanged
F5.1.122   NOP

No Operation does nothing. This instruction can be used for instruction alignment purposes.

--- Note ---
The timing effects of including a NOP instruction in a program are not guaranteed. It can increase execution time, leave it unchanged, or even reduce it. Therefore, NOP instructions are not suitable for timing loops.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 1 1 0</td>
<td>0 1 0 0 0 0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

A1 variant
NOP{<c>{<q>}}

Decode for this encoding
// No additional decoding required

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 1 1 1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

T1 variant
NOP{<c}{<q>}

Decode for this encoding
// No additional decoding required

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

T2 variant
NOP{<c>}.W

Decode for this encoding
// No additional decoding required

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

\geq
See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();
   // Do nothing
F5.1.123   ORN, ORNS (immediate)

Bitwise OR NOT (immediate) performs a bitwise (inclusive) OR of a register value and the complement of an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

T1

|15|14|13|12|11|10|9|8|7|6|5|4|3|0|15|14|12|11|8|7|0|
|1|1|1|1|0|1|0|0|1|1|S|i=111|0|imm3|  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|Rd|imm8|

Flag setting variant

Applies when S == 1.

ORN{<c>}{<q>} {<Rd>,} <Rn>, #<const>

Not flag setting variant

Applies when S == 0.

ORN{<c>}{<q>} {<Rd>,} <Rn>, #<const>

Decode for all variants of this encoding

if Rn == '1111' then SEE MVN (immediate);
    d = UInt(Rd); n = UInt(Rn); setflags = (S == '1');
    (imm32, carry) = T32ExpandImm_C(i:imm3:imm8, PSTATE.C);
    if d == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c>     See Standard assembler syntax fields on page F2-2406.
<q>     See Standard assembler syntax fields on page F2-2406.
<Rd>    Is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.
<Rn>    Is the general-purpose source register, encoded in the "Rn" field.
<const> An immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] OR NOT(imm32);
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
F5.1.124   **ORN, ORNS (register)**

Bitwise OR NOT (register) performs a bitwise (inclusive) OR of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

### T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>S</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**ORN, rotate right with extend variant**

Applies when  $	ext{S} == 0$  &&  $\text{imm3} == 000$  &&  $\text{imm2} == 00$  &&  $\text{type} == 11$.

ORN{<c>}{<q>}{<Rd>,}<Rn>,<Rm>,RRX

**ORN, shift or rotate by value variant**

Applies when  $	ext{S} == 0$  &&  $(\text{imm3} == 000$  &&  $\text{imm2} == 00$  &&  $\text{type} == 11$).

ORN{<c>}{<q>}{<Rd>,}<Rn>,<Rm>{, <shift> #<amount>}

**ORNS, rotate right with extend variant**

Applies when  $\text{S} == 1$  &&  $\text{imm3} == 000$  &&  $\text{imm2} == 00$  &&  $\text{type} == 11$.

ORNS{<c>}{<q>}{<Rd>,}<Rn>,<Rm>,RRX

**ORNS, shift or rotate by value variant**

Applies when  $\text{S} == 1$  &&  $(\text{imm3} == 000$  &&  $\text{imm2} == 00$  &&  $\text{type} == 11$).

ORNS{<c>}{<q>}{<Rd>,}<Rn>,<Rm>{, <shift> #<amount>}

**Decode for all variants of this encoding**

if  $\text{Rn} == '1111'$  then  SEE MVN (register);  
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = (S == '1');  
(shift_t, shift_n) = DecodelImmShift(type, imm3:imm2);  
if  $d == 15$  ||  $m == 15$  then  UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

-  <$><c> $>
  
  See Standard assembler syntax fields on page F2-2406.

-  <$><c> $>
  
  See Standard assembler syntax fields on page F2-2406.

-  <$><c> $>
  
  Is the general-purpose destination register, encoded in the "Rd" field.

-  <$><c> $>
  
  Is the first general-purpose source register, encoded in the "Rn" field.

-  <$><c> $>
  
  Is the second general-purpose source register, encoded in the "Rm" field.
<shift> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- **LSL** when type = 00
- **LSR** when type = 01
- **ASR** when type = 10
- **ROR** when type = 11

<amount> Is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = R[n] OR NOT(shifted);
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
F5.1.125 ORR, ORRS (immediate)

Bitwise OR (immediate) performs a bitwise (inclusive) OR of a register value and an immediate value, and writes the result to the destination register.

If the destination register is not the PC, the ORRS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The ORR variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The ORRS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

**A1**

\[
\begin{array}{ccccccccccc}
\hline
!=1111 & 0 & 0 & 1 & 1 & 0 & 0 & S & Rn & Rd & imm12 \\
\end{array}
\]

\text{cond}

**ORR variant**

Applies when \(S = 0\).

\text{ORR\{<c>\}{<q>} {<Rd>,} <Rn>, #<const>}

**ORRS variant**

Applies when \(S = 1\).

\text{ORRS\{<c>\}{<q>} {<Rd>,} <Rn>, #<const>}

**Decode for all variants of this encoding**

\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = (S == '1');\]
\[(\text{imm32}, \text{carry}) = \text{A32ExpandImm_C}(\text{imm12}, \text{PSTATE}.C);\]

\[\text{T1}\]

\[
\begin{array}{ccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & | & | & 0 & \\
\hline
1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & S & !=1111 & 0 &imm3 & Rd & imm8 \\
\end{array}
\]

**ORR variant**

Applies when \(S = 0\).

\text{ORR\{<c>\}{<q>} {<Rd>,} <Rn>, #<const>}

**ORRS variant**

Applies when \(S = 1\).
ORRS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

if Rn == '1111' then SEE MOV (immediate);

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{setflags} = (S == '1'); \]

\[(\text{imm32, carry}) = \text{T32ExpandImm}_C(i:imm3:imm8, \text{PSTATE.C}); \]

if \( d = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>**
  See *Standard assembler syntax fields on page F2-2406.*

- **<q>**
  See *Standard assembler syntax fields on page F2-2406.*

- **<Rd>**
  For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:
  - For the ORR variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.*
  - For the ORRS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

  For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

- **<Rn>**
  For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

- **<const>**
  For encoding A1: an immediate value. See *Modified immediate constants in A32 instructions on page F2-2422* for the range of values.
  For encoding T1: an immediate value. See *Modified immediate constants in T32 instructions on page F2-2420* for the range of values.

**Operation for all encodings**

if ConditionPassed() then

\[ \text{EncodingSpecificOperations();} \]
\[ \text{result} = R[n] \text{ OR imm32;} \]

if \( d = 15 \) then  // Can only occur for A32 encoding

\[ \quad \text{if setflags then} \]
\[ \quad \quad \text{ALUExceptionReturn(result);} \]
\[ \quad \quad \text{else} \]
\[ \quad \quad \quad \text{ALUWritePC(result);} \]

\[ \quad \text{else} \]
\[ \quad \quad R[d] = \text{result;} \]
\[ \quad \quad \text{if setflags then} \]
\[ \quad \quad \quad \text{PSTATE.N} = \text{result<31>;} \]
\[ \quad \quad \quad \text{PSTATE.Z} = \text{IsZeroBit(result);} \]
\[ \quad \quad \quad \text{PSTATE.C} = \text{carry;} \]
\[ \quad \quad \quad \text{// PSTATE.V unchanged} \]
F5.1.126 ORR, ORRS (register)

Bitwise OR (register) performs a bitwise (inclusive) OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the ORRS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

• The ORR variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

• The ORRS variant of the instruction performs an exception return without the use of the stack. In this case:
  — The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  — The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  — The instruction is UNDEFINED in Hyp mode.
  — The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>S</td>
<td>Rn</td>
<td>Rd</td>
<td>imm5</td>
<td>type</td>
<td>0</td>
<td>Rm</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ORR, rotate right with extend variant**
Applies when S == 0 && imm5 == 0000 0 & type == 11.

ORR{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

**ORR, shift or rotate by value variant**
Applies when S == 0 && !(imm5 == 0000 0 & type == 11).

ORR{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**ORRS, rotate right with extend variant**
Applies when S == 1 && imm5 == 0000 0 & type == 11.

ORRS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

**ORRS, shift or rotate by value variant**
Applies when S == 1 && !(imm5 == 0000 0 & type == 11).

ORRS{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, imm5);
### T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 1 0</td>
<td>Rm</td>
<td>Rdn</td>
</tr>
</tbody>
</table>

#### T1 variant

- **ORR<c>{<q>}{<Rdn>}, <Rm> // Inside IT block**
- **ORRS{<q>}{<Rdn>}, <Rm> // Outside IT block**

#### Decode for this encoding

\[
d = \text{UInt}(Rdn); n = \text{UInt}(Rdn); m = \text{UInt}(Rm); \text{setflags} = \neg \text{InITBlock}(); \\
(\text{shift}_t, \text{shift}_n) = (\text{SRType}_{LSL}, 0);
\]

### T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4</th>
<th>3 0 15 12</th>
<th>11 8 7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 0</td>
<td>1 0 S</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
</tr>
</tbody>
</table>

#### ORR, rotate right with extend variant

Applies when \( S = 0 \) \&\& \( \text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \).

- **ORR{<c>}{<q>}{<Rd>}, <Rn>, <Rm>, RRX**

#### ORR, shift or rotate by value variant

Applies when \( S = 0 \) \&\& \( \neg(\text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \))

- **ORR{<c>}{<q>}{<Rd>}, <Rn>, <Rm> \{, <shift> \#<amount>\]**

#### ORRS, rotate right with extend variant

Applies when \( S = 1 \) \&\& \( \text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \).

- **ORRS{<c>}{<q>}{<Rd>}, <Rn>, <Rm>, RRX**

#### ORRS, shift or rotate by value variant

Applies when \( S = 1 \) \&\& \( \neg(\text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \)).

- **ORRS.W{<Rd>}, <Rn>, <Rm> // Outside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1**
- **ORRS{<c>}{<q>}{<Rd>}, <Rn>, <Rm> \{, <shift> \#<amount>\]**

#### Decode for all variants of this encoding

If \( Rn = \text{`1111'} \) then SEE "Related encodings";
\[
d = \text{UInt}(Rd); n = \text{UInt}(Rn); m = \text{UInt}(Rm); \text{setflags} = (S = \text{`1'}); \\
(\text{shift}_t, \text{shift}_n) = \text{DecodedImmShift}(\text{type}, \text{imm3};\text{imm2}); \\
\text{if} d = 15 || m = 15 \text{ then UNPREDICTABLE} // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

#### Notes for all encodings

For more information about the constrained UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: Data-processing (shifted register) on page F3-2470
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rdn> Is the first general-purpose source register and the destination register, encoded in the "Rdn" field.

<Rd> For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:
   • For the ORR variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
   • For the ORRS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn> For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T2: is the first general-purpose source register, encoded in the "Rn" field.

<Rm> For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

<shift> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
   LSL when type = 00
   LSR when type = 01
   ASR when type = 10
   ROR when type = 11

<amount> For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

In T32 assembly:
   • Outside an IT block, if ORRS <Rd>, <Rn>, <Rd> is written with <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though ORRS <Rd>, <Rn> had been written.
   • Inside an IT block, if ORR<c> <Rd>, <Rn>, <Rd> is written with <Rd> and <Rn> both in the range R0-R7, it is assembled using encoding T1 as though ORR<c> <Rd>, <Rn> had been written.

To prevent either of these happening, use the .W qualifier.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();
   (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
   result = R[n] OR shifted;
   if d == 15 then // Can only occur for A32 encoding
      if setflags then
         ALUExceptionReturn(result);
      else
         // Code here for A1 encoding
      end
   end
end
F5 T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

```c
ALUWritePC(result);
else
  R[d] = result;
  if setflags then
    PSTATE.N = result<31>;
    PSTATE.Z = IsZeroBit(result);
    PSTATE.C = carry;
    // PSTATE.V unchanged
```
F5.1.127  ORR, ORRS (register-shifted register)

Bitwise OR (register-shifted register) performs a bitwise (inclusive) OR of a register value and a register-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

A1

| 31 | 28| 27 26 25 24|23 22 21 20|19 16|15 12|11 8 | 7 6 5 4 | 3 0 |
|----|----|-----------------|-----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 1 | 0 | 0 | S | Rd | Rn | Rm | type | Rs |

Flag setting variant

Applies when \( S = 1 \).

\[
\text{ORRS}\{<c>\}{<q>\} {<Rd>,} <Rn>, <Rm>, \text{<type}> <Rs>
\]

Not flag setting variant

Applies when \( S = 0 \).

\[
\text{ORR}\{<c>\}{<q>\} {<Rd>,} <Rn>, <Rm>, \text{<type}> <Rs>
\]

Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ s = \text{UInt}(Rs); \\
\text{setflags} = (S == '1'); \ \text{shift}_t = \text{DecodeRegShift}(\text{type}); \\
\text{if } d == 15 \ || \ n == 15 \ || \ m == 15 \ || \ s == 15 \ \text{then UNPREDICTABLE;}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- \(<c>\)  See Standard assembler syntax fields on page F2-2406.
- \(<q>\)  See Standard assembler syntax fields on page F2-2406.
- \(<Rd>\)  Is the general-purpose destination register, encoded in the "Rd" field.
- \(<Rn>\)  Is the first general-purpose source register, encoded in the "Rn" field.
- \(<Rm>\)  Is the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{type}>\)  Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL  when type = 00
  - LSR  when type = 01
  - ASR  when type = 10
  - ROR  when type = 11
- \(<Rs>\)  Is the general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = R[n] OR shifted;
    R[d] = result;
    if setflags then
        PSTATE.N = result<31>;
        PSTATE.Z = IsZeroBit(result);
        PSTATE.C = carry;
        // PSTATE.V unchanged
**F5.1.128 PKHBT, PKHTB**

Pack Halfword combines one halfword of its first operand with the other halfword of its shifted second operand.

**A1**

```
| 31  | 28|27 26 25 24|23 22 21 20|19  | 16|15 | 12|11 | 7 6 5 4 3 0 |
|-----|---|-----------------|----------------|----|---|---|---|---|---|---|---|---|---|---|---|---|
|   =1111 | 0 1 1 0 1 0 0 0 | Rn | Rd | imm5 | tb | 0 1 | Rm |
```

**PKHBT variant**

Applies when \( tb = 0 \).

\[
PKHBT\{<c>\}<q>\{<Rd>,\}<Rn>,<Rm>\{,\text{LSL }\#\text{imm}\}
\]

**PKHTB variant**

Applies when \( tb = 1 \).

\[
PKHTB\{<c>\}<q>\{<Rd>,\}<Rn>,<Rm>\{,\text{ASR }\#\text{imm}\}
\]

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ tbform = (tb = '1');
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift}(tb:'0', \text{imm5});
\]

\[
\text{if } d = 15 || n = 15 || m = 15 \text{ then UNPREDICTABLE;}
\]

**T1**

```
| 15 14 13 12|11 10 9 8 7 6 5 4 | 3 0 | 11 10 9 8 7 6 5 4 3 0 |
|----------|------|------------------|----|----------------|---|---|---|---|---|
| 1 1 1 0 1 0 1 0 1 1 0 0 | Rn | 0 | Rd | imm3 | tb | 0 | Rm |
```

**PKHBT variant**

Applies when \( tb = 0 \).

\[
PKHBT\{<c>\}<q>\{<Rd>,\}<Rn>,<Rm>\{,\text{LSL }\#\text{imm}\} // tbform = \text{FALSE}
\]

**PKHTB variant**

Applies when \( tb = 1 \).

\[
PKHTB\{<c>\}<q>\{<Rd>,\}<Rn>,<Rm>\{,\text{ASR }\#\text{imm}\} // tbform = \text{TRUE}
\]

**Decode for all variants of this encoding**

\[
\text{if } S = '1' || T = '1' \text{ then UNDEFINED;}
\]

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ tbform = (tb = '1');
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift}(tb:'0', \text{imm3:imm2});
\]

\[
\text{if } d = 15 || n = 15 || m = 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1

Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

<imm> For encoding A1: the shift to apply to the value read from <Rm>, encoded in imm5. Is one of:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>No shift, encoded as 0b00000.</td>
</tr>
<tr>
<td>1-31</td>
<td>Left shift by specified number of bits, encoded as a binary number.</td>
</tr>
</tbody>
</table>

For encoding A1: the shift to apply to the value read from <Rm>, encoded in imm5. Is one of:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>Instruction is a pseudo-instruction and is assembled as though PKHBT{&lt;c&gt;}{&lt;q&gt;} &lt;Rd&gt;, &lt;Rn&gt; had been written.</td>
</tr>
<tr>
<td>1-32</td>
<td>Arithmetic right shift by specified number of bits. A shift by 32 bits is encoded as 0b00000. Other shift amounts are encoded as binary numbers.</td>
</tr>
</tbody>
</table>

Note
An assembler can permit <imm> = 0 to mean the same thing as omitting the shift, but this is not standard UAL and must not be used for disassembly.

For encoding T1: the shift to apply to the value read from <Rm>, encoded in imm3:imm2. For PKHBT, it is one of:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>No shift, encoded as 0b00000.</td>
</tr>
<tr>
<td>1-31</td>
<td>Left shift by specified number of bits, encoded as a binary number.</td>
</tr>
</tbody>
</table>

For PKHTB, it is one of:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>Instruction is a pseudo-instruction and is assembled as though PKHBT{&lt;c&gt;}{&lt;q&gt;} &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rn&gt; had been written.</td>
</tr>
<tr>
<td>1-32</td>
<td>Arithmetic right shift by specified number of bits. A shift by 32 bits is encoded as 0b00000. Other shift amounts are encoded as binary numbers.</td>
</tr>
</tbody>
</table>

Note
An assembler can permit <imm> = 0 to mean the same thing as omitting the shift, but this is not standard UAL and must not be used for disassembly.

Operation for all encodings

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = Shift(R[m], shift_t, shift_n, PSTATE.C);  // PSTATE.C ignored
    R[d]<15:0> = if tbform then operand2<15:0> else R[n]<15:0>;
    R[d]<31:16> = if tbform then R[n]<31:16> else operand2<31:16>;
```
F5.1.129   PLD, PLDW (immediate)

Preload Data (immediate) signals the memory system that data memory accesses from a specified address are likely
in the near future. The memory system can respond by taking actions that are expected to speed up the memory
accesses when they do occur, such as preloading the cache line containing the specified address into the data cache.

The PLD instruction signals that the likely memory access is a read, and the PLDW instruction signals that it is a write.

The effect of a PLD or PLDW instruction is IMPLEMENTATION DEFINED. For more information, see Preloading caches
on page E2-2321.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 14 13 12|11 | | 0 |
|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| 1 | 1 | 1 | 0 | 1 | 0 | U | R | 0 | 1 | l=1111 | (1)(1)(1)(1) | imm12 |

**Preload read variant**

Applies when R == 1.

PLD{<c>}{<q>} [<Rn> {, #{+/-}<imm>}]

**Preload write variant**

Applies when R == 0.

PLDW{<c>}{<q>} [<Rn> {, #{+/-}<imm}>]

**Decode for all variants of this encoding**

if Rn == '1111' then SEE PLD (literal);

n = UInt(Rn); imm32 = ZeroExtend(imm12, 32); add = (U == '1'); is_pldw = (R == '0');

T1

| 15 14 13 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 14 13 12|11 | | 0 |
|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | W | 1 | l=1111 | 1 | 1 | 1 | imm12 |

**Preload read variant**

Applies when W == 0.

PLD{<c>}{<q}> [<Rn> {, #{+}<imm}>]

**Preload write variant**

Applies when W == 1.

PLDW{<c>}{<q}> [<Rn> {, #{+}<imm}>]

**Decode for all variants of this encoding**

if Rn == '1111' then SEE PLD (literal);

n = UInt(Rn); imm32 = ZeroExtend(imm12, 32); add = TRUE; is_pldw = (W == '1');
T2

![Instruction Set Encoding](image)

**Preload read variant**

Applies when \( W = 0 \).

\[ \text{PLD} \{<c>\} \{<q>\} \{<Rn> \{, \#<-imm>\}\} \]

**Preload write variant**

Applies when \( W = 1 \).

\[ \text{PLDW} \{<c>\} \{<q>\} \{<Rn> \{, \#<-imm>\}\} \]

**Decode for all variants of this encoding**

if \( Rn = '1111' \) then SEE PLD (literal);

\[ n = \text{UInt}(Rn); \text{imm}32 = \text{ZeroExtend}(\text{imm8}, 32); \text{add} = \text{FALSE}; \text{is}_{.pldw} = (W == '1'); \]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. Must be AL or omitted.
  
  For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

- `<q>` See Standard assembler syntax fields on page F2-2406.

- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field. If the PC is used, see PLD (literal).

- `+/-` Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

  - when \( U = 0 \)
  - when \( U = 1 \)

- `<imm>` For encoding A1: is the optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

  For encoding T1: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

  For encoding T2: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

**Operation for all encodings**

if ConditionPassed() then

EncodingSpecificOperations();

\[ \text{address} = \text{if add then} (R[n] + \text{imm32}) \text{ else} (R[n] - \text{imm32}); \]

if is_pldw then

  Hint_PreloadDataForWrite(address);

else

  Hint_PreloadData(address);


F5.1.130   PLD (literal)

Preload Data (literal) signals the memory system that data memory accesses from a specified address are likely in
the near future. The memory system can respond by taking actions that are expected to speed up the memory
accesses when they do occur, such as preloading the cache line containing the specified address into the data cache.

The effect of a PLD instruction is IMPLEMENTATION DEFINED. For more information, see Preloading caches on
page E2-2321.

A1

[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 14 13 12|11] | | 0 |
  1 1 1 1 0 1 0 1 U (1) 0 1 1 1 1 | 1 | 1 | 1 | imm12

A1 variant

PLD{<c>}{<q>} <label> // Normal form
PLD{<c>}{<q>} [PC, #{+/-}<imm>] // Alternative form

Decode for this encoding

imm32 = ZeroExtend(imm12, 32);  add = (U == '1');

T1

[15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 14 13 12|11] | | 0 |
  1 1 1 1 0 0 0 U 0 [0] 1 1 1 1 1 | 1 | 1 | 1 | imm12

T1 variant

PLD{<c>}{<q>} <label> // Preferred syntax
PLD{<c>}{<q>} [PC, #{+/-}<imm>] // Alternative syntax

Decode for this encoding

imm32 = ZeroExtend(imm12, 32);  add = (U == '1');

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1
Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. Must be AL or omitted.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

The label of the literal data item that is likely to be accessed in the near future. The assembler
calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label.
The offset must be in the range –4095 to 4095. If the offset is zero or positive, imm32 is equal to the
offset and add == TRUE. If the offset is negative, imm32 is equal to minus the offset and add == FALSE.
-\(/-\) Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when U = 0
  + when U = 1

\(<imm>\) For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

For encoding T1: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

Operation for all encodings

```
if ConditionPassed() then
  EncodingSpecificOperations();
  address = if add then (Align(PC,4) + imm32) else (Align(PC,4) - imm32);
  Hint_PreloadData(address);
```
F5.1.131 PLD, PLDW (register)

Preload Data (register) signals the memory system that data memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into the data cache.

The PLD instruction signals that the likely memory access is a read, and the PLDW instruction signals that it is a write.

The effect of a PLD or PLDW instruction is IMPLEMENTATION DEFINED. For more information, see Preloading caches on page E2-2321.

A1

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 14 13 12|11 7 6 5 4 3 0 |
|-------------|-------------|-------------|-----|-------------|-----|-----|-----|-----|
| 1 1 1 1 0 1 1 | U | R | 0 | 1 | Rn | (1) | (1) | (1) | imm5 | type | 0 | Rm |
```

**Preload read, optional shift or rotate variant**

Applies when $R == 1 \&\& \neg(imm5 == 00000 \&\& type == 11)$.

$PLD\{<c>\}{<q>}\ [<Rn>, \{+/\-<Rm\} \{, \langle shift\rangle \#<amount>\}]$

**Preload read, rotate right with extend variant**

Applies when $R == 1 \&\& imm5 == 00000 \&\& type == 11$.

$PLD\{<c>\}{<q>\ [<Rn>, \{+/\-<Rm\} , RRX]$

**Preload write, optional shift or rotate variant**

Applies when $R == 0 \&\& \neg(imm5 == 00000 \&\& type == 11)$.

$PLDW\{<c>\}{<q>\ [<Rn>, \{+/\-<Rm\} \{, \langle shift\rangle \#<amount>\}]$

**Preload write, rotate right with extend variant**

Applies when $R == 0 \&\& imm5 == 00000 \&\& type == 11$.

$PLDW\{<c>\}{<q>\ [<Rn>, \{+/\-<Rm\} , RRX]$

**Decode for all variants of this encoding**

$n = \text{UInt}(Rn);\ m = \text{UInt}(Rm);\ \text{add} = (U == '1');\ \text{is_pldw} = (R == '0');\$

$(\text{shift}_t,\ \text{shift}_n) = \text{DecodeImmShift(type, imm5)};\$

$\text{if m == 15 || (n == 15 && is_pldw) then UNPREDICTABLE};$

**T1**

```
| 15 14 13 12|11 10 9 8|7 6 5 4 3 0 |
|-------------|-----|-----|-----|-----|-----|
| 1 1 1 1 0 0 0 0 | 0 | W | 1 | 1=111 | 1 1 1 1 | 0 0 0 0 0 |
```

**Preload read variant**

Applies when $W == 0$.

$PLD\{<c>\}{<q>\ [<Rn>, \{+<Rm\} \{, LSL \#<amount>\}]$

**Preload write variant**

Applies when $W == 1$.  

---

**F5 T32 and A32 Base Instruction Set Instruction Descriptions**

**F5.1 Alphabetical list of T32 and A32 base instruction set instructions**
PLDW{<c>}{<q>} [<Rn>, {+}<Rm> {, LSL #<amount>}]

**Decode for all variants of this encoding**

if Rn == '1111' then SEE PLD (literal);
"n = UInt(Rn);  m = UInt(Rm);  add = TRUE;  is_pldw = (W == '1');"
"(shift_t, shift_n) = (SRType_LSL, UInt(imm2));"
"if m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13"

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. `<c>` must be AL or omitted.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rn>` For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used.
  For encoding T1: is the general-purpose base register, encoded in the "Rn" field.
- `+/-` Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when U = 0
  - when U = 1
  + Specifies the index register is added to the base register.
- `<Rm>` Is the general-purpose index register, encoded in the "Rm" field.
- `<shift>` Is the type of shift to be applied to the index register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- `<amount>` For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.
  For encoding T1: is the shift amount, in the range 0 to 3, defaulting to 0 and encoded in the "imm2" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();
  offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
  address = if add then (R[n] + offset) else (R[n] - offset);
  if is_pldw then
    Hint_PreloadDataForWrite(address);
  else
    Hint_PreloadData(address);
F5.1.132  PLI (immediate, literal)

Preload Instruction signals the memory system that instruction memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the instruction cache.

The effect of a PLI instruction is IMPLEMENTATION DEFINED. For more information, see Preloading caches on page E2-2321.

A1

\[
\begin{array}{cccc|cc|c}
\end{array}
\]

A1 variant

\[
\text{PLI}\{<c>\}{<q>\} \{<Rn> \{, \#<+/-><imm>\}\}
\]

\[
\text{PLI}\{<c>\}{<q>\} \{<label> \} // \text{Normal form}
\]

\[
\text{PLI}\{<c>\}{<q>\} \{PC, \#<+/-><imm>\} // \text{Alternative form}
\]

Decode for this encoding

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{add} = (U == '1');
\]

T1

\[
\begin{array}{cccc|cc|c}
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & l=1111 & 1 & 1 & 1 & 1 & \text{imm12} \\
\end{array}
\]

T1 variant

\[
\text{PLI}\{<c>\}{<q>\} \{<Rn> \{, \#<+><imm>\}\}
\]

Decode for this encoding

\[
\text{if Rn == '1111' then SEE encoding T3;}
\]

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{add} = \text{TRUE};
\]

T2

\[
\begin{array}{cccc|cc|c}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & l=1111 & 1 & 1 & 1 & 1 & 0 & 0 & \text{imm8} \\
\end{array}
\]

T2 variant

\[
\text{PLI}\{<c>\}{<q>\} \{<Rn> \{, \#<><imm>\}\}
\]

Decode for this encoding

\[
\text{if Rn == '1111' then SEE encoding T3;}
\]

\[
n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \quad \text{add} = \text{FALSE};
\]
T3

| 15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12|11 | | | 0 |
| 1 1 1 1 1 0 0 1 | U 0 0 1 | 1 1 1 | 1 1 1 1 | imm12 |

T3 variant

PLI{<c>}{<q>} <label> // Preferred syntax
PLI{<c>}{<q>} [PC, #{+/-}<imm>] // Alternative syntax

Decode for this encoding

\( n = 15; \ imm32 = \text{ZeroExtend}(imm12, 32); \ add = (U == '1'); \)

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<\c> For encoding A1: see Standard assembler syntax fields on page F2-2406. Must be AL or omitted.

For encoding T1, T2 and T3: see Standard assembler syntax fields on page F2-2406.

<\p> See Standard assembler syntax fields on page F2-2406.

<label> The label of the instruction that is likely to be accessed in the near future. The assembler calculates the required value of the offset from the Align(\(PC, 4\)) value of the instruction to this label. The offset must be in the range –4095 to 4095. If the offset is zero or positive, \(imm32\) is equal to the offset and \(add == \text{TRUE}\). If the offset is negative, \(imm32\) is equal to minus the offset and \(add == \text{FALSE}\).

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

/+\- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

\(-\text{ when } U = 0\)

\(+\text{ when } U = 1\)

<imm> For encoding A1: is the optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For encoding T1: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For encoding T2: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

For encoding T3: is a 12-bit unsigned immediate byte offset, in the range 0 to 4095, encoded in the "imm12" field.

For the literal forms of the instruction, encoding T3 is used, or Rn is encoded as 0b1111 in encoding A1, to indicate that the PC is the base register.

The alternative literal syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  base = if n == 15 then Align(PC,4) else R[n];
  address = if add then (base + imm32) else (base - imm32);
  Hint_PreloadInstr(address);
F5.1.133  PLI (register)

Preload Instruction signals the memory system that instruction memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the instruction cache.

The effect of a PLI instruction is IMPLEMENTATION DEFINED. For more information, see Preloading caches on page E2-2321.

A1

\[
\begin{array}{cccccccccccccccc}
\end{array}
\]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & Rn & 1 & 1 & 1 & 1 | imm5 & type & 0 & Rm
\end{array}
\]

**Rotate right with extend variant**

Applies when \(imm5 == 00000 \&\& type == 11\).

PLI{<c>}{<q>} [Rn, +/-<Rm> , RRX]

**Shift or rotate by value variant**

Applies when \(!!(imm5 == 00000 \&\& type == 11)\).

PLI{<c>}{<q>} [Rn, +/-<Rm> , {<shift> #<amount>}]}

**Decode for all variants of this encoding**

\[
n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{add} = (U == '1');
\]

\[
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm5)};
\]

if \(m == 15\) then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccc}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & l=111 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & |imm2 & Rm
\end{array}
\]

**T1 variant**

PLI{<c>}{<q>} [Rn, <+<Rm> , {LSL #<amount>}]}

**Decode for this encoding**

if \(Rn == '1111'\) then SEE PLI (immediate, literal);

\[
n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{add} = \text{TRUE};
\]

\[
(\text{shift}_t, \text{shift}_n) = (SRType_LSL, \text{UInt}(imm2));
\]

if \(m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<>

For encoding A1: see Standard assembler syntax fields on page F2-2406. <> must be AL or omitted.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<rn> Is the general-purpose base register, encoded in the "Rn" field.

+/‐ Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

+ Specifies the index register is added to the base register.

<rm> Is the general-purpose index register, encoded in the "Rm" field.

<shift> Is the type of shift to be applied to the index register, encoded in the "type" field. It can have the following values:

LSL when type = 00
LSR when type = 01
ASR when type = 10
ROR when type = 11

<amount> For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T1: is the shift amount, in the range 0 to 3, defaulting to 0 and encoded in the "imm2" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
    address = if add then (R[n] + offset) else (R[n] - offset);
    Hint_PreloadInstr(address);
```
F5.1.134   POP

Pop Multiple Registers from Stack loads multiple general-purpose registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 1 0 P</td>
<td>register_list</td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

POP{<c>}{<q>} <registers> // Preferred syntax
LDM{<c>}{<q>} SP!, <registers> // Alternate syntax

Decode for this encoding

decode = P:0000000:register_list; UnalignedAllowed = FALSE;
if BitCount(registers) < 1 then UNPREDICTABLE;
if registers<15> == '1' && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction targets an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

Notes for all encodings

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<e> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<registers> Is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R7, encoded in the "register_list" field, and can optionally include the PC. If the PC is in the list, the "P" field is set to 1, otherwise this field defaults to 0. If the PC is in the list, the instruction must be either outside any IT block, or the last instruction in an IT block.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = SP;
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = if UnalignedAllowed then MemU[address,4] else MemA[address,4];
            address = address + 4;
        if registers<15> == '1' then
            if UnalignedAllowed then
                if address<1:0> == '00' then
                    LoadWritePC(MemU[address,4]);
                else
                    UNPREDICTABLE;
            else
                LoadWritePC(MemA[address,4]);
            if registers<13> == '0' then SP = SP + 4*BitCount(registers);
            if registers<13> == '1' then SP = bits(32) UNKNOWN;
F5.1.135  POP (multiple registers)

Pop Multiple Registers from Stack loads multiple general-purpose registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data. This instruction is an alias of the LDM, LDMIA, LDMFD instruction. This means that:

- The encodings in this description are named to match the encodings of LDM, LDMIA, LDMFD.
- The description of LDM, LDMIA, LDMFD gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{cccccc}
|31|28|27|26|25|24|23|22|21|20|19|16|15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|
\end{array}
\]

cond W Rn  register_list

A1 variant

POP\{<c>\}{<q>} <registers>

is equivalent to

LDM\{<c>\}{<q>} SP!, <registers>

and is the preferred disassembly when BitCount(register_list) > 1.

T2

\[
\begin{array}{cccccc}
|15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|
\end{array}
\]

W Rn  register_list<13>

T2 variant

POP\{<c>\}.W <registers> // All registers in R8-R7, PC

is equivalent to

LDM\{<c>\}.SP!, <registers>

and is the preferred disassembly when BitCount(P:M:register_list) > 1.

\[\text{POP}\{<c>\}{<q>} <registers>\]

is equivalent to

LDM\{<c>\}{<q>} SP!, <registers>

and is the preferred disassembly when BitCount(P:M:register_list) > 1.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.

\(<p>\)  See Standard assembler syntax fields on page F2-2406.

\(<\text{registers}>\)  For encoding A1: is a list of two or more registers to be loaded, separated by commas and surrounded by \{ and \}. The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413. If the SP is in the list, the value of the SP after such an instruction is UNKNOWN. The PC can be in the list. If it is, the instruction
branches to the address loaded to the PC. This is an interworking branch, see Pseudocode
description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
ARM deprecates the use of this instruction with both the LR and the PC in the list.

For encoding T2: is a list of two or more registers to be loaded, separated by commas and
surrounded by { and }. The lowest-numbered register is loaded from the lowest memory address,
through to the highest-numbered register from the highest memory address. See also Encoding of
lists of general-purpose registers and the PC on page F2-2413. The registers in the list must be in
the range R0-R12, encoded in the "register_list" field, and can optionally contain one of the LR or
the PC. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0. If the PC is in the
list, the "P" field is set to 1, otherwise it defaults to 0. The PC can be in the list. If it is, the instruction
branches to the address loaded to the PC. This is an interworking branch, see Pseudocode
description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
If the PC is in the list:

- The LR must not be in the list.
- The instruction must be either outside any IT block, or the last instruction in an IT block.

**Operation for all encodings**

The description of LDM, LDMIA, LDMFD gives the operational pseudocode for this instruction.
F5.1.136   POP (single register)

Pop Single Register from Stack loads a single general-purpose register from the stack, loading from the address in SP, and updates SP to point just above the loaded data

This instruction is an alias of the LDR (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of LDR (immediate).
- The description of LDR (immediate) gives the operational pseudocode for this instruction.

A1

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th></th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>=1111</td>
<td>0 1 0 0 1 0 0 1 1 1 0 1</td>
<td>Rt</td>
<td>0 0 0 0 0 0 0 0 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td>P</td>
<td>U</td>
<td>W</td>
<td>Rn</td>
<td>imm12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Post-indexed variant**

POP{<c>}{<q>} <single_register_list>

is equivalent to

LDR{<c>}{<q>} <Rt>, [SP], #4

and is always the preferred disassembly.

T4

```
| 15 | 14 13 12|11 10 9 8 |7 6 5 4|3 |0 |15 | 12|11|10 9 8 |7 |  | 1 | 0 |
|----|----|-------------|-------------|----|----|----|----|----|----|----|----|
| 1 1 1 1 1 0 0 0 1 0 1 1 1 0 1 | Rt | 1 0 | 1 | 0 0 0 0 1 0 0 |
| Rn | P | U | W | imm8 |
```

**Post-indexed variant**

POP{<c>}{<q>} <single_register_list>

is equivalent to

LDR{<c>}{<q>} <Rt>, [SP], #4

and is always the preferred disassembly.

**Assembler symbols**

- **<c>** See *Standard assembler syntax fields on page F2-2406.*
- **<q>** See *Standard assembler syntax fields on page F2-2406.*
- **<single_register_list>** Is the general-purpose register <Rt> to be loaded surrounded by { and }.
- **<Rt>** For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.*
For encoding T4: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, provided the instruction is either outside an IT block or the last instruction of an IT block. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

**Operation for all encodings**

The description of LDR (immediate) gives the operational pseudocode for this instruction.
F5.1.137  PUSH

Push Multiple Registers to Stack stores multiple general-purpose registers to the stack, storing to consecutive memory locations ending just below the address in SP, and updates SP to point to the start of the stored data.

The lowest-numbered register is stored to the lowest memory address, through to the highest-numbered register to the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1</td>
<td>0 1 0 M</td>
<td>register_list</td>
</tr>
</tbody>
</table>
```

**T1 variant**

PUSH{<c>}{<q>} <registers>  // Preferred syntax
STMDB{<c>}{<q>} SP!, <registers>  // Alternate syntax

**Decode for this encoding**

```
registers = '0':M:'000000':register_list; UnalignedAllowed = FALSE;
if BitCount(registers) < 1 then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction targets an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<registers>`  Is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R7, encoded in the "register_list" field, and can optionally include the LR. If the LR is in the list, the "M" field is set to 1, otherwise this field defaults to 0.

**Operation**

```
if ConditionPassed() then
   EncodingSpecificOperations();
   address = SP - 4\*BitCount(registers);
   for i = 0 to 14
      if registers<i> == '1' then
         if i == 13 & i != LowestSetBit(registers) then  // Only possible for encoding A1
            MemA[address,4] = bits(32) UNKNOWN;
```


else
    if UnalignedAllowed then
        MemU[address,4] = R[i];
    else
        MemA[address,4] = R[i];
    address = address + 4;
if registers<15> == '1' then  // Only possible for encoding A1 or A2
    if UnalignedAllowed then
        MemU[address,4] = PCStoreValue();
    else
        MemA[address,4] = PCStoreValue();
SP = SP - 4*BitCount(registers);
**F5.1.138  PUSH (multiple registers)**

Push multiple registers to Stack stores multiple general-purpose registers to the stack, storing to consecutive memory locations ending just below the address in SP, and updates SP to point to the start of the stored data.

This instruction is an alias of the STMDB, STMFD instruction. This means that:

- The encodings in this description are named to match the encodings of STMDB, STMFD.
- The description of STMDB, STMFD gives the operational pseudocode for this instruction.

### A1

| 31  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

**cond** | **W** | **Rn** | **register_list**

### A1 variant

PUSH{<c>}{<q>} <registers>

is equivalent to

STMDB{<c>}{<q>} SP!, <registers>

and is the preferred disassembly when BitCount(register_list) > 1.

### T1

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 0   | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1   | 1   | 1   | 0   | 1   | 0   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | M   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

**cond** | **W** | **Rn** | **register_list<13>**

### T1 variant

PUSH{<c>}.W <registers> // All registers in R0-R7, LR

is equivalent to

STMDB{<c>}{<q>} SP!, <registers>

and is the preferred disassembly when BitCount(M:register_list) > 1.

PUSH{<c>}{<q>} <registers>

is equivalent to

STMDB{<c>}{<q>} SP!, <registers>

and is the preferred disassembly when BitCount(M:register_list) > 1.

### Assembler symbols

- **<c>**  
  See Standard assembler syntax fields on page F2-2406.

- **<q>**  
  See Standard assembler syntax fields on page F2-2406.

- **<registers>**  
  For encoding A1: is a list of two or more registers to be stored, separated by commas and surrounded by { and }. The lowest-numbered register is stored to the lowest memory address, through to the highest-numbered register to the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413. The SP and PC can be in the list. However:
  - ARM deprecates the use of instructions that include the PC in the list.
• If the SP is in the list, and it is not the lowest-numbered register in the list, the instruction stores an UNKNOWN value for the SP.

For encoding T1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The lowest-numbered register is stored to the lowest memory address, through to the highest-numbered register to the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413. The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain the LR. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0.

**Operation for all encodings**

The description of STMDB, STMFD gives the operational pseudocode for this instruction.
F5.1.139  PUSH (single register)

Push Single Register to Stack stores a single general-purpose register to the stack, storing to the 32-bit word below the address in SP, and updates SP to point to the start of the stored data.

This instruction is an alias of the STR (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of STR (immediate).
- The description of STR (immediate) gives the operational pseudocode for this instruction.

Pre-indexed variant

PUSH{<c>}{<q>} <single_register_list>

is equivalent to

STR{<c>}{<q>} <Rt>, [SP, #-4]!

and is always the preferred disassembly.

Pre-indexed variant

PUSH{<c>}{<q>} <single_register_list> // Standard syntax

is equivalent to

STR{<c>}{<q>} <Rt>, [SP, #-4]!

and is always the preferred disassembly.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<single_register_list>`
  - Is the general-purpose register `<Rt>` to be stored surrounded by `{ and `}`.
- `<Rt>`
  - For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.
  - For encoding T4: is the general-purpose register to be transferred, encoded in the "Rt" field.

Operation for all encodings

The description of STR (immediate) gives the operational pseudocode for this instruction.
F5.1.140  QADD

Saturating Add adds two register values, saturates the result to the 32-bit signed integer range -2^{31} to (2^{31} - 1), and writes the result to the destination register. If saturation occurs, it sets PSTATE.Q to 1.

A1

\[
\begin{array}{ccccccccccccc}
0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

A1 variant

QADD{<c>}{<q>} {<Rd>,} <Rm>, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 \) || \( n == 15 \) || \( m == 15 \) then UNPREDICTABLE;

T1

\[
\begin{array}{ccccccccccccc}
1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

T1 variant

QADD{<c>}{<q>} {<Rd>,} <Rm>, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 \) || \( n == 15 \) || \( m == 15 \) then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<\text{c}> \quad \text{See Standard assembler syntax fields on page F2-2406.}

<\text{q}> \quad \text{See Standard assembler syntax fields on page F2-2406.}

<Rd> \quad \text{Is the general-purpose destination register, encoded in the "Rd" field.}

<Rm> \quad \text{Is the first general-purpose source register, encoded in the "Rm" field.}

<Rn> \quad \text{Is the second general-purpose source register, encoded in the "Rn" field.}

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  \((R[d], \text{sat}) = \text{SignedSatQ}(\text{SInt}(R[m]) + \text{SInt}(R[n]), 32);
  \)
  if sat then
    PSTATE.Q = '1';

F5.1.141 QADD16

Saturating Add 16 performs two 16-bit integer additions, saturates the results to the 16-bit signed integer range $-2^{15} \leq x \leq 2^{15} - 1$, and writes the results to the destination register.

**A1**

```
| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !111 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | Rn | Rd | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Rm |
| cond |
```

**A1 variant**

```
QADD16{<c>}{<q>}{<Rd>,} <Rn>, <Rm>
```

**Decode for this encoding**

```
d = Uint(Rd);  n = Uint(Rn);  m = Uint(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
```

**T1**

```
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | Rn | 1 | 1 | 1 | 1 | Rd | 0 | 0 | 0 | 1 | Rm |
```

**T1 variant**

```
QADD16{<c>}{<q>}{<Rd>,} <Rn>, <Rm>
```

**Decode for this encoding**

```
d = Uint(Rd);  n = Uint(Rn);  m = Uint(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

```
if ConditionPassed() then
  EncodingSpecificOperations();
  sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
```
sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
R[d]<15:0> = SignedSat(sum1, 16);
R[d]<31:16> = SignedSat(sum2, 16);
F5.1.142  QADD8

Saturating Add 8 performs four 8-bit integer additions, saturates the results to the 8-bit signed integer range \(-2^7 \leq x \leq 2^7 - 1\), and writes the results to the destination register.

A1

A1 variant

QADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

T1 variant

QADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<
Is the general-purpose destination register, encoded in the "Rd" field.

<
Is the first general-purpose source register, encoded in the "Rn" field.

<
Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
    sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
    sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
sum4 = SInt(R[n]<31:24>) + SInt(R[m]<31:24>);
R[d]<7:0>  = SignedSat(sum1, 8);
R[d]<15:8> = SignedSat(sum2, 8);
R[d]<23:16> = SignedSat(sum3, 8);
R[d]<31:24> = SignedSat(sum4, 8);
F5.1.143  QASX

Saturating Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer addition and one 16-bit subtraction, saturates the results to the 16-bit signed integer range \(-2^{15} \leq x \leq 2^{15} - 1\), and writes the results to the destination register.

**A1**

```
|cond| !1| 0| 1| 1| 0| 0| 1| 0|
```

**A1 variant**

QASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 \lor n == 15 \lor m == 15\) then UNPREDICTABLE;

**T1**

```
|cond| 1| 1| 1| 1| 1| 0| 1| 0| 0| 1| 0|
```

**T1 variant**

QASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 \lor n == 15 \lor m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then

    EncodingSpecificOperations();
    diff = SInt(R[n]<15:0>) - SInt(R[m]<31:16>);
\[
\begin{align*}
\text{sum} &= \text{SInt}(R[n]<31:16>) + \text{SInt}(R[m]<15:0>);
\text{R}[d]<15:0> &= \text{SignedSat}(\text{diff}, 16);
\text{R}[d]<31:16> &= \text{SignedSat}(\text{sum}, 16);
\end{align*}
\]
F5.1.144   QDADD

Saturating Double and Add adds a doubled register value to another register value, and writes the result to the destination register. Both the doubling and the addition have their results saturated to the 32-bit signed integer range \(-2^{31} \leq x \leq 2^{31} - 1\). If saturation occurs in either operation, it sets PSTATE.Q to 1.

A1

\[
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
\hline
|   !=1111 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Rn | Rd | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Rm |
\hline
\end{array}
\]

cond

A1 variant

QDADD{<c>}{<q>}{<Rd>,}{Rm}, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
\[\text{if } d == 15 \quad || \quad n == 15 \quad || \quad m == 15 \text{ then UNPREDICTABLE;}
\]

T1

\[
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
\hline
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | Rn | 1 | 1 | 1 | Rd | 1 | 0 | 1 | 0 | 1 | Rm |
\hline
\end{array}
\]

T1 variant

QDADD{<c>}{<q>}{<Rd>,}{Rm}, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
\[\text{if } d == 15 \quad || \quad n == 15 \quad || \quad m == 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- <c>        See Standard assembler syntax fields on page F2-2406.
- <q>        See Standard assembler syntax fields on page F2-2406.
- <Rd>       Is the general-purpose destination register, encoded in the "Rd" field.
- <Rm>       Is the first general-purpose source register, encoded in the "Rm" field.
- <Rn>       Is the second general-purpose source register, encoded in the "Rn" field.

Operation for all encodings

\[
\text{if } \text{ConditionPassed()} \text{ then}
\quad \text{EncodingSpecificOperations();}
\quad \text{(doubled, sat1)} = \text{SignedSatQ}(2 \ast \text{SInt}(R[n]), 32);
\]
(R[d], sat2) = SignedSatQ(SInt(R[m]) + SInt(doubled), 32);
if sat1 || sat2 then
  PSTATE.Q = '1';
F5.1.145 QDSUB

Saturating Double and Subtract subtracts a doubled register value from another register value, and writes the result to the destination register. Both the doubling and the subtraction have their results saturated to the 32-bit signed integer range \(-2^{31} <= x <= 2^{31} - 1\). If saturation occurs in either operation, it sets PSTATE.Q to 1.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 | 16|15 | 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|---------------|---------------|---|----|----|----|----|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Rn | Rd | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Rm |

cond

A1 variant

QDSUB{<c>}{<q>} {<Rd>,} <Rm>, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
\[
\text{if } d == 15 \text{ || } n == 15 \text{ || } m == 15 \text{ then UNPREDICTABLE;}
\]

T1

| 15 | 14 13 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 14 13 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|---------|--------|---|---|---|---|---|---|---|---|---------|--------|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Rn | 1 | 1 | 1 | Rd | 1 | 0 | 1 | 1 | Rm |

T1 variant

QDSUB{<c>}{<q>} {<Rd>,} <Rm>, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
\[
\text{if } d == 15 \text{ || } n == 15 \text{ || } m == 15 \text{ then UNPREDICTABLE;} \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<

See Standard assembler syntax fields on page F2-2406.

>

See Standard assembler syntax fields on page F2-2406.

<Rd>

Is the general-purpose destination register, encoded in the "Rd" field.

<Rm>

Is the first general-purpose source register, encoded in the "Rm" field.

<Rn>

Is the second general-purpose source register, encoded in the "Rn" field.

Operation for all encodings

\[
\text{if } \text{ConditionPassed()} \text{ then}
\]
\[
\text{EncodingSpecificOperations();}
\]
\[
\text{(doubled, sat1) = SignedSatQ(2 * SInt(R[n]), 32);}
\]
(R[d], sat2) = SignedSatQ(SInt(R[m]) - SInt(doubled), 32);
if sat1 || sat2 then
  PSTATE.Q = '1';
F5.1.146   QSAX

Saturating Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer subtraction and one 16-bit addition, saturates the results to the 16-bit signed integer range $-2^{15} \leq x \leq 2^{15} - 1$, and writes the results to the destination register.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19| 16|15 |12|11 10 9 |8 |7 6 5 4 |3 |0 |
|----|----|----------------|----------------|----|----|--|---|--|---|--|--|--|--|--|--|--|--|--|--|
| !=1111 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Rn | 0 | Rd | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | Rm |

A1 variant

QSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 || n == 15 || m == 15 \) then UNPREDICTABLE;

T1

| 15 | 14 | 13 | 12|11 10 9 |8 |7 6 5 4 |3 |0 |
|----|----|----|----|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | Rn | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | Rm |

T1 variant

QSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 || n == 15 || m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

\[
\text{if ConditionPassed()} \quad \text{then}\]

\[
\begin{align*}
\text{EncodingSpecificOperations();} \\
\text{sum} & = \text{SInt}(R[n]<15:0>) + \text{SInt}(R[m]<31:16>);
\end{align*}
\]
\[ \text{diff} = \text{SInt}(R[n]<31:16>) - \text{SInt}(R[m]<15:0>); \]
\[ R[d]<15:0> = \text{SignedSat}(\text{sum}, 16); \]
\[ R[d]<31:16> = \text{SignedSat}(\text{diff}, 16); \]
F5.1.147 QSUB

Saturating Subtract subtracts one register value from another register value, saturates the result to the 32-bit signed integer range \(-2^{31} \leq x \leq 2^{31} - 1\), and writes the result to the destination register. If saturation occurs, it sets PSTATE.Q to 1.

A1

|31|28|27|26|25|24|23|22|21|20|19|16|15|12|11|10|9|8|7|6|5|4|3|0|
|!=1111|0|0|0|1|0|1|0|Rn|Rd|0|0|0|0|0|0|0|1|0|1|Rm|

**A1 variant**

QSUB{<c>}{<q>} {<Rd>,} <Rm>, <Rn>

*Decode for this encoding*

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);\]
\[\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE;}\]

T1

|15|14|13|12|11|10|9|8|7|6|5|4|3|0|15|14|13|12|11|8|7|6|5|4|3|0|
|1|1|1|1|0|1|0|0|Rn|1|1|1|1|Rd|1|0|1|0|Rm|

**T1 variant**

QSUB{<c>}{<q>} {<Rd>,} <Rm>, <Rn>

*Decode for this encoding*

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);\]
\[\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13}\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>` Is the first general-purpose source register, encoded in the "Rm" field.
- `<Rn>` Is the second general-purpose source register, encoded in the "Rn" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    \( (R[d], \text{sat}) = \text{SignedSatQ}(\text{SInt}(R[m]) - \text{SInt}(R[n]), 32) \);
    if sat then
        PSTATE.Q = '1';
F5.1.148 QSUB16

Saturating Subtract 16 performs two 16-bit integer subtractions, saturates the results to the 16-bit signed integer range \(-2^{15} \leq x \leq 2^{15} - 1\), and writes the results to the destination register.

A1

\[
\begin{array}{c|cccc|cccc|cccc|cccc|c}
\hline
!=1111 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & Rn & Rd & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & Rm \\
\end{array}
\]

cond

A1 variant

QSUB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
if \(d == 15 \quad || \quad n == 15 \quad || \quad m == 15\) then UNPREDICTABLE;

T1

\[
\begin{array}{c|cccc|cccc|cccc|cccc|cccc|c}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 14 & 13 & 12 & 11 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
\hline
1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & Rd & 0 & 0 & 0 & 1 & Rm \\
\end{array}
\]

T1 variant

QSUB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
if \(d == 15 \quad || \quad n == 15 \quad || \quad m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rd>** Is the general-purpose destination register, encoded in the "Rd" field.
- **<Rn>** Is the first general-purpose source register, encoded in the "Rn" field.
- **<Rm>** Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then

EncodingSpecificOperations();

diff1 = SInt(R[n]<15:0>) - SInt(R[m]<15:0>);
diff2 = SInt(R[n]<31:16>) - SInt(R[m]<31:16>);
R[d]<15:0> = SignedSat(diff1, 16);
R[d]<31:16> = SignedSat(diff2, 16);
F5.1.149   QSUB8

Saturating Subtract 8 performs four 8-bit integer subtractions, saturates the results to the 8-bit signed integer range \(-27 \leq x \leq 27 - 1\), and writes the results to the destination register.

A1

| 31 | 28|27|26|25|24|23|22|21|20|19|16|15|12|11|10| 9| 8| 7| 6| 5| 4| 3| 0 |
| ![](0x00000000) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Rn |
| cond |

**A1 variant**

QSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

if \( d = 15 \) \( \cap \) \( n = 15 \) \( \cap \) \( m = 15 \) then UNPREDICTABLE;

T1

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Rn |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Rd |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Rm |

**T1 variant**

QSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

if \( d = 15 \) \( \cap \) \( n = 15 \) \( \cap \) \( m = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<\textit{c}>   See Standard assembler syntax fields on page F2-2406.

<\textit{q}>   See Standard assembler syntax fields on page F2-2406.

<\textit{Rd}> Is the general-purpose destination register, encoded in the "Rd" field.

<\textit{Rn}> Is the first general-purpose source register, encoded in the "Rn" field.

<\textit{Rm}> Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then

  EncodingSpecificOperations();

  \[ \text{diff1} = \text{SInt}(R[n]_{<7:8>}) - \text{SInt}(R[m]_{<7:8>}); \]

  \[ \text{diff2} = \text{SInt}(R[n]_{<15:8>}) - \text{SInt}(R[m]_{<15:8>}); \]

  \[ \text{diff3} = \text{SInt}(R[n]_{<23:16>}) - \text{SInt}(R[m]_{<23:16>}); \]
diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
R[d]<7:0>   = SignedSat(diff1, 8);
R[d]<15:8>  = SignedSat(diff2, 8);
R[d]<23:16> = SignedSat(diff3, 8);
R[d]<31:24> = SignedSat(diff4, 8);
F5.1.150   RBIT

Reverse Bits reverses the bit order in a 32-bit register.

A1

\begin{verbatim}
[31 28 26 25 24 23 22 21 20 | 19 18 17 16 15 12 | 11 10 9 8 7 6 5 4 3 | 0 |]
cond = 1111 0 1 1 0 1 1 1 1 (1) (1) (1) (1) Rd
| (1) (1) (1) (1) 0 0 1 1 | Rm
\end{verbatim}

A1 variant

RBIT{<c>}{<q>} <Rd>, <Rm>

\textbf{Decode for this encoding}

\begin{verbatim}
d = UInt(Rd);  m = UInt(Rm);
if d == 15 || m == 15 then UNPREDICTABLE;
\end{verbatim}

T1

\begin{verbatim}
|15 14 13 12 | 11 10 9 8 7 6 5 4 3 | 0 |15 14 13 12 | 11 8 7 6 5 4 3 | 0 |]
cond = 1 1 1 1 0 1 0 0 1 0 | 1 1 1 | Rn
| 1 1 1 1  | Rd
| 1 0 1 0 | Rm
\end{verbatim}

T1 variant

RBIT{<c>}{<q>} <Rd>, <Rm>

\textbf{Decode for this encoding}

\begin{verbatim}
d = UInt(Rd);  m = UInt(Rm);  n = UInt(Rn);
if m != n || d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
\end{verbatim}

\textbf{CONSTRAINED UNPREDICTABLE behavior}

If \( m \neq n \), then one of the following behaviors must occur:

\begin{itemize}
  \item The instruction is UNDEFINED.
  \item The instruction executes as NOP.
  \item The instruction executes with the additional decode: \( m = UInt(Rn) \).
  \item The instruction executes with the additional decode: \( m = UInt(Rm) \).
  \item The value in the destination register is UNKNOWN.
\end{itemize}

\textbf{Notes for all encodings}

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

\textbf{Assembler symbols}

\begin{itemize}
  \item <c>  See Standard assembler syntax fields on page F2-2406.
  \item <q>  See Standard assembler syntax fields on page F2-2406.
  \item <Rd> Is the general-purpose destination register, encoded in the "Rd" field.
\end{itemize}
<Rm> For encoding A1: is the general-purpose source register, encoded in the "Rm" field.
For encoding T1: is the general-purpose source register, encoded in the "Rm" field. It must be encoded with an identical value in the "Rn" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    bits(32) result;
    for i = 0 to 31
        result<31-i> = R[m]<i>;
    R[d] = result;
```

F5.1.151   REV

Byte-Reverse Word reverses the byte order in a 32-bit register.

A1

| 31 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |
|-----|--------|--------|--------|-----|--------|--------|------|
|     | 1 1 1 0 1 0 1 1 | (1) (1) (1) (1) | Rd | (1) (1) (1) (1) | 0 0 1 1 | Rm |

cond

A1 variant

REV{<c>}{<q>} <Rd>, <Rm>

Decode for this encoding

d = UInt(Rd);  m = UInt(Rm);
if d == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1</td>
<td>1 0 0 0</td>
<td>Rm</td>
<td>Rd</td>
</tr>
</tbody>
</table>

T1 variant

REV{<c>}{<q>} <Rd>, <Rm>

Decode for this encoding

d = UInt(Rd);  m = UInt(Rm);

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>4 3</th>
<th>0</th>
<th>15 14 13 12</th>
<th>11 8</th>
<th>7 6 5</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 0 1 0</td>
<td>0 0 1</td>
<td>Rn</td>
<td>1 1 1 1</td>
<td>Rd</td>
<td>1 0 0 0</td>
<td>Rm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T2 variant

REV{<c>}.W <Rd>, <Rm>  // <Rd>, <Rm> can be represented in T1
REV{<c>}{<q>} <Rd>, <Rm>

Decode for this encoding

d = UInt(Rd);  m = UInt(Rm);  n = UInt(Rn);
if m != n || d == 15 || m == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

CONSTRAINED UNPREDICTABLE behavior

If m != n, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: m = UInt(Rn);
• The instruction executes with the additional decode: \( m = \text{UInt}(Rm) \).
• The value in the destination register is \text{UNKNOWN}.

Notes for all encodings

For more information about the \text{CONSTRAINED UNPREDICTABLE} behavior of this instruction, see Appendix K1 \textit{Architectural Constraints on UNPREDICTABLE behaviors}.

Assembler symbols

\(<c>\) See \textit{Standard assembler syntax fields} on page F2-2406.

\(<q>\) See \textit{Standard assembler syntax fields} on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rm>\) For encoding A1 and T1: is the general-purpose source register, encoded in the "Rm" field.

For encoding T2: is the general-purpose source register, encoded in the "Rm" field. It must be encoded with an identical value in the "Rn" field.

Operation for all encodings

\[
\text{if } \text{ConditionPassed}() \text{ then}
\begin{align*}
\text{EncodingspecificOperations();}
\text{bits(32) result;}
\text{result<31:24> = R[m]<7:0>;}
\text{result<23:16> = R[m]<15:8>;}
\text{result<15:8> = R[m]<23:16>;}
\text{result<7:0> = R[m]<31:24>;}
\text{R[d] = result;}
\end{align*}
\]
F5.1.152   REV16

Byte-Reverse Packed Halfword reverses the byte order in each 16-bit halfword of a 32-bit register.

A1

[31 28 27 26 25 24 | 23 22 21 20 | 19 18 17 16 | 15 | 12 | 11 10 9 8 | 7 6 5 4 | 3 0 ]

cond

A1 variant

REV16{c}{q} <Rd>, <Rm>

Decode for this encoding

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \]
\[ \text{if } d == 15 || m == 15 \text{ then UNPREDICTABLE;} \]

T1

[15 14 13 12 | 11 10 9 8 | 7 6 5 | 3 2 0 ]

T1 variant

REV16{c}{q} <Rd>, <Rm>

Decode for this encoding

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \]

T2

[15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 0 | 15 14 13 12 | 11 8 7 6 5 4 3 0 ]

T2 variant

REV16{c}.W <Rd>, <Rm> // <Rd>, <Rm> can be represented in T1
REV16{c}{q} <Rd>, <Rm>

Decode for this encoding

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ n = \text{UInt}(Rn); \]
\[ \text{if } m != n || d == 15 || m == 15 \text{ then UNPREDICTABLE;} // ARMv8-A removes UNPREDICTABLE for R13 \]

CONSTRAINED UNPREDICTABLE behavior

If \( m != n \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: \( m = \text{UInt}(Rn); \)
• The instruction executes with the additional decode: \( m = \text{UInt(Rm)} \).
• The value in the destination register is \text{UNKNOWN}.

\textbf{Notes for all encodings}

For more information about the \text{CONSTRAINED UNPREDICTABLE} behavior of this instruction, see Appendix K1 \textit{Architectural Constraints on UNPREDICTABLE behaviors}.

\textbf{Assembler symbols}

\(<\text{c}>\) See \textit{Standard assembler syntax fields} on page F2-2406.

\(<\text{q}>\) See \textit{Standard assembler syntax fields} on page F2-2406.

\(<\text{Rd}>>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<\text{Rm}>>\) For encoding A1 and T1: is the general-purpose source register, encoded in the "Rm" field.

For encoding T2: is the general-purpose source register, encoded in the "Rm" field. It must be encoded with an identical value in the "Rn" field.

\textbf{Operation for all encodings}

\begin{verbatim}
if ConditionPassed() then
    EncodingSpecificOperations();
    bits(32) result;
    result<31:24> = R[m]<23:16>;
    result<23:16> = R[m]<31:24>;
    result<15:8>  = R[m]<7:0>;
    result<7:0>   = R[m]<15:8>;
    R[d] = result;
\end{verbatim}
F5.1.153 REVSH

Byte-Reverse Signed Halfword reverses the byte order in the lower 16-bit halfword of a 32-bit register, and sign-extends the result to 32 bits.

A1

```
|31| 28| 27| 26| 25| 24| 23| 22| 21| 20| 19| 18| 17| 16| 15| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  2|  1|  0|
| 1|  1|  1|  0|  1|  1|  1|  1|  1|  1|  1|  1|  1|  1|  1|  1|  0|  1|  0|  1|  1|  Rm |  Rd |
```

A1 variant

REVSH{<c>}{<q>} <Rd>, <Rm>

**Decode for this encoding**

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \]
\[\text{if } d = 15 \quad \text{or} \quad m = 15 \text{ then UNPREDICTABLE;}\]

T1

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

T1 variant

REVSH{<c>}{<q>} <Rd>, <Rm>

**Decode for this encoding**

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm});\]

T2

```
|15| 14| 13| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  0| 15| 14| 13| 12| 11|  8|  7|  6|  5|  4|  3|  0|
| 1|  1|  1|  1|  0|  1|  0|  1|  0|  1|  Rn | 1 1 1 1|  Rd | 1 0 1 1|  Rm |
```

T2 variant

REVSH{<c>}.W <Rd>, <Rm> // <Rd>, <Rm> can be represented in T1
REVSH{<c>}{<q>} <Rd>, <Rm>

**Decode for this encoding**

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad n = \text{UInt}(\text{Rn}); \]
\[\text{if } m = n \quad \text{or} \quad d = 15 \quad \text{or} \quad m = 15 \text{ then UNPREDICTABLE;} \quad \text{// ARMv8-A removes UNPREDICTABLE for R13}

**CONSTRAINED UNPREDICTABLE behavior**

If \( m \neq n \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
• The instruction executes with the additional decode: \( m = \text{UInt}(Rn); \)
• The instruction executes with the additional decode: \( m = \text{UInt}(Rm); \)
• The value in the destination register is \text{UNKNOWN}.

Notes for all encodings
For more information about the \text{CONSTRAINED UNPREDICTABLE} behavior of this instruction, see Appendix K1 \textit{Architectural Constraints on UNPREDICTABLE behaviors}.

Assembler symbols

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.
- \(<Rm>\) For encoding A1 and T1: is the general-purpose source register, encoded in the "Rm" field.
  For encoding T2: is the general-purpose source register, encoded in the "Rm" field. It must be encoded with an identical value in the "Rn" field.

Operation for all encodings

\[
\text{if } \text{ConditionPassed}() \text{ then} \\
\quad \text{EncodingSpecificOperations();} \\
\quad \text{bits(32) result;} \\
\quad \text{result}<31:8> = \text{SignExtend}(R[m]<7:0>, 24); \\
\quad \text{result}<7:0> = R[m]<15:8>; \\
\quad R[d] = \text{result}; \\
\]

F5.1.154  RFE, RFEDA, RFEDB, RFEIA, RFEIB

Return From Exception loads two consecutive memory locations using an address in a base register:

- The word loaded from the lower address is treated as an instruction address. The PE branches to it.
- The word loaded from the higher address is used to restore PSTATE. This word must be in the format of an SPSR.

An address adjusted by the size of the data loaded can optionally be written back to the base register.

The PE checks the value of the word loaded from the higher address for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.

RFE is UNDEFINED in Hyp mode and CONSTRAINED UNPREDICTABLE in User mode.

A1

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 0 & P & U & 0 & W & 1 & Rn & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{array}
\]

Decrement After variant

Applies when \( P == 0 \) \&\& \( U == 0 \).

\[
\text{RFEDA}\{<c>{<q>}\} <Rn>\{!\}
\]

Decrement Before variant

Applies when \( P == 1 \) \&\& \( U == 0 \).

\[
\text{RFEDB}\{<c>{<q>}\} <Rn>\{!\}
\]

Increment After variant

Applies when \( P == 0 \) \&\& \( U == 1 \).

\[
\text{RFEIA}\{<c>{<q>}\} <Rn>\{!\}
\]

Increment Before variant

Applies when \( P == 1 \) \&\& \( U == 1 \).

\[
\text{RFEIB}\{<c>{<q>}\} <Rn>\{!\}
\]

Decode for all variants of this encoding

\[
n = \text{UInt}(Rn); \\
wback = (W == '1'); \quad \text{increment} = (U == '1'); \quad \text{wordhigher} = (P == U); \\
\text{if} \ n == 15 \ \text{then UNPREDICTABLE;}
\]

T1

\[
\begin{array}{cccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & W & 1 & Rn & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{array}
\]

T1 variant

\[
\text{RFEDB}\{<c>{<q>}\} <Rn>\{!\} \ // \ Outside \ or \ last \ in \ IT \ block
\]
Decode for this encoding

\[ n = \text{UInt}(Rn); \quad wback = (W == '1'); \quad \text{increment} = \text{FALSE}; \quad \text{wordhigher} = \text{FALSE}; \]
if \( n == 15 \) then UNPREDICTABLE;
if \text{InITBlock()} \&\& \text{!LastInITBlock()} then UNPREDICTABLE;

T2

\[
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
\]

| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | W | 1 | \text{Rn} | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

T2 variant

RFE\{IA\}{<c>}{<q>} <Rn>{!} // Outside or last in IT block

Decode for this encoding

\[ n = \text{UInt}(Rn); \quad wback = (W == '1'); \quad \text{increment} = \text{TRUE}; \quad \text{wordhigher} = \text{FALSE}; \]
if \( n == 15 \) then UNPREDICTABLE;
if \text{InITBlock()} \&\& \text{!LastInITBlock()} then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\text{IA} \quad \text{For encoding A1: is an optional suffix to indicate the Increment After variant.}
\text{For encoding T2: is an optional suffix for the Increment After form.}
\text{<c>} \quad \text{For encoding A1: see Standard assembler syntax fields on page F2-2406.}<c> must be AL or omitted.\text{For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.}
\text{<q>} \quad \text{See Standard assembler syntax fields on page F2-2406.}
\text{<Rn>} \quad \text{Is the general-purpose base register, encoded in the "$Rn" field.}
\text{!} \quad \text{The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "$W" field as 1, otherwise this field defaults to 0.}

RFEFA, RFEEA, RFEFD, and RFEED are pseudo-instructions for RFEDA, RFEDB, RFEIA, and RFEIB respectively, referring to their use for popping data from Full Ascending, Empty Ascending, Full Descending, and Empty Descending stacks.

Operation for all encodings

\text{if ConditionPassed() then}
  \text{EncodingSpecificOperations();}
\text{if PSTATE.EL == EL2 then}
  \text{UNDEFINED;}
\text{elsif PSTATE.EL == EL0 then}
  \text{UNPREDICTABLE; // UNDEFINED or NOP}
\text{else}
  \text{address = if increment then } R[n]\text{ else } R[n]-8;
  \text{if wordhigher then address = address}+4;
  \text{new_pc_value = MemA[address}]\text{+4};
  \text{spsr = MemA[address+4,4];}
  \text{if wback then } R[n] = \text{if increment then } R[n]+8\text{ else } R[n]-8;
  \text{AArch32.ExceptionReturn(new_pc_value, spsr);}
CONSTRAINED UNPREDICTABLE behavior

If PSTATE.EL == EL0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
F5.1.155  ROR (immediate)

Rotate Right (immediate) provides the value of the contents of a register rotated by a constant value. The bits that are rotated off the right end are inserted into the vacated bit positions on the left.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

A1

![Instruction Format](image)

**MOV, shift or rotate by value variant**

ROR{<c>}{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR #<imm>

and is always the preferred disassembly.

T3

![Instruction Format](image)

**MOV, shift or rotate by value variant**

Applies when !(imm3 == 000 && imm2 == 00).

ROR{<c>}{<q>} {<Rd>,} <Rm>, #<imm>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR #<imm>

and is always the preferred disassembly.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293. For encoding T3: is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>` For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated. For encoding T3: is the general-purpose source register, encoded in the "Rm" field.
For encoding A1: is the shift amount, in the range 1 to 31, encoded in the "imm5" field.
For encoding T3: is the shift amount, in the range 1 to 31, encoded in the "imm3:imm2" field.

**Operation for all encodings**

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.156 ROR (register)

Rotate Right (register) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

### A1

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Memory | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | (0) | (0) | (0) | Rd | Rs | 0 | 1 | 1 | 1 | Rm |
| cond | S | type |

**Not flag setting variant**

ROR{<c>}{<q>} {<Rd>,} <Rm>, <Rs>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR <Rs>

and is always the preferred disassembly.

### T1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | Rs | Rdm |
| op |

**Rotate right variant**

ROR{<c>}{<q>} {<Rdm>,} <Rdm>, <Rs> // Inside IT block

is equivalent to

MOV{<c>}{<q>} <Rdm>, <Rdm>, ROR <Rs>

and is the preferred disassembly when InITBlock().

### T2

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rm</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rs</td>
<td></td>
</tr>
<tr>
<td>type</td>
<td>S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Not flag setting variant**

ROR{<c>}.W {<Rd>,} <Rm>, <Rs> // Inside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR <Rs>
and is always the preferred disassembly.

ROR{<c>}{<q>} {<Rd>,} <Rm>, <Rs>
is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR <Rs>

and is always the preferred disassembly.

**Assembler symbols**

- `<c>`: See *Standard assembler syntax fields on page F2-2406*.
- `<q>`: See *Standard assembler syntax fields on page F2-2406*.
- `<Rdm>`: Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- `<Rd>`: Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>`: Is the first general-purpose source register, encoded in the "Rm" field.
- `<Rs>`: Is the second general-purpose source register holding a rotate amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
RORS (immediate)

Rotate Right, setting flags (immediate) provides the value of the contents of a register rotated by a constant value. The bits that are rotated off the right end are inserted into the vacated bit positions on the left.

If the destination register is not the PC, this instruction updates the condition flags based on the result.

The field descriptions for \( \langle Rd \rangle \) identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The PE branches to the address written to the PC, and restores PSTATE from SPSR\_<current\_mode>.
- The PE checks SPSR\_<current\_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
- The instruction is UNDEFINED in Hyp mode.
- The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{cccccccccc}
\hline
\text{cond} & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & \text{Rd} & 1 & 1 & 0 & 1 & \text{Rm} & 1 & 1 & \text{imm5} & \text{type} \\
\end{array}
\]

**MOVES, shift or rotate by value variant**

RORS\{<c>\}{<q>} \{<Rd>,} \{<Rm>, #<imm>

is equivalent to

MOVES\{<c>\}{<q>} \{<Rd>,} \{<Rm>, ROR #<imm>

and is always the preferred disassembly.

T3

\[
\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 14 & 12 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
\hline
1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & \text{imm3} & \text{Rd} & \text{imm2} & 1 & 1 & \text{Rm} & \text{type} \\
\end{array}
\]

**MOVES, shift or rotate by value variant**

Applies when \(!(\text{imm3} == 000 \&\& \text{imm2} == 00)\).

RORS\{<c>\}{<q>} \{<Rd>,} \{<Rm>, #<imm>

is equivalent to

MOVES\{<c>\}{<q>} \{<Rd>,} \{<Rm>, ROR #<imm>

and is always the preferred disassembly.

**Assembler symbols**

\(<c>\) See Standard assembler syntax fields on page F2-2406.
See *Standard assembler syntax fields* on page F2-2406.

**<Rd>**  
For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T3: is the general-purpose destination register, encoded in the "Rd" field.

**<Rm>**
For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T3: is the general-purpose source register, encoded in the "Rm" field.

**<imm>**
For encoding A1: is the shift amount, in the range 1 to 31, encoded in the "imm5" field.

For encoding T3: is the shift amount, in the range 1 to 31, encoded in the "imm3:imm2" field.

**Operation for all encodings**

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.158   RORS (register)

Rotate Right, setting flags (register) provides the value of the contents of a register rotated by a variable number of bits, and updates the condition flags based on the result. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The variable number of bits is read from the bottom byte of a register.

This instruction is an alias of the MOV, MOVS (register-shifted register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register-shifted register).
- The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.

A1

| 31 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|
| !=111 | 0 0 0 1 1 | 0 1 1 |(0)(0)(0)(0)| Rd | Rs | 0 | 1 | 1 | 1 | Rm |

Flag setting variant

RORS{<c>}{<q>} {<Rd>}, {<Rm>}, <Rs>
is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR <Rs>

and is always the preferred disassembly.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Rotate right variant

RORS{<q>} {<Rdm>}, <Rdm>, <Rs> // Outside IT block

is equivalent to

MOV{<q>} <Rdm>, <Rdm>, ROR <Rs>

and is the preferred disassembly when !InITBlock().

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Flag setting variant

RORS.W {<Rd>}, {<Rm>, <Rs>} // Outside IT block, and <Rd>, <Rm>, <type>, <Rs> can be represented in T1

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, ROR <Rs>
and is always the preferred disassembly.

\[ \text{RORS} \{<c>\} \{<q>\} \{<Rd>,\} <Rm>, <Rs> \]

is equivalent to

\[ \text{MOVS} \{<c>\} \{<q>\} <Rd>, <Rm>, \text{ROR} <Rs> \]

and is always the preferred disassembly.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rdm>` Is the first general-purpose source register and the destination register, encoded in the "Rdm" field.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rm>` Is the first general-purpose source register, encoded in the "Rm" field.
- `<Rs>` Is the second general-purpose source register holding a rotate amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation for all encodings**

The description of MOV, MOVS (register-shifted register) gives the operational pseudocode for this instruction.
F5.1.159 RRX

Rotate Right with Extend provides the value of the contents of a register shifted right by one place, with the Carry flag shifted into bit[31].

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

• The encodings in this description are named to match the encodings of MOV, MOVS (register).
• The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

**A1**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>! = 1111 0 0 0 1 1 0 1</td>
<td>0</td>
<td>(0) (0) (0) (0)</td>
<td>Rd 0 0 0 0 0 1 1 0</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td>S</td>
<td>imm5</td>
<td>type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**MOV, rotate right with extend variant**

RRX{<c>}{<q>} {<Rd>,} <Rm>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, RRX

and is always the preferred disassembly.

**T3**

| 15 14 13 12 | 11 10 9 | 8 | 7 6 5 | 4 | 3 | 1 1 0 0 1 0 | 0 0 1 0 | 1 1 1 1 | 0 | Rd 0 0 1 1 | Rm |
|--------------|--------|---|------|---|---|------|---|------|---|---|---|---|---|---|---|
| S | imm3 | imm2 | type |

**MOV, rotate right with extend variant**

RRX{<c>}{<q>} {<Rd>,} <Rm>

is equivalent to

MOV{<c>}{<q>} <Rd>, <Rm>, RRX

and is always the preferred disassembly.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

  For encoding T3: is the general-purpose destination register, encoded in the "Rd" field.

- `<Rm>` For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

  For encoding T3: is the general-purpose source register, encoded in the "Rm" field.
Operation for all encodings

The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.
F5.1.160   RRXS

Rotate Right with Extend, setting flags provides the value of the contents of a register shifted right by one place, with the Carry flag shifted into bit[31].

If the destination register is not the PC, this instruction updates the condition flags based on the result, and bit[0] is shifted into the Carry flag.

The field descriptions for `<Rd>` identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
- The PE checks SPSR_<current_mode> for an illegal return event. See **Illegal return events from AArch32 state** on page G1-3835.
- The instruction is UNDEFINED in Hyp mode.
- The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

This instruction is an alias of the MOV, MOVS (register) instruction. This means that:

- The encodings in this description are named to match the encodings of MOV, MOVS (register).
- The description of MOV, MOVS (register) gives the operational pseudocode for this instruction.

**A1**

| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 |12|11 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----------------|----------------|----------------|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | (0) | (0) | (0) | Rd | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | Rm |
| cond | S | imm5 | type |

**MOVS, rotate right with extend variant**

RRXS{<c>}{<q>} {<Rd>,} <Rm>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, RRX

and is always the preferred disassembly.

**T3**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | Rd | 0 | 0 | 1 | 1 | Rm |
| S | imm3 | imm2 | type |

**MOVS, rotate right with extend variant**

RRXS{<c>}{<q>} {<Rd>,} <Rm>

is equivalent to

MOVS{<c>}{<q>} <Rd>, <Rm>, RRX

and is always the preferred disassembly.

**Assembler symbols**

<

See **Standard assembler syntax fields on page F2-2406.**
See *Standard assembler syntax fields* on page F2-2406.

For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. ARM deprecates using the PC as the destination register, but if the PC is used, the instruction performs an exception return, that restores `PSTATE` from `SPSR_<current_mode>`.

For encoding T3: is the general-purpose destination register, encoded in the "Rd" field.

For encoding A1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T3: is the general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

The description of `MOV, MOVs (register)` gives the operational pseudocode for this instruction.
F5.1.161  **RSB, RSBS (immediate)**

Reverse Subtract (immediate) subtracts a register value from an immediate value, and writes the result to the destination register.

If the destination register is not the PC, the RSBS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The RSB variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The RSBS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

### A1

![Binary representation](image)

**RSB variant**
Applies when S == 0.

RsB{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**RSBS variant**
Applies when S == 1.

RsBS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

\[ d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ \text{setflags} = (S == '1'); \ \text{imm32} = \text{A32ExpandImm}(\text{imm12}); \]

### T1

![Binary representation](image)

**T1 variant**

RsB{<c>}{<q>} {<Rd>,} <Rn>, #0 // Inside IT block
RsBS{<q>} {<Rd>,} <Rn>, #0 // Outside IT block

**Decode for this encoding**

\[ d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ \text{setflags} = !\text{INITBlock}(); \ \text{imm32} = \text{Zeros}(32); // \text{immediate} = \text{#0} \]
T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0 15 14</th>
<th>12</th>
<th>11 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 0 1 1 1 0</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
</tr>
</tbody>
</table>

**RSB variant**

Applies when $S = 0$.

\[
\text{RSB}<c>.W \{<Rd>,} <Rn>, #0 \ // \text{Inside IT block} \\
\text{RSB}<c>{<q>} \{<Rd>,} <Rn>, #<const>
\]

**RSBS variant**

Applies when $S = 1$.

\[
\text{RSBS}.W \{<Rd>,} <Rn>, #0 \ // \text{Outside IT block} \\
\text{RSBS}<c>{<q>} \{<Rd>,} <Rn>, #<const>
\]

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = (S == '1'); \ \text{imm32} = \text{T32ExpandImm}(i:imm3:imm8);
\text{if} \ d == 15 || n == 15 \ \text{then UNPREDICTABLE}; \ // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rd>`  For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as `<Rn>`. ARM deprecates using the PC as the destination register, but if the PC is used:
  - For the RSB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  - For the RSBS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
- `<Rn>`  For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
- `<const>`  For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
- For encoding T2: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.
Operation for all encodings

if `ConditionPassed()` then
  EncodingSpecificOperations();
  (result, nzcv) = `AddWithCarry(NOT(R[n]), imm32, '1');`
  if `d == 15` then // Can only occur for A32 encoding
    if `setflags` then
      `ALUExceptionReturn(result);`
    else
      `ALUWritePC(result);`
  else
    `R[d] = result;`
    if `setflags` then
      `PSTATE.<N,Z,C,V> = nzcv;`
F5.1.162  RSB, RSBS (register)

Reverse Subtract (register) subtracts a register value from an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the RSBS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The RSB variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The RSBS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 28 27 26 25 24 23 22 21 20 | 19 16 15 | 12 11 | 7 6 5 4 3 | 0 |
|--------------------------------|
| !=1111 | 0 0 0 0 | 1 1 | S | Rn | Rd | imm5 | type | 0 | Rm |

RSB, rotate right with extend variant

Applies when \( S == 0 \) && \( \text{imm5} == 00000 \) && type == 11.

\[ \text{RSB}\{<c>\}\{<q>\} \{<Rd>, \} <Rn>, <Rm>, \text{RRX} \]

RSB, shift or rotate by value variant

Applies when \( S == 0 \) && !(\( \text{imm5} == 00000 \) && type == 11).

\[ \text{RSB}\{<c>\}\{<q>\} \{<Rd>, \} <Rn>, <Rm> \{, \text{shift} \#\text{amount}\} \]

RSBS, rotate right with extend variant

Applies when \( S == 1 \) && \( \text{imm5} == 00000 \) && type == 11.

\[ \text{RSBS}\{<c>\}\{<q>\} \{<Rd>, \} <Rn>, <Rm>, \text{RRX} \]

RSBS, shift or rotate by value variant

Applies when \( S == 1 \) && !(\( \text{imm5} == 00000 \) && type == 11).

\[ \text{RSBS}\{<c>\}\{<q>\} \{<Rd>, \} <Rn>, <Rm> \{, \text{shift} \#\text{amount}\} \]

Decode for all variants of this encoding

\[ d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm}); \ \text{setflags} = (S == '1'); \ (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm5}); \]
RSB, rotate right with extend variant
Applies when $S == 0 \land \text{imm3} == 000 \land \text{imm2} == 00 \land \text{type} == 11$.

$\text{RSB\{<c>\}{<q>}} \{<Rd>,} <Rn>, <Rm>, \text{RRX}$

RSB, shift or rotate by value variant
Applies when $S == 0 \land \neg(\text{imm3} == 000 \land \text{imm2} == 00 \land \text{type} == 11)$.

$\text{RSB\{<c>\}{<q>}} \{<Rd>,} <Rn>, <Rm> \{, \text{<shift> #<amount>}\}$

RSBS, rotate right with extend variant
Applies when $S == 1 \land \text{imm3} == 000 \land \text{imm2} == 00 \land \text{type} == 11$.

$\text{RSBS\{<c>\}{<q>}} \{<Rd>,} <Rn>, <Rm>, \text{RRX}$

RSBS, shift or rotate by value variant
Applies when $S == 1 \land \neg(\text{imm3} == 000 \land \text{imm2} == 00 \land \text{type} == 11)$.

$\text{RSBS\{<c>\}{<q>}} \{<Rd>,} <Rn>, <Rm> \{, \text{<shift> #<amount>}\}$

Decode for all variants of this encoding
\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{setflags} = (S == '1');
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3:imm2});
\text{if} \ d == 15 \ || \ n == 15 \ || \ m == 15 \ \text{then UNPREDICTABLE}; \ // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols
\[
<\text{c}> \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]
\[
<\text{p}> \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]
\[
<\text{Rd}> \quad \text{For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \text{<Rn>}. ARM deprecates using the PC as the destination register, but if the PC is used:}
\]
\[
\begin{itemize}
  \item For the RSB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  \item For the RSBS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
\end{itemize}
\]
\[
\text{For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as \text{<Rn>}.}
\]
\[
<\text{Rn}> \quad \text{For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.}
\]
\[
<\text{q}> \quad \text{See Standard assembler syntax fields on page F2-2406.}
\]
\[
<\text{Rn}> \quad \text{For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.}
\]
For encoding T1: is the first general-purpose source register, encoded in the "Rn" field.

<Rm>
For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
For encoding T1: is the second general-purpose source register, encoded in the "Rm" field.

<shift>
Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount>
For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.
For encoding T1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(NOT(R[n]), shifted, '1');
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
F5.1.163   RSB, RSBS (register-shifted register)

Reverse Subtract (register-shifted register) subtracts a register value from a register-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

A1

| [31] | 28|27 26 25 24|23 22 21 20|19 16|15 | 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|------|---|---------------|---------------|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 0 | 0 | 0 | 1 | 1 | S | Rn | Rd | Rs | 0 | type | 1 | Rm |

Flag setting variant

Applies when S == 1.

RSBS{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, <type> <Rs>

Not flag setting variant

Applies when S == 0.

RSB{<c>}{<q>}{<Rd>,} <Rn>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad s = \text{UInt}(Rs); \]

setflags = (S == '1'); shift_t = DecodeRegShift(type);

if d == 15 || n == 15 || m == 15 || s == 15 then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)   See Standard assembler syntax fields on page F2-2406.
\(<q>\)   See Standard assembler syntax fields on page F2-2406.
\(<Rd>\)  Is the general-purpose destination register, encoded in the "Rd" field.
\(<Rn>\)  Is the first general-purpose source register, encoded in the "Rn" field.
\(<Rm>\)  Is the second general-purpose source register, encoded in the "Rm" field.
\(<type>\) Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

<table>
<thead>
<tr>
<th>Shift Type</th>
<th>Type Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSL</td>
<td>00</td>
</tr>
<tr>
<td>LSR</td>
<td>01</td>
</tr>
<tr>
<td>ASR</td>
<td>10</td>
</tr>
<tr>
<td>ROR</td>
<td>11</td>
</tr>
</tbody>
</table>

\(<Rs>\)   Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  shift_n = UInt(R[s]<7:0>);
  shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
  (result, nzcv) = AddWithCarry(NOT(R[n]), shifted, '1');
  R[d] = result;
  if setflags then
    PSTATE.<N,Z,C,V> = nzcv;
**F5.1.164 RSC, RSCS (immediate)**

Reverse Subtract with Carry (immediate) subtracts a register value and the value of NOT (Carry flag) from an immediate value, and writes the result to the destination register.

If the destination register is not the PC, the RSCS variant of the instruction updates the condition flags based on the result.

The field descriptions for `<Rd>` identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The RSC variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The RSCS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

**A1**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=111</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>Rd</td>
<td>imm12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RSC variant**

Applies when `S == 0`.

*RSC{<c>}{<q>} {<Rd>,} <Rn>, #<const>*

**RSCS variant**

Applies when `S == 1`.

*RSCS{<c>}{<q>} {<Rd>,} <Rn>, #<const>*

**Decode for all variants of this encoding**

\[
\begin{align*}
    d &= \text{UInt}(Rd); \\
    n &= \text{UInt}(Rn); \\
    \text{setflags} &= (S == '1'); \\
    \text{imm32} &= \text{A32ExpandImm}(\text{imm12});
\end{align*}
\]

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as `<Rn>`. ARM deprecates using the PC as the destination register, but if the PC is used:
  - For the RSC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  - For the RSCS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
<Rn> Is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

<const> An immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, nzcv) = AddWithCarry(NOT(R[n]), imm32, PSTATE.C);
    if d == 15 then
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
F5.1.165   RSC, RSCS (register)

Reverse Subtract with Carry (register) subtracts a register value and the value of NOT (Carry flag) from an optionally-shifted register value, and writes the result to the destination register.

If the destination register is not the PC, the RSCS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The RSC variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The RSCS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

\[
\begin{array}{cccccccccccc}
31 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 16 & 15 & 12 & 11 & 7 & 6 & 5 & 4 & 3 & 0 & \mid  \\
\text{cond} & = & 111 & 0 & 0 & 0 & 1 & 1 & 1 & S & Rn & Rd & \text{imm5} & \text{type} & 0 & Rm & \\
\end{array}
\]

**RSC, rotate right with extend variant**

Applies when \( S = 0 \) \&\& \( \text{imm5} = 00000 \) \&\& \text{type} = 11.

\[ \text{RSC}\{<c>\}{<q>} \{\text{Rd},\} \text{Rn}, \text{Rm}, \text{RRX} \]

**RSC, shift or rotate by value variant**

Applies when \( S = 0 \) \&\& \(!!(\text{imm5} = 00000 \) \&\& \text{type} = 11).

\[ \text{RSC}\{<c>\}{<q>} \{\text{Rd},\} \text{Rn}, \text{Rm} \{, \text{shift} \#\text{amount}\} \]

**RSCS, rotate right with extend variant**

Applies when \( S = 1 \) \&\& \( \text{imm5} = 00000 \) \&\& \text{type} = 11.

\[ \text{RSCS}\{<c>\}{<q>} \{\text{Rd},\} \text{Rn}, \text{Rm}, \text{RRX} \]

**RSCS, shift or rotate by value variant**

Applies when \( S = 1 \) \&\& \(!!(\text{imm5} = 00000 \) \&\& \text{type} = 11).

\[ \text{RSCS}\{<c>\}{<q>} \{\text{Rd},\} \text{Rn}, \text{Rm} \{, \text{shift} \#\text{amount}\} \]

**Decode for all variants of this encoding**

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = (S == '1');
\]

\[
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm5)};
\]

**Assembler symbols**

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
<Rd>  Is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:

• For the RSC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

• For the RSCS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

<Rn>  Is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

<Rm>  Is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

<shift>  Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

<table>
<thead>
<tr>
<th>Shift Type</th>
<th>Type Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSL</td>
<td>00</td>
</tr>
<tr>
<td>LSR</td>
<td>01</td>
</tr>
<tr>
<td>ASR</td>
<td>10</td>
</tr>
<tr>
<td>ROR</td>
<td>11</td>
</tr>
</tbody>
</table>

<amount>  Is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(NOT(R[n]), shifted, PSTATE.C);
    if d == 15 then
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
    else
        if setflags then
            ALUWritePC(result);
        else
            R[d] = result;
            if setflags then
                PSTATE.<N,Z,C,V> = nzcv;
        else
            if setflags then
                ALUWritePC(result);
            else
                R[d] = result;
                if setflags then
                    PSTATE.<N,Z,C,V> = nzcv;
RSC, RSCS (register-shifted register)

Reverse Subtract (register-shifted register) subtracts a register value and the value of NOT (Carry flag) from a register-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

A1

| 31 28|27 26 25 24|23 22 21 20|19 | 16|15 | 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 0 | 0 | 1 | 1 | S | Rn | Rd | Rs | 0 | type | 1 | Rm |

Flag setting variant

Applies when $S = 1$.

RSCS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Not flag setting variant

Applies when $S = 0$.

RSC{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, <type> <Rs>

Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad s = \text{UInt}(Rs);
\]

\[
\text{setflags} = (S == '1'); \quad \text{shift}_t = \text{DecodeRegShift}(type);
\]

\[
\text{if } d == 15 \quad || \quad n == 15 \quad || \quad m == 15 \quad || \quad s == 15 \quad \text{then UNPREDICTABLE;}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.
- `<type>` Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- `<Rs>` Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   shift_n = UInt(R[s]<7:0>);
   shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
   (result, nzcv) = AddWithCarry(NOT(R[n]), shifted, PSTATE.C);
   R[d] = result;
   if setflags then
      PSTATE.<N,Z,C,V> = nzcv;
F5.1.167  SADD16

Signed Add 16 performs two 16-bit signed integer additions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the additions.

A1

\[
\begin{array}{cccccccccccccc}
\hline
\text{cond} & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & Rn & Rd & (1)(1)(1)(1) & 0 & 0 & 0 & 0 & 1 & Rm \\
\end{array}
\]

A1 variant

SADD16{<c>}{<q>}{<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 \) \( || \) \( n == 15 \) \( || \) \( m == 15 \) then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccc}
|15&14&13&12|11&10&9&8&7&6&5&4&3&0|15&14&13&12|11&8&7&6&5&4&3&0|
\hline
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & Rn & 1 & 1 & 1 & 1 & Rd & 0 & 0 & 0 & 0 & Rm \\
\end{array}
\]

T1 variant

SADD16{<c>}{<q>}{<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 \) \( || \) \( n == 15 \) \( || \) \( m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.
\(<q>\) See Standard assembler syntax fields on page F2-2406.
\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.
\(<Rn>\) Is the first general-purpose source register, encoded in the "Rn" field.
\(<Rm>\) Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    \( \text{sum1} = \text{Sint}(R[n]<15:0>) + \text{Sint}(R[m]<15:0>) \);
    \( \text{sum2} = \text{Sint}(R[n]<31:16>) + \text{Sint}(R[m]<31:16>) \);
    \( R[d]<15:0> = \text{sum1}<15:0> \);
R[d]<31:16> = sum2<15:0>;
PSTATE.GE<1:0> = if sum1 >= 0 then '11' else '00';
PSTATE.GE<3:2> = if sum2 >= 0 then '11' else '00';
F5.1.168 SADD8

Signed Add 8 performs four 8-bit signed integer additions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the additions.

A1

| 31  | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1   | 1  | 1  | 0  | 0  | 0  | 1  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

cond

A1 variant

SADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

SADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
>  See Standard assembler syntax fields on page F2-2406.

<
>  See Standard assembler syntax fields on page F2-2406.

<Rd>
    Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>
    Is the first general-purpose source register, encoded in the "Rn" field.

<Rm>
    Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
    sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
    sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
sum4 = $\text{SInt}(R[n]<31:24>) + \text{SInt}(R[m]<31:24>)$;
R[d]<7:0> = sum1<7:0>;
R[d]<15:8> = sum2<7:0>;
R[d]<23:16> = sum3<7:0>;
R[d]<31:24> = sum4<7:0>;
PSTATE.GE<0> = if sum1 >= 0 then '1' else '0';
PSTATE.GE<1> = if sum2 >= 0 then '1' else '0';
PSTATE.GE<2> = if sum3 >= 0 then '1' else '0';
PSTATE.GE<3> = if sum4 >= 0 then '1' else '0';
F5.1.169  SASX

Signed Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer addition and one 16-bit subtraction, and writes the results to the destination register. It sets PSTATE.GE according to the results.

A1

\[
\begin{array}{cccccccccccccccccc}
|31| 28|27|26|25|24|23|22|21|20|19|16|15|12|11|10| 9| 8| 7| 6| 5| 4| 3| 0|
\hline
-1|1|1|0|0|0|0|1 | Rn | Rd | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Rm |
\end{array}
\]

cond

A1 variant

SASX{<c>}{<q>} {<Rd>}, <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccccc}
|15| 14| 13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 0|15|14|13|12|11| 8| 7| 6| 5| 4| 3| 0|
\hline
1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | Rn | 1 | 1 | 1 | 1 | Rd | 0 | 0 | 0 | 0 | Rm |
\end{array}
\]

T1 variant

SASX{<c>}{<q>} {<Rd>}, <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.

\(<q>\)  See Standard assembler syntax fields on page F2-2406.

\(<Rd>\)  Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rn>\)  Is the first general-purpose source register, encoded in the "Rn" field.

\(<Rm>\)  Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then

EncodingSpecificOperations();

diff = SInt(R[n]<15:0>) - SInt(R[m]<31:16>);

sum  = SInt(R[n]<31:16>) + SInt(R[m]<15:0>);
R[d]<15:0> = diff<15:0>
R[d]<31:16> = sum<15:0>
PSTATE.GE<1:0> = if diff >= 0 then '11' else '00'
PSTATE.GE<3:2> = if sum >= 0 then '11' else '00'
F5.1.170 \( \text{SBC, SBCS (immediate)} \)

Subtract with Carry (immediate) subtracts an immediate value and the value of NOT (Carry flag) from a register value, and writes the result to the destination register.

If the destination register is not the PC, the SBCS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The SBC variant of the instruction is an interworking branch, see \( \text{Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293} \).

- The SBCS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores \( \text{PSTATE} \) from SPSR_\(<\text{current_mode}>\).
  - The PE checks SPSR_\(<\text{current_mode}>\) for an illegal return event. See \( \text{Illegal return events from AArch32 state on page G1-3835} \).
  - The instruction is \text{UNDEFINED} in Hyp mode.
  - The instruction is \text{CONSTRAINED UNPREDICTABLE} in User mode and System mode.

A1

\[
\begin{array}{cccccccccccc}
\end{array}
\]

cond

SBC variant

Applies when \( S = 0 \).

\( \text{SBC}\{<c>\}\{<q>\} \{<Rd>,\} <Rn>, \#<\text{const}> \)

SBCS variant

Applies when \( S = 1 \).

\( \text{SBCS}\{<c>\}\{<q>\} \{<Rd>,\} <Rn>, \#<\text{const}> \)

\( \text{Decode for all variants of this encoding} \)

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = (S == \text{‘1’}); \ \text{imm32} = \text{A32ExpandImm(imm12)};
\]

T1

\[
\begin{array}{cccccccccccccccc}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & | & 15 & 14 & 12 & 11 & 8 & 7 & | & 0 |
\end{array}
\]

cond

SBC variant

Applies when \( S = 0 \).

\( \text{SBC}\{<c>\}\{<q>\} \{<Rd>,\} <Rn>, \#<\text{const}> \)

SBCS variant

Applies when \( S = 1 \).
SBCS{<c>}{<q>}{<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

```plaintext
d = UInt(Rd);  n = UInt(Rn);  setflags = (S == '1');  imm32 = T32ExpandImm(i:imm3:imm8);
if d == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as `<Rn>`. ARM deprecates using the PC as the destination register, but if the PC is used:
  - For the SBC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
  - For the SBCS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.
- `<Rn>` For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
- `<const>` For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
  - For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
  EncodingSpecificOperations();
  (result, nzcv) = AddWithCarry(R[n], NOT(imm32), PSTATE.C);
  if d == 15 then          // Can only occur for A32 encoding
    if setflags then
      ALUExceptionReturn(result);
    else
      ALUWritePC(result);
  else
    R[d] = result;
    if setflags then
      PSTATE.<N,Z,C,V> = nzcv;
```

```
F5.1.171  SBC, SBCS (register)

Subtract with Carry (register) subtracts an optionally-shifted register value and the value of NOT (Carry flag) from a register value, and writes the result to the destination register.

If the destination register is not the PC, the SBCS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:

- The SBC variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The SBCS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 |16|15|12|11 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|---------|---------|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 1 | 1 | 0 | S | Rn | Rd | imm5 | type | 0 | Rm |
| cond |

**SBC, rotate right with extend variant**

Applies when \( S \equiv 0 \&\& \text{imm5} \equiv 00000 \&\& \text{type} \equiv 11.

SBC{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

**SBC, shift or rotate by value variant**

Applies when \( S \equiv 0 \&\& !(\text{imm5} \equiv 00000 \&\& \text{type} \equiv 11).

SBC{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**SBCS, rotate right with extend variant**

Applies when \( S \equiv 1 \&\& \text{imm5} \equiv 00000 \&\& \text{type} \equiv 11.

SBCS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

**SBCS, shift or rotate by value variant**

Applies when \( S \equiv 1 \&\& !(\text{imm5} \equiv 00000 \&\& \text{type} \equiv 11).

SBCS{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = (S \equiv '1'); \\
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}($\text{type}$, \text{imm5});
\]
**T1**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0</td>
<td>0 1 1 0</td>
<td>Rm</td>
<td>Rdn</td>
</tr>
</tbody>
</table>

**T1 variant**

SBC<>{<q>}{<Rdn>,}<Rdn>,<Rm> // Inside IT block
SBCS<>{<q>}{<Rdn>,}<Rdn>,<Rm> // Outside IT block

**Decode for this encoding**

\[
d = \text{UInt}(Rdn); \quad n = \text{UInt}(Rdn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = \text{!InITBlock();}
\]
\[(\text{shift}_t, \text{shift}_n) = (\text{SRTtype}_\text{LSL}, 0);\]

**T2**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>4 3</th>
<th>0 15</th>
<th>12</th>
<th>11</th>
<th>8 7 6 5</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0</td>
<td>1 0 1 0 1</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
<td>type</td>
<td>Rm</td>
</tr>
</tbody>
</table>

**SBC, rotate right with extend variant**

Applies when \( S = 0 \) \&\& \( \text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \).

SBC<>{<q>}{<Rd>,}<Rn>,<Rm>,RRX

**SBC, shift or rotate by value variant**

Applies when \( S = 0 \) \&\& !((\text{imm3} = 000) \&\& \text{imm2} = 00) \&\& \text{type} = 11).

SBC<>{<q>}{<Rd>,}<Rn>,<Rm>,<Rd>,<Rn>,<Rm>{,<shift>#$\text{amount}}

**SBCS, rotate right with extend variant**

Applies when \( S = 1 \) \&\& \( \text{imm3} = 000 \) \&\& \( \text{imm2} = 00 \) \&\& \( \text{type} = 11 \).

SBCS<>{<q>}{<Rd>,}<Rn>,<Rm>,RRX

**SBCS, shift or rotate by value variant**

Applies when \( S = 1 \) \&\& !((\text{imm3} = 000) \&\& \text{imm2} = 00) \&\& \text{type} = 11).

SBCS.W<>{<Rd>,}<Rn>,<Rm> // Outside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1
SBCS<>{<q>}{<Rd>,}<Rn>,<Rm>{,<shift>#$\text{amount}}

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1');
\]
\[(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3};\text{imm2});
\]
\[\text{if } d = 15 || n = 15 || m = 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<c>
See Standard assembler syntax fields on page F2-2406.

<r>
See Standard assembler syntax fields on page F2-2406.

<Rdn>
Is the first general-purpose source register and the destination register, encoded in the "Rdn" field.

<Rd>
For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:
- For the SBC variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the SBCE variant, the instruction performs an exception return, that restores PSTATE from SPSR.<current_mode>.

For encoding T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn>
For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
For encoding T2: is the first general-purpose source register, encoded in the "Rn" field.

<Rm>
For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

<shift>
Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount>
For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.
For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Operation for all encodings

if ConditionPassed() then
EncodingSpecificOperations();
shifted = Shift(R[n], shift_t, shift_n, PSTATE.C);
(result, nzcv) = AddWithCarry(R[n], NOT(shifted), PSTATE.C);
if d == 15 then // Can only occur for A32 encoding
    if setflags then
        ALUExceptionReturn(result);
    else
        ALUWritePC(result);
else
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
F5.1.172  SBC, SBCS (register-shifted register)

Subtract with Carry (register-shifted register) subtracts a register-shifted register value and the value of NOT (Carry flag) from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

A1

| [31| 28| 27 26 25 24|23 22 21 20|19 16|15 12|11| 8| 7 6 5 4| 3| 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=111 | 0 | 0 | 0 | 1| 1 |0 | S | Rn | Rd | Rs | 0 |type | 1 | Rm |

Flag setting variant

Applies when $S == 1$.

$SBCS\{<c>\}{<q>}\{<Rd>,} <Rn>, \langle Rm>, \langle type \rangle \langle Rs> $

Not flag setting variant

Applies when $S == 0$.

$SBC\{<c>\}{<q>}\{<Rd>,} <Rn>, \langle Rm>, \langle type \rangle \langle Rs> $ 

Decode for all variants of this encoding

$d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad s = \text{UInt}(Rs); \\
\text{setflags} = (S == \text{"1"}); \quad \text{shift_t} = \text{DecodeRegShift}(type); \\
\text{if} \quad d == 15 \quad || \quad n == 15 \quad || \quad m == 15 \quad || \quad s == 15 \quad \text{then UNPREDICTABLE};$

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

$<c>$  See Standard assembler syntax fields on page F2-2406.

$<q>$  See Standard assembler syntax fields on page F2-2406.

$<Rd>$  Is the general-purpose destination register, encoded in the "Rd" field.

$<Rn>$  Is the first general-purpose source register, encoded in the "Rn" field.

$<Rm>$  Is the second general-purpose source register, encoded in the "Rm" field.

$<type>$  Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

<table>
<thead>
<tr>
<th>Shift Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSL</td>
<td>when type = 00</td>
</tr>
<tr>
<td>LSR</td>
<td>when type = 01</td>
</tr>
<tr>
<td>ASR</td>
<td>when type = 10</td>
</tr>
<tr>
<td>ROR</td>
<td>when type = 11</td>
</tr>
</tbody>
</table>

$<Rs>$  Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], NOT(shifted), PSTATE.C);
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
F5.1.173   SBFX

Signed Bit Field Extract extracts any number of adjacent bits at any position from a register, sign-extends them to 32 bits, and writes the result to the destination register.

A1

| 31 | 28|27|26|25|24|23|22|21|20|16|15|12|11| 7 | 6 | 5 | 4 | 3 | 0 |
| !=1111 | 0 | 1 | 1 | 1 | 0 | 1 | widthm1 | Rd | lsb | 1 | 0 | 1 | Rn |

A1 variant

SBFX{<c>}{<q>} <Rd>, <Rn>, #<lsb>, #<width>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);
lsbit = UInt(lsb);  widthminus1 = UInt(widthm1);
if d == 15 || n == 15 then UNPREDICTABLE;

T1

| 15 | 14 | 13|12|11| 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12|11| 8 | 7 | 6 | 5 | 4 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Rn | 0 | imm3 | Rd | imm2 | 0 | widthm1 |

T1 variant

SBFX{<c>}{<q>} <Rd>, <Rn>, #<lsb>, #<width>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);
lsbit = UInt(imm3:imm2);  widthminus1 = UInt(widthm1);
if d == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>
Is the general-purpose source register, encoded in the "Rn" field.

<lsb>
For encoding A1: is the bit number of the least significant bit in the field, in the range 0 to 31, encoded in the "lsb" field.

For encoding T1: is the bit number of the least significant bit in the field, in the range 0 to 31, encoded in the "imm3:imm2" field.

<width>
Is the width of the field, in the range 1 to 32-<lsb>, encoded in the "widthm1" field as <width>-1.
**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    msbit = lsb + width minus 1;
    if msbit <= 31 then
        R[d] = SignExtend(R[n]<msbit:lsbit>, 32);
    else
        UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If msbit > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.
SDIV

Signed Divide divides a 32-bit signed integer register value by a 32-bit signed integer register value, and writes the result to the destination register. The condition flags are not affected.

A1

SDIV{<c>}{<q>} {<Rd>},<Rn>,<Rm>

Decode for this encoding

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \]
\[ \text{if } d == 15 || n == 15 || m == 15 || a != 15 \text{ then UNPREDICTABLE;} \]

CONSTRUANED UNPREDICTABLE behavior

If \( Ra \neq '1111' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction executes as described, and the register specified by Ra becomes UNKNOWN.

T1

SDIV{<c>}{<q>} {<Rd>},<Rn>,<Rm>

Decode for this encoding

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \]
\[ \text{if } d == 13 || n == 13 || m == 13 || a != 13 \text{ then UNPREDICTABLE;} \]

CONSTRUANED UNPREDICTABLE behavior

If \( Ra \neq '1111' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction executes as described, and the register specified by Ra becomes UNKNOWN.
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<oped> See Standard assembler syntax fields on page F2-2406.
<oped> See Standard assembler syntax fields on page F2-2406.
<Rd> Is the general-purpose destination register, encoded in the "Rd" field.
<Rn> Is the first general-purpose source register holding the dividend, encoded in the "Rn" field.
<Rm> Is the second general-purpose source register holding the divisor, encoded in the "Rm" field.

Overflow

If the signed integer division 0x80000000 / 0xFFFFFFFF is performed, the pseudocode produces the intermediate integer result $+2^{31}$, that overflows the 32-bit signed integer range. No indication of this overflow case is produced, and the 32-bit result written to <Rd> must be the bottom 32 bits of the binary representation of $+2^{31}$. So the result of the division is 0x80000000.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    if SInt(R[m]) == 0 then
        result = 0;
    else
        result = RoundTowardsZero(Real(SInt(R[n])) / Real(SInt(R[m])));
    R[d] = result<31:0>;
F5.1.175 SEL

Select Bytes selects each byte of its result from either its first operand or its second operand, according to the values of the PSTATE.GE flags.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|
|!=1111 0 1 0 1 0 0 0 | Rn | Rd | 1 | 1 | 1 | 1 |
cond
```

**A1 variant**

SEL{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[d = \text{UInt}(Rd);\quad n = \text{UInt}(Rn);\quad m = \text{UInt}(Rm);\]
\[\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE; }\]

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 14 13 12</th>
<th>11 8 7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 1 0 1 0</td>
<td>Rn</td>
<td>1 1 1</td>
<td>1</td>
<td>Rd</td>
<td>1 0</td>
</tr>
</tbody>
</table>
```

**T1 variant**

SEL{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[d = \text{UInt}(Rd);\quad n = \text{UInt}(Rn);\quad m = \text{UInt}(Rm);\]
\[\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE; }\quad \text{ARMv8-A removes UNPREDICTABLE for R13}\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

\[
\text{if } \text{ConditionPassed()} \text{ then}\\
\quad \text{EncodingSpecificOperations();}\\
\quad R[d]<7:0> = \text{if PSTATE.GE}<0> == 'I' \text{ then } R[n]<7:0> \quad \text{else } R[m]<7:0>;
\]
R[d]<15:8> = if PSTATE.GE<1> == '1' then R[n]<15:8> else R[m]<15:8>;
R[d]<23:16> = if PSTATE.GE<2> == '1' then R[n]<23:16> else R[m]<23:16>;
R[d]<31:24> = if PSTATE.GE<3> == '1' then R[n]<31:24> else R[m]<31:24>;
F5.1.176 SETEND

Set Endianness writes a new value to PSTATE.E.

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10  9  8</th>
<th>7  6  5  4</th>
<th>3  2  1  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
```

**A1 variant**

SETEND{<q>} <endian_specifier> // Cannot be conditional

**Decode for this encoding**

```plaintext```
set_bigend = (E == '1');
```

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9  8</th>
<th>7  6  5  4</th>
<th>3  2  1  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
```

**T1 variant**

SETEND{<q>} <endian_specifier> // Not permitted in IT block

**Decode for this encoding**

```plaintext```
set_bigend = (E == '1');
if InITBlock() then UNPREDICTABLE;
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<endian_specifier>` Is the endianness to be selected, and the value to be set in PSTATE.E, encoded in the "E" field.
  It can have the following values:
  - LE when E = 0
  - BE when E = 1

**Operation for all encodings**

```plaintext```
EncodingSpecificOperations();
AArch32.CheckSETENDEnabled();
PSTATE.E = if set_bigend then '1' else '0';
```
F5.1.177  SEV

Send Event is a hint instruction. It causes an event to be signaled to all PEs in the multiprocessor system. For more information, see *Wait For Event and Send Event* on page G1-3872.

**A1**

```
| 31 | 28 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
```

**A1 variant**

SEV{<c>}{<q>}

*Decode for this encoding*

// No additional decoding required

**T1**

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T1 variant**

SEV{<c>}{<q>}

*Decode for this encoding*

// No additional decoding required

**T2**

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
</tr>
</tbody>
</table>
```

**T2 variant**

SEV{<c>}.W

*Decode for this encoding*

// No additional decoding required

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.*

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    SendEvent();
F5.1.178   SEVL

Send Event Local is a hint instruction. It causes an event to be signaled locally without the requirement to affect other PEs in the multiprocessor system. It can prime a wait-loop which starts with a `WFE` instruction.

A1

\[
\begin{array}{ccccccccccccccccccc}
\text{cond} & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1
\end{array}
\]

A1 variant

SEVL{<c>}{<q>}

Decode for this encoding

// No additional decoding required

T1

\[
\begin{array}{ccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1
\end{array}
\]

T1 variant

SEVL{<c>}{<q>}

Decode for this encoding

// No additional decoding required

T2

\[
\begin{array}{ccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1
\end{array}
\]

T2 variant

SEVL{<c>}.W

Decode for this encoding

// No additional decoding required

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    EventRegisterSet();
F5.1.179   SHADD16

Signed Halving Add 16 performs two signed 16-bit integer additions, halves the results, and writes the results to the destination register.

A1

\[
\begin{array}{cccccccccccccc}
\end{array}
\]

\[
\begin{array}{cccccccccccccc}
1111 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & \text{Rn} & \text{Rd} & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & \text{Rm}
\end{array}
\]

cond

A1 variant

\[
\text{SHADD16}\{<c>\}{<q>}\{<Rd>,}<Rn>,<Rm>
\]

Decode for this encoding

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[
\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE;}
\]

T1

\[
\begin{array}{ccccccccccccccccccccc}
| 15 & 14 & 13 & 12 | 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 | 15 & 14 & 13 & 12 | 11 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

\[
\begin{array}{cccccccccccccc}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & \text{Rn} & 1 & 1 & 1 & 1 & \text{Rd} & 0 & 0 & 1 & 0 & \text{Rm}
\end{array}
\]

T1 variant

\[
\text{SHADD16}\{<c>\}{<q>}\{<Rd>,}<Rn>,<Rm>
\]

Decode for this encoding

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[
\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)    See Standard assembler syntax fields on page F2-2406.
\(<q>\)    See Standard assembler syntax fields on page F2-2406.
\(<\text{Rd}>\)    Is the general-purpose destination register, encoded in the "Rd" field.
\(<\text{Rn}>\)    Is the first general-purpose source register, encoded in the "Rn" field.
\(<\text{Rm}>\)    Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

\[
\text{if } \text{ConditionPassed() then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{sum1} = \text{SInt}(R[n]<15:0>) + \text{SInt}(R[m]<15:0>);
\]
sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
R[d]<15:0> = sum1<16:1>;
R[d]<31:16> = sum2<16:1>;}
F5.1.180 SHADD8

Signed Halving Add 8 performs four signed 8-bit integer additions, halves the results, and writes the results to the destination register.

**A1**

```
[31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0]  
| !=1111 0 1 1 0 0 0 1 1 | Rd | Rn | Rm |
```

**A1 variant**

SHADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE;

**T1**

```
[15 14 13 12 11 10 9 8 7 6 5 4 3 0]  
| 1 1 1 1 1 0 1 0 0 0 | Rd | Rn |
```

**T1 variant**

SHADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then

```
EncodingSpecificOperations();
sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
```
sum4 = SInt(R[n]<31:24>) + SInt(R[m]<31:24>);
R[d]<7:0> = sum1<8:1>;
R[d]<15:8> = sum2<8:1>;
R[d]<23:16> = sum3<8:1>;
R[d]<31:24> = sum4<8:1>;
F5.1.181 SHASX

Signed Halving Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one signed 16-bit integer addition and one signed 16-bit subtraction, halves the results, and writes the results to the destination register.

A1

\[
\begin{array}{cccccccccccccccc}
|31|28|27|26|25|24|23|22|21|20|19|16|15|12|11|10|9|8|7|6|5|4|3|0|
\end{array}
\]

cond

0 1 1 0 0 1 1 Rn Rd 1 1 1 1 0 0 1 1 0 1 0 0 1 1 Rm

A1 variant

SHASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

\textbf{Decode for this encoding}

\[d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\]

if \(d = 15\) \&\& \(n = 15\) \&\& \(m = 15\) then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccc}
|15|14|13|12|11|10|9|8|7|6|5|4|3|0|15|14|13|12|11|8|7|6|5|4|3|0|
\end{array}
\]

cond

1 1 1 1 0 0 1 0 1 0 Rn Rd 0 0 1 0 1 0 Rm

T1 variant

SHASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

\textbf{Decode for this encoding}

\[d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\]

if \(d = 15\) \&\& \(n = 15\) \&\& \(m = 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<\text{Rd}>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<\text{Rn}>\) Is the first general-purpose source register, encoded in the "Rn" field.

\(<\text{Rm}>\) Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then

EncodingSpecificOperations();

diff = SInt(R[n]<15:5>) - SInt(R[m]<31:16>);
sum = SInt(R[n]<31:16>) + SInt(R[m]<15:0>);
R[d]<15:0> = diff<16:1>;
R[d]<31:16> = sum<16:1>;
F5.1.182 SHSAX

Signed Halving Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one signed 16-bit integer subtraction and one signed 16-bit addition, halves the results, and writes the results to the destination register.

A1

```
| 31 28|27 26 25 24|23 22 21 20| 19 16|15 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |
| !111| 0 1 1 0 0 1 1 | Rn | Rd |1|1|1|1 |0 | 1 | 0 |
```

A1 variant

SHSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

```
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
```

T1

```
| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |15 14 13 12|11 8 7 6 5 4 | 3 | 0 |
| 1 1 1 1 0 1 0 | 1 | 1 | 0 | Rn | 1 1 1 1 | Rd | 0 | 0 | 1 | 0 |
```

T1 variant

SHSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

```
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONstrained UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

```
if ConditionPassed() then
  EncodingSpecificOperations();
  sum = SInt(R[n]<15:0>) + SInt(R[m]<31:16>);
```
diff = SInt(R[n]<31:16>) - SInt(R[m]<15:0>);
R[d]<15:0>  = sum<16:1>;
R[d]<31:16> = diff<16:1>;}
F5.1.183  SHSUB16

Signed Halving Subtract 16 performs two signed 16-bit integer subtractions, halves the results, and writes the results to the destination register.

A1

<table>
<thead>
<tr>
<th>cond</th>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>----</td>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>if d == 15</td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

T1

<table>
<thead>
<tr>
<th>cond</th>
<th>0 1 1 1 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>if d == 15</td>
<td></td>
</tr>
</tbody>
</table>

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.

\(<q>\)  See Standard assembler syntax fields on page F2-2406.

\(<Rd>\)  Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rn>\)  Is the first general-purpose source register, encoded in the "Rn" field.

\(<Rm>\)  Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = SInt(R[n]<15:0>) - SInt(R[m]<15:0>);
diff2 = SInt(R[n]<31:16>) - SInt(R[m]<31:16>);
R[d]<15:0> = diff1<16:1>;
R[d]<31:16> = diff2<16:1>;

F5.1.184  SHSUB

Signed Halving Subtract 8 performs four signed 8-bit integer subtractions, halves the results, and writes the results to the destination register.

A1

```
| 31 28 27 26 25 24 23 22 21 20 | 19 16 | 15 12 | 11 10 | 9 8 7 6 | 5 4 3 | 0 |
|--------------------------------|
| =1111 | 0 1 1 0 0 0 1 1 | Rn | Rd | 1 1 1 1 | 1 1 1 1 | Rm |

Condition
```

A1 variant

```
SHSUB{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
```

T1

```
| 15 14 13 12 | 11 10 9 8 7 6 5 4 | 3 | 0 | 15 14 13 12 | 11 8 7 6 5 4 | 3 | 0 |
|--------------|
| 1 1 1 1 0 1 0 1 | 1 0 0 | Rn | 1 1 1 1 | Rd | 0 0 1 0 | Rm |

Condition
```

T1 variant

```
SHSUB{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

```
<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.
```

Operation for all encodings

```
if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
  diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
  diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
```
diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
R[d]<7:0> = diff1<8:1>;
R[d]<15:8> = diff2<8:1>;
R[d]<23:16> = diff3<8:1>;
R[d]<31:24> = diff4<8:1>;
F5.1.185 SMC

Secure Monitor Call causes a Secure Monitor Call exception. For more information see Secure Monitor Call (SMC) exception on page G1-3854.

SMC is available only for software executing at EL1 or higher. It is UNDEFINED in User mode.

If the values of HCR.TSC and SCR.SCD are both 0, execution of an SMC instruction at EL1 or higher generates a Secure Monitor Call exception that is taken to EL3. When EL3 is using AArch32 this exception is taken to Monitor mode. When EL3 is using AArch64, it is the SCR_EL3.SMD bit, rather than the SCR.SCD bit, that can change the effect of executing an SMC instruction.

If the value of HCR.TSC is 1, execution of an SMC instruction in a Non-secure EL1 mode generates an exception that is taken to EL2, regardless of the value of SCR.SCD. When EL2 is using AArch32, this is a Hyp Trap exception that is taken to Hyp mode. For more information see Traps to Hyp mode of Non-secure EL1 execution of SMC instructions on page G1-3901.

If the value of HCR.TSC is 0 and the value of SCR.SCD is 1, the SMC instruction is:

- UNDEFINED in Non-secure state.
- CONSTRAINED UNPREDICTABLE if executed in Secure state at EL1 or higher.

A1

A1 variant

SMC{<c>}{<q>} {#}<imm4>

Decode for this encoding

// imm4 is for assembly/disassembly only and is ignored by hardware

T1

T1 variant

SMC{<c>}{<q>} {#}<imm4>

Decode for this encoding

// imm4 is for assembly/disassembly only and is ignored by hardware
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.

\(<q>\)  See Standard assembler syntax fields on page F2-2406.

\(<\text{imm4}>\)  Is a 4-bit unsigned immediate value, in the range 0 to 15, encoded in the "imm4" field. This is ignored by the PE. The Secure Monitor Call exception handler (Secure Monitor code) can use this value to determine what service is being requested, but ARM does not recommend this.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  if !HaveEL(EL3) || PSTATE.EL == EL0 then
    UNDEFINED;
  AArch32.CheckForSMCTrap();
  if !ELUsingAArch32(EL3) then
    if SCR_EL3.SMD == '1' then // SMC disabled.
      UNDEFINED;
    else
      if SCR.SCD == '1' then // SMC disabled
        if IsSecure() then
          // Executes either as a NOP or UNALLOCATED.
          c = ConstrainUnpredictable(Unpredictable_SMD);
          assert c IN {Constraint_NOP, Constraint_UNDEF};
          if c == Constraint_NOP then EndOfInstruction();
          UNDEFINED;
        if !ELUsingAArch32(EL3) then
          AArch64.CallSecureMonitor(Zeros(16));
        else
          AArch32.TakeSMCException();
  CONSTRANDED UNPREDICTABLE behavior

  If SCR.SCD == '1' && IsSecure(), then one of the following behaviors must occur:
  • The instruction is UNDEFINED.
  • The instruction executes as NOP.
F5.1.186  SMLABB, SMLABT, SMLATB, SMLATT

Signed Multiply Accumulate (halfwords) performs a signed multiply accumulate operation. The multiply acts on two signed 16-bit quantities, taken from either the bottom or the top half of their respective source registers. The other halves of these source registers are ignored. The 32-bit product is added to a 32-bit accumulate value and the result is written to the destination register.

If overflow occurs during the addition of the accumulate value, the instruction sets PSTATE.Q to 1. It is not possible for overflow to occur during the multiplication.

A1

| [31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 3 0 |
| !=1111 0 0 0 1 0 0 0 0 | Rd | Ra | Rm | 1 | M | N | 0 | Rn |
| cond |

**SMLABB variant**

Applies when \( M == 0 \) \&\& \( N == 0 \).

\[ \text{SMLABB}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**SMLABT variant**

Applies when \( M == 1 \) \&\& \( N == 0 \).

\[ \text{SMLABT}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**SMLATB variant**

Applies when \( M == 0 \) \&\& \( N == 1 \).

\[ \text{SMLATB}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**SMLATT variant**

Applies when \( M == 1 \) \&\& \( N == 1 \).

\[ \text{SMLATT}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**Decode for all variants of this encoding**

\[
\begin{align*}
    d &= \text{UInt}(Rd); \\
    n &= \text{UInt}(Rn); \\
    m &= \text{UInt}(Rm); \\
    a &= \text{UInt}(Ra); \\
    n_{\text{high}} &= (N == '1'); \\
    m_{\text{high}} &= (M == '1'); \\
    \text{if } d == 15 || n == 15 || m == 15 || a == 15 \text{ then UNPREDICTABLE;}
\end{align*}
\]

T1

| [15 14 13 12|11 10 9 8 7 6 5 4 3 0 |15 12|11 8 7 6 5 4 3 0 |
| 1 1 1 1 0 1 1 0 0 0 1 | Rn | !=1111 | Rd | 0 0 | N | M | Rm |
| Ra |

**SMLABB variant**

Applies when \( N == 0 \) \&\& \( M == 0 \).

\[ \text{SMLABB}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**SMLABT variant**

Applies when \( N == 0 \) \&\& \( M == 1 \).

\[ \text{SMLABT}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**SMLATB variant**

Applies when \( N == 0 \) \&\& \( M == 1 \).

\[ \text{SMLATB}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]

**SMLATT variant**

Applies when \( N == 1 \) \&\& \( M == 1 \).

\[ \text{SMLATT}\{<c>\}{<q>} \ <Rd> , \ <Rn> , \ <Rm> , \ <Ra> \]
SMLABT{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**SMLATB variant**

Applies when \(N == 1 \&\& M == 0\).

SMLATB{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**SMLATT variant**

Applies when \(N == 1 \&\& M == 1\).

SMLATT{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**Decode for all variants of this encoding**

if Ra == '1111' then SEE SMULBB, SMULTB, SMULT, SMULTT;
    d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
    n_high = (N == '1');  m_high = (M == '1');
    if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.
- \(<Rn>\) Is the first general-purpose source register holding the multiplicand in the bottom or top half (selected by \(<c>\) ), encoded in the "Rn" field.
- \(<Rm>\) Is the second general-purpose source register holding the multiplier in the bottom or top half (selected by \(<q>\) ), encoded in the "Rm" field.
- \(<Ra>\) Is the third general-purpose source register holding the addend, encoded in the "Ra" field.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    operand1 = if n_high then R[n]<31:16> else R[n]<15:0>;
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(operand1) * SInt(operand2) + SInt(R[a]);
    R[d] = result<31:0>;
    if result != SInt(result<31:0>) then  // Signed overflow
        PSTATE.Q = '1';
F5.1.187  SMLAD, SMLADX

Signed Multiply Accumulate Dual performs two signed 16 x 16-bit multiplications. It adds the products to a 32-bit accumulate operand.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

This instruction sets PSTATE.Q to 1 if the accumulate operation overflows. Overflow cannot occur during the multiplications.

A1

```
|   | Rd | 11 1 1 0 0 0 | M | 1 |
```

**SMLAD variant**

Applies when $M == 0$.

```
SMLAD{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>
```

**SMLADX variant**

Applies when $M == 1$.

```
SMLADX{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>
```

**Decode for all variants of this encoding**

```java
if Ra == '1111' then SEE SMUAD;
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
m_swap = (M == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
```

T1

```
|   | Rn | 1 1 1 1 0 1 1 0 0 1 0 | Rd | 11 1 1 0 0 0 | M | 1 |
```

**SMLAD variant**

Applies when $M == 0$.

```
SMLAD{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>
```

**SMLADX variant**

Applies when $M == 1$.

```
SMLADX{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>
```

**Decode for all variants of this encoding**

```java
if Ra == '1111' then SEE SMUAD;
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
m_swap = (M == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```
**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.
- `<Ra>` Is the third general-purpose source register holding the addend, encoded in the "Ra" field.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_swap then ROR(R[m],16) else R[m];
    product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
    product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
    result = product1 + product2 + SInt(R[a]);
    R[d] = result<31:0>;
    if result != SInt(result<31:0>) then  // Signed overflow
        PSTATE.Q = '1';
```

F5.1.188 SMLAL, SMLALS

Signed Multiply Accumulate Long multiplies two signed 32-bit values to produce a 64-bit value, and accumulates this with a 64-bit value.

In A32 instructions, the condition flags can optionally be updated based on the result. Use of this option adversely affects performance on many implementations.

A1

Flag setting variant

Applies when $S = 1$.

SMLAL$\langle c\rangle\langle q\rangle$ RdHi, RdLo, Rn, Rm

Not flag setting variant

Applies when $S = 0$.

SMLAL$\langle c\rangle\langle q\rangle$ RdLo, RdHi, Rn, Rm

Decode for all variants of this encoding

\[
\begin{align*}
\text{dLo} &= \text{UInt}(\text{RdLo}); \\
\text{dHi} &= \text{UInt}(\text{RdHi}); \\
\text{n} &= \text{UInt}(\text{Rn}); \\
\text{m} &= \text{UInt}(\text{Rm}); \\
\text{setflags} &= (S == '1'); \\
\text{if } \text{dLo} == 15 || \text{dHi} == 15 || \text{n} == 15 || \text{m} == 15 \text{ then UNPREDICTABLE;}
\end{align*}
\]

CONSTRUANED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

T1

T1 variant

SMLAL$\langle c\rangle\langle q\rangle$ RdLo, RdHi, Rn, Rm

Decode for this encoding

\[
\begin{align*}
\text{dLo} &= \text{UInt}(\text{RdLo}); \\
\text{dHi} &= \text{UInt}(\text{RdHi}); \\
\text{n} &= \text{UInt}(\text{Rn}); \\
\text{m} &= \text{UInt}(\text{Rm}); \\
\text{setflags} &= \text{FALSE;}
\end{align*}
\]

// ARMv8-A removes UNPREDICTABLE for R13

if dHi == dLo then UNPREDICTABLE;
CONSTRUINED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

Notes for all encodings

For more information about the CONSTRARED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<\>  See Standard assembler syntax fields on page F2-2406.
<\>  See Standard assembler syntax fields on page F2-2406.

<RdLo>  Is the general-purpose source register holding the lower 32 bits of the addend, and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.

<RdHi>  Is the general-purpose source register holding the upper 32 bits of the addend, and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.

<Rn>  Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm>  Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  result = SInt(R[n]) * SInt(R[m]) + SInt(R[dHi]:R[dLo]);
  R[dHi] = result<63:32>;
  R[dLo] = result<31:0>;
  if setflags then
    PSTATE.N = result<63>;
    PSTATE.Z = IsZeroBit(result<63:0>);
    // PSTATE.C, PSTATE.V unchanged
F5.1.189  SMLALBB, SMLALBT, SMLALTB, SMLALTT

Signed Multiply Accumulate Long (halfwords) multiplies two signed 16-bit values to produce a 32-bit value, and accumulates this with a 64-bit value. The multiply acts on two signed 16-bit quantities, taken from either the bottom or the top half of their respective source registers. The other halves of these source registers are ignored. The 32-bit product is sign-extended and accumulated with a 64-bit accumulate value.

Overflow is possible during this instruction, but only as a result of the 64-bit addition. This overflow is not detected if it occurs. Instead, the result wraps around modulo 2^{64}.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 |7 6 5 4 |3 0 |
|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 0 0 1 0 1 0 0 | RdHi | RdLo | Rn | 1 | M | N | 0 | Rn |

SMLALBB variant

Applies when \( M == 0 \) \&\& \( N == 0 \).

SMLALBB\{<c>\}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

SMLALBT variant

Applies when \( M == 1 \) \&\& \( N == 0 \).

SMLALBT\{<c>\}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

SMLALTB variant

Applies when \( M == 0 \) \&\& \( N == 1 \).

SMLALTB\{<c>\}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

SMLALTT variant

Applies when \( M == 1 \) \&\& \( N == 1 \).

SMLALTT\{<c>\}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

Decode for all variants of this encoding

\[
\begin{align*}
\text{dLo} &= \text{UInt}(\text{RdLo}); \\
\text{dHi} &= \text{UInt}(\text{RdHi}); \\
\text{n} &= \text{UInt}(\text{Rn}); \\
\text{m} &= \text{UInt}(\text{Rm}); \\
\text{n\_high} &= (N == '1') \wedge \text{m\_high} = (M == '1'); \\
\text{if} \ dLo == 15 \lor \ dHi == 15 \lor \ n == 15 \lor \ m == 15 \text{ then UNPREDICTABLE;} \\
\text{if} \ dHi == \text{dLo} \text{ then UNPREDICTABLE;}
\end{align*}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( \text{dHi} == \text{dLo} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.
**SMLALBB variant**
Applies when \( N == 0 && M == 0 \).

\[
\text{SMLALBB}\{<c>\}{<q>} \ <RdLo>, \ <RdHi>, \ <Rn>, \ <Rm>
\]

**SMLALBT variant**
Applies when \( N == 0 && M == 1 \).

\[
\text{SMLALBT}\{<c>\}{<q>} \ <RdLo>, \ <RdHi>, \ <Rn>, \ <Rm>
\]

**SMLALT variant**
Applies when \( N == 1 && M == 0 \).

\[
\text{SMLALT}\{<c>\}{<q>} \ <RdLo>, \ <RdHi>, \ <Rn>, \ <Rm>
\]

**SMLALTT variant**
Applies when \( N == 1 && M == 1 \).

\[
\text{SMLALTT}\{<c>\}{<q>} \ <RdLo>, \ <RdHi>, \ <Rn>, \ <Rm>
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
dLo &= \text{UInt}(RdLo); \\
dHi &= \text{UInt}(RdHi); \\
n &= \text{UInt}(Rn); \\
m &= \text{UInt}(Rm); \\
n_{high} &= (N == '1'); \\
m_{high} &= (M == '1'); \\
\text{if } dLo == 15 \mid dHi == 15 \mid n == 15 \mid m == 15 \text{ then UNPREDICTABLE;} \\
\text{if } dHi == dLo \text{ then UNPREDICTABLE;}
\end{align*}
\]

**CONSTRAINED UNPREDICTABLE behavior**
If \( dHi == dLo \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

**Notes for all encodings**
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**
- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<RdLo>\) Is the general-purpose source register holding the lower 32 bits of the addend, and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.
- \(<RdHi>\) Is the general-purpose source register holding the upper 32 bits of the addend, and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.
<Rn> For encoding A1: is the first general-purpose source register holding the multiplicand in the bottom or top half (selected by $<x>$), encoded in the "Rn" field. For encoding T1: is the first general-purpose source register holding the multiplicand in the bottom or top half (selected by $<x>$), encoded in the "Rn" field.

<Rm> For encoding A1: is the second general-purpose source register holding the multiplier in the bottom or top half (selected by $<y>$), encoded in the "Rm" field. For encoding T1: is the second general-purpose source register holding the multiplier in the bottom or top half (selected by $<x>$), encoded in the "Rm" field.

**Operation for all encodings**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    operand1 = if n_high then R[n]<31:16> else R[n]<15:0>;
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(operand1) * SInt(operand2) + SInt(R[dHi]:R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;
```
### F5.1.190  SMLALD, SMLALDX

Signed Multiply Accumulate Long Dual performs two signed 16 x 16-bit multiplications. It adds the products to a 64-bit accumulate operand.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow is possible during this instruction, but only as a result of the 64-bit addition. This overflow is not detected if it occurs. Instead, the result wraps around modulo $2^{64}$.

**SMLALD variant**

Applies when $M = 0$.

$\text{SMLALD}^{\{\text{c}\}}^{\{\text{q}\}} \text{ <RdLo>, <RdHi>, <Rn>, <Rm>}$

**SMLALDX variant**

Applies when $M = 1$.

$\text{SMLALDX}^{\{\text{c}\}}^{\{\text{q}\}} \text{ <RdLo>, <RdHi>, <Rn>, <Rm>}$

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{dLo} &= \text{UInt}(\text{RdLo}); \\
\text{dHi} &= \text{UInt}(\text{RdHi}); \\
\text{n} &= \text{UInt}(\text{Rn}); \\
\text{m} &= \text{UInt}(\text{Rm}); \\
\text{m_swap} &= (M \text{ = '}1\text{'}); \\
\text{if} \text{ dLo} = 15 || \text{ dHi} = 15 || \text{n} = 15 || \text{m} = 15 \text{ then UNPREDICTABLE;} \\
\text{if} \text{ dHi} = \text{dLo} \text{ then UNPREDICTABLE;} \\
\end{align*}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If $\text{dHi} = \text{dLo}$, then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The value in the destination register is **UNKNOWN**.

**T1**

\[
\begin{array}{cccccccccccccccccccc}
|15 & 14 & 13 & 12| & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

\[
\begin{array}{cccccccccccccccccccc}
|0 & 1 & 1 & 1 & 1 | & 1 & 0 & 0 & \text{Rn} | & \text{RdLo} | & \text{RdHi} | & 1 & 1 & 0 & \text{M} | & \text{Rm} |
\end{array}
\]

**SMLALD variant**

Applies when $M = 0$.

$\text{SMLALD}^{\{\text{c}\}}^{\{\text{q}\}} \text{ <RdLo>, <RdHi>, <Rn>, <Rm>}$

**SMLALDX variant**

Applies when $M = 1$.

$\text{SMLALDX}^{\{\text{c}\}}^{\{\text{q}\}} \text{ <RdLo>, <RdHi>, <Rn>, <Rm>}$
Decode for all variants of this encoding

dLo = UInt(RdLo);  dHi = UInt(RdHi);  n = UInt(Rn);  m = UInt(Rm);  m_swap = (M == '1');
if dLo == 15 || dHi == 15 || n == 15 || m == 15 then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13
if dHi == dLo then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If dHi == dLo, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See *Standard assembler syntax fields* on page F2-2406.

<q> See *Standard assembler syntax fields* on page F2-2406.

<RdLo> Is the general-purpose source register holding the lower 32 bits of the addend, and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.

<RdHi> Is the general-purpose source register holding the upper 32 bits of the addend, and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_swap then ROR(R[m],16) else R[m];
    product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
    product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
    result = product1 + product2 + SInt(R[dHi]:R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;
F5.1.191   SMLAWB, SMLAWT

Signed Multiply Accumulate (word by halfword) performs a signed multiply accumulate operation. The multiply
acts on a signed 32-bit quantity and a signed 16-bit quantity. The signed 16-bit quantity is taken from either the
bottom or the top half of its source register. The other half of the second source register is ignored. The top 32 bits
of the 48-bit product are added to a 32-bit accumulate value and the result is written to the destination register. The
bottom 16 bits of the 48-bit product are ignored.

If overflow occurs during the addition of the accumulate value, the instruction sets PSTATE.Q to 1. No overflow
can occur during the multiplication.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111 0 0 0 1 0 0 1 0 Rd Ra Rm 1 M 0 0 Rn</td>
</tr>
<tr>
<td>cond</td>
</tr>
</tbody>
</table>

**SMLAWB variant**

Applies when \( M = 0 \).

SMLAWB{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**SMLAWT variant**

Applies when \( M = 1 \).

SMLAWT{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \quad m_{\text{high}} = (M == '1');
\]

if \( d == 15 \) || \( n == 15 \) || \( m == 15 \) || \( a == 15 \) then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 12 11 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 1 0 0 1 1 Rn !=1111 Rd 0 0 0 M Rm Ra</td>
</tr>
</tbody>
</table>

**SMLAWB variant**

Applies when \( M = 0 \).

SMLAWB{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**SMLAWT variant**

Applies when \( M = 1 \).

SMLAWT{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

**Decode for all variants of this encoding**

if \( Ra == '1111' \) then SEE SMULWB, SMULWT;

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \quad m_{\text{high}} = (M == '1');
\]

if \( d == 15 \) || \( n == 15 \) || \( m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register holding the multiplier in the bottom or top half (selected by `<y>`), encoded in the "Rm" field.
- `<Ra>` Is the third general-purpose source register holding the addend, encoded in the "Ra" field.

Operation for all encodings

```
if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(R[n]) * SInt(operand2) + (SInt(R[a]) << 16);
    R[d] = result<47:16>;
    if (result >> 16) != SInt(R[d]) then  // Signed overflow
        PSTATE.Q = '1';
```
F5.1.192 SMLSD, SMLSDX

Signed Multiply Subtract Dual performs two signed 16 x 16-bit multiplications. It adds the difference of the products to a 32-bit accumulate operand.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

This instruction sets PSTATE.Q to 1 if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111| 0 1 1 0| 0 0 0| Rd| !=1111| Rm| 0 1| M| 1| Rn|

SMLSD variant

Applies when \( M = 0 \).

SMLSD{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

SMLSDX variant

Applies when \( M = 1 \).

SMLSDX{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

Decode for all variants of this encoding

if Ra == '1111' then SEE SMUSD;

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);  m_swap = (M == '1');

if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

T1

| 15 14 13 12|11 10 9 8|7 6 5 4|3 0|15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1| 1 1 0| 0 0| Rn| !=1111| Rd| 0 0| 0| M| Rm|

SMLSD variant

Applies when \( M = 0 \).

SMLSD{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

SMLSDX variant

Applies when \( M = 1 \).

SMLSDX{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

Decode for all variants of this encoding

if Ra == '1111' then SEE SMUSD;

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);  m_swap = (M == '1');

if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.
- `<Ra>` Is the third general-purpose source register holding the addend, encoded in the "Ra" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_swap then ROR(R[m],16) else R[m];
    product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
    product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
    result = product1 - product2 + SInt(R[a]);
    R[d] = result<31:0>;
    if result != SInt(result<31:0>) then  // Signed overflow
        PSTATE.Q = '1';
F5.1.193  SMLSLD, SMLSLDX

Signed Multiply Subtract Long Dual performs two signed 16 x 16-bit multiplications. It adds the difference of the products to a 64-bit accumulate operand.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow is possible during this instruction, but only as a result of the 64-bit addition. This overflow is not detected if it occurs. Instead, the result wraps around modulo $2^{64}$.

### A

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19</th>
<th>16 15</th>
<th>12 11</th>
<th>8</th>
<th>7 6 5 4 3 0</th>
<th>! cond RdHi RdLo Rn M 1 Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLSLD variant</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Applies when $M == 0$.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLSLD{&lt;c&gt;{&lt;q&gt;} &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;}}</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19</th>
<th>16 15</th>
<th>12 11</th>
<th>8</th>
<th>7 6 5 4 3 0</th>
<th>! cond RdHi RdLo Rm 0 1 M 1 Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLSLDX variant</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Applies when $M == 1$.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLSLDX{&lt;c&gt;{&lt;q&gt;} &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;}}</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Decode for all variants of this encoding

$dLo = \text{UInt}(\text{RdLo})$;  $dHi = \text{UInt}(\text{RdHi})$;  $n = \text{UInt}(\text{Rn})$;  $m = \text{UInt}(\text{Rm})$;  $m_swap = (M == '1')$;

if $dLo == 15 || dHi == 15 || n == 15 || m == 15$ then UNPREDICTABLE;

if $dHi == dLo$ then UNPREDICTABLE;

### CONSTRAINED UNPREDICTABLE behavior

If $dHi == dLo$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

### T

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8</th>
<th>7 6 5 4 3 0</th>
<th>15 12 11 8 7 6 5 4 3 0</th>
<th>1 1 1 1 1 1 1 0 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLSLD variant</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Applies when $M == 0$.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLSLD{&lt;c&gt;{&lt;q&gt;} &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;}}</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3 0</th>
<th>15 12 11 8 7 6 5 4 3 0</th>
<th>1 1 1 1 1 1 1 0 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLSLDX variant</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Applies when $M == 1$.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLSLDX{&lt;c&gt;{&lt;q&gt;} &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;}}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Decode for all variants of this encoding

dLo = UInt(RdLo);  dHi = UInt(RdHi);  n = UInt(Rn);  m = UInt(Rm);  m_swap = (M == '1');
if dLo == 15 || dHi == 15 || n == 15 || m == 15 then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13
if dHi == dLo then UNPREDICTABLE;

CONCONSTRAINED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOOP.
• The value in the destination register is UNKNOWN.

Notes for all encodings

For more information about the CONCONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<RdLo> Is the general-purpose source register holding the lower 32 bits of the addend, and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.
<RdHi> Is the general-purpose source register holding the upper 32 bits of the addend, and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.
<Rn> Is the first general-purpose source register, encoded in the "Rn" field.
<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  operand2 = if m_swap then ROR(R[m],16) else R[m];
  product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
  product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
  result = product1 - product2 + SInt(R[dHi]:R[dLo]);
  R[dHi] = result<63:32>;
  R[dLo] = result<31:0>;
  iss10775

F5.1.194   SMMLA, SMMLAR

Signed Most Significant Word Multiply Accumulate multiplies two signed 32-bit values, extracts the most significant 32 bits of the result, and adds an accumulate value.

Optionally, the instruction can specify that the result is rounded instead of being truncated. In this case, the constant 0x80000000 is added to the product before the high word is extracted.

A1

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26</th>
<th>25</th>
<th>24</th>
<th>23 22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rd</td>
<td>!=1111</td>
<td>Rm</td>
<td>0</td>
<td>0</td>
<td>R</td>
<td>1</td>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**SMMLA variant**

Applies when \( R = 0 \).

\( \text{SMMLA}\{<c>{<q>}\}<Rd>, <Rn>, <Rm>, <Ra> \)

**SMMLAR variant**

Applies when \( R = 1 \).

\( \text{SMMLAR}\{<c>{<q>}\}<Rd>, <Rn>, <Rm>, <Ra> \)

**Decode for all variants of this encoding**

if \( Ra = '1111' \) then SEE SMMUL;

\( d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ a = \text{UInt}(Ra); \ \text{round} = (R = '1'); \)

if \( d = 15 \) \&\& \( n = 15 \) \&\& \( m = 15 \) then UNPREDICTABLE;

T1

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>!=1111</td>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>R</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**SMMLA variant**

Applies when \( R = 0 \).

\( \text{SMMLA}\{<c>{<q>}\}<Rd>, <Rn>, <Rm>, <Ra> \)

**SMMLAR variant**

Applies when \( R = 1 \).

\( \text{SMMLAR}\{<c>{<q>}\}<Rd>, <Rn>, <Rm>, <Ra> \)

**Decode for all variants of this encoding**

if \( Ra = '1111' \) then SEE SMMUL;

\( d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ a = \text{UInt}(Ra); \ \text{round} = (R = '1'); \)

if \( d = 15 \) \&\& \( n = 15 \) \&\& \( m = 15 \) then UNPREDICTABLE;

// ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<<>  See Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

<Ra> Is the third general-purpose source register holding the addend, encoded in the "Ra" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = (SInt(R[a]) << 32) + SInt(R[n]) * SInt(R[m]);
    if round then result = result + 0x80000000;
    R[d] = result<63:32>;
Signed Most Significant Word Multiply Subtract multiplies two signed 32-bit values, subtracts the result from a 32-bit accumulate value that is shifted left by 32 bits, and extracts the most significant 32 bits of the result of that subtraction.

Optionally, the instruction can specify that the result of the instruction is rounded instead of being truncated. In this case, the constant 0x80000000 is added to the result of the subtraction before the high word is extracted.

SMMLS, SMMLSR

SMMLS variant
Applies when \( R = 0 \).
\[ \text{SMMLS}\{c\}\{q\} <Rd>, <Rn>, <Rm>, <Ra> \]

SMMLSR variant
Applies when \( R = 1 \).
\[ \text{SMMLSR}\{c\}\{q\} <Rd>, <Rn>, <Rm>, <Ra> \]

Decode for all variants of this encoding
\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ a = \text{UInt}(Ra); \ \text{round} = (R == '1');
\]
if \( d == 15 || n == 15 || m == 15 || a == 15 \) then UNPREDICTABLE;

T1

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

<Ra> Is the third general-purpose source register holding the addend, encoded in the "Ra" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = (SInt(R[a]) « 32) - SInt(R[n]) * SInt(R[m]);
    if round then result = result + 0x80000000;
    R[d] = result<63:32>;
F5.1.196 SMMUL, SMMULR

Signed Most Significant Word Multiply multiplies two signed 32-bit values, extracts the most significant 32 bits of the result, and writes those bits to the destination register.

Optionally, the instruction can specify that the result is rounded instead of being truncated. In this case, the constant 0x80000000 is added to the product before the high word is extracted.

A1

SMMUL variant
Applies when R == 0.
SMMUL{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMMULR variant
Applies when R == 1.
SMMULR{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for all variants of this encoding
\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{round} = (R == '1');\]
if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE;

T1

SMMUL variant
Applies when R == 0.
SMMUL{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMMULR variant
Applies when R == 1.
SMMULR{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for all variants of this encoding
\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{round} = (R == '1');\]
if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

aq See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = SInt(R[n]) * SInt(R[m]);
    if round then result = result + 0x80000000;
    R[d] = result<63:32>;
F5.1.197  SMUAD, SMUADX

Signed Dual Multiply Add performs two signed 16 x 16-bit multiplications. It adds the products together, and writes the result to the destination register.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

This instruction sets PSTATE.Q to 1 if the addition overflows. The multiplications cannot overflow.

A1

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | Rd | 1 | 1 | 1 | 1 | Rm | 0 | 0 | M | 1 | Rn |

SMUAD variant

Applies when M == 0.

SMUAD{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMUADX variant

Applies when M == 1.

SMUADX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad m\text{\_swap} = (M == '1');
\]

if \(d == 15\) \(||\) \(n == 15\) \(||\) \(m == 15\) then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>M</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SMUAD variant

Applies when M == 0.

SMUAD{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMUADX variant

Applies when M == 1.

SMUADX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for all variants of this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad m\text{\_swap} = (M == '1');
\]

if \(d == 15\) \(||\) \(n == 15\) \(||\) \(m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rn>\) Is the first general-purpose source register, encoded in the "Rn" field.

\(<Rm>\) Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  operand2 = if m_swap then ROR(R[m],16) else R[m];
  product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
  product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
  result = product1 + product2;
  R[d] = result<31:0>;
  if result != SInt(result<31:0>) then // Signed overflow
    PSTATE.Q = '1';
F5.1.198  SMULBB, SMULBT, SMULTB, SMULTT

Signed Multiply (halfwords) multiplies two signed 16-bit quantities, taken from either the bottom or the top half of their respective source registers. The other halves of these source registers are ignored. The 32-bit product is written to the destination register. No overflow is possible during this instruction.

A1

\[
\begin{array}{cccccccccccccccccccccccc}
\hline
& 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & R_d & 0 & 0 & 0 & 0 & 0 & R_n & 1 & M & 0 & R_m
\end{array}
\]

SMULBB variant

Applies when \( M == 0 \) \&\& \( N == 0 \).

SMULBB{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMULBT variant

Applies when \( M == 1 \) \&\& \( N == 0 \).

SMULBT{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMULTB variant

Applies when \( M == 0 \) \&\& \( N == 1 \).

SMULTB{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMULTT variant

Applies when \( M == 1 \) \&\& \( N == 1 \).

SMULTT{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for all variants of this encoding

\[
d = \text{UInt}(R_d); \quad n = \text{UInt}(R_n); \quad m = \text{UInt}(R_m); \\
n_{\text{high}} = (N == '1''); \quad m_{\text{high}} = (M == '1''); \\
\text{if } d == 15 \text{ } || \text{ } n == 15 \text{ } || \text{ } m == 15 \text{ then UNPREDICTABLE;}
\]

T1

\[
\begin{array}{cccccccccccccccccccccccc}
| & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 | & 15 & 14 & 13 & 12 & 11 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\hline
& 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & R_n & 1 & 1 & 1 & 1 & R_d & 0 & 0 & N & M & R_m
\end{array}
\]

SMULBB variant

Applies when \( N == 0 \) \&\& \( M == 0 \).

SMULBB{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

SMULBT variant

Applies when \( N == 0 \) \&\& \( M == 1 \).

SMULBT{<c>}{<q>} {<Rd>,} <Rn>, <Rm>
**SMULTB variant**

Applies when \( N == 1 \) \&\& \( M == 0 \).

\[
\text{SMULTB}\{\langle c\rangle}\{\langle q \rangle\} \{<Rd>,} <Rn>, <Rm>
\]

**SMULTT variant**

Applies when \( N == 1 \) \&\& \( M == 1 \).

\[
\text{SMULTT}\{\langle c\rangle}\{\langle q \rangle\} \{<Rd>,} <Rn>, <Rm>
\]

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
n_{\text{high}} = (N == '1'); \quad m_{\text{high}} = (M == '1');
\]

\[
\text{if} \quad d == 15 \quad || \quad n == 15 \quad || \quad m == 15 \quad \text{then} \text{UNPREDICTABLE}; \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rn>\) Is the first general-purpose source register holding the multiplicand in the bottom or top half (selected by \(<c>\) ), encoded in the "Rn" field.

\(<Rm>\) Is the second general-purpose source register holding the multiplier in the bottom or top half (selected by \(<q>\) ), encoded in the "Rm" field.

**Operation for all encodings**

\[
\text{if} \quad \text{ConditionPassed()} \quad \text{then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{operand1} = \text{if} \quad n_{\text{high}} \quad \text{then} \quad R[n]<31:16> \quad \text{else} \quad R[n]<15:0>;
\]

\[
\text{operand2} = \text{if} \quad m_{\text{high}} \quad \text{then} \quad R[m]<31:16> \quad \text{else} \quad R[m]<15:0>;
\]

\[
\text{result} = \text{SInt}(\text{operand1}) \quad \times \quad \text{SInt}(\text{operand2});
\]

\[
R[d] = \text{result}<31:0>;
\]

// Signed overflow cannot occur
F5.1.199   SMULL, SMULLS

Signed Multiply Long multiplies two 32-bit signed values to produce a 64-bit result.

In A32 instructions, the condition flags can optionally be updated based on the result. Use of this option adversely affects performance on many implementations.

A1

| 31 28|27 26 25 24|23 22 21 20||19 16|15 12|11 8|7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1=1111 | 0 0 0 1 | 1 0 | S | RdHi | RdLo | Rm | 1 0 0 1 | Rn |

Flag setting variant

Applies when S == 1.

SMULL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

Not flag setting variant

Applies when S == 0.

SMULL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

Decode for all variants of this encoding

dLo = UInt(RdLo); dHi = UInt(RdHi); m = UInt(Rm); n = UInt(Rn); setflags = (S == '1');
if dLo == 15 || dHi == 15 || n == 15 || m == 15 then UNPREDICTABLE;
if dHi == dLo then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

T1

| 15 14 13|12|11 10 9 8|7 6 5 4 3 0 |15 12|11 8|7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 1 0 1 1 1 0 0 0 | Rn | RdLo | RdHi | 0 0 0 0 | Rm |

T1 variant

SMULL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

Decode for this encoding

dLo = UInt(RdLo); dHi = UInt(RdHi); m = UInt(Rm); n = UInt(Rn); setflags = FALSE;
if dLo == 15 || dHi == 15 || n == 15 || m == 15 then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13
if dHi == dLo then UNPREDICTABLE;
CONSTRANDED UNPREDICTABLE behavior

If $d_{Hi} = d_{Lo}$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

Notes for all encodings

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<RdLo> Is the general-purpose destination register for the lower 32 bits of the result, encoded in the "RdLo" field.
<RdHi> Is the general-purpose destination register for the upper 32 bits of the result, encoded in the "RdHi" field.
<Rn> Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
<Rm> Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();
   result = SInt(R[n]) * SInt(R[m]);
   R[dHi] = result<63:32>;
   R[dLo] = result<31:0>;
   if setflags then
      PSTATE.N = result<63>;
      PSTATE.Z = IsZeroBit(result<63:0>);
      // PSTATE.C, PSTATE.V unchanged
### F5.1.200 SMULWB, SMULWT

Signed Multiply (word by halfword) multiplies a signed 32-bit quantity and a signed 16-bit quantity. The signed 16-bit quantity is taken from either the bottom or the top half of its source register. The other half of the second source register is ignored. The top 32 bits of the 48-bit product are written to the destination register. The bottom 16 bits of the 48-bit product are ignored. No overflow is possible during this instruction.

A1

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !="1111" | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Rd | 0 | 0 | 0 | 0 | 0 | 0 | Rm | 1 | M | 1 | 1 | Rn |

**SMULWB variant**

Applies when \( M = 0 \).

\[
\text{SMULWB}\{\langle c\rangle\}\{\langle q\rangle\}\{\langle Rd\rangle,\} \{\langle Rn\rangle, \langle Rm\rangle
\]

**SMULWT variant**

Applies when \( M = 1 \).

\[
\text{SMULWT}\{\langle c\rangle\}\{\langle q\rangle\}\{\langle Rd\rangle,\} \{\langle Rn\rangle, \langle Rm\rangle
\]

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ m\_\text{high} = (M == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
\]

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111110110</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rm</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>M</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SMULWB variant**

Applies when \( M = 0 \).

\[
\text{SMULWB}\{\langle c\rangle\}\{\langle q\rangle\}\{\langle Rd\rangle,\} \{\langle Rn\rangle, \langle Rm\rangle
\]

**SMULWT variant**

Applies when \( M = 1 \).

\[
\text{SMULWT}\{\langle c\rangle\}\{\langle q\rangle\}\{\langle Rd\rangle,\} \{\langle Rn\rangle, \langle Rm\rangle
\]

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ m\_\text{high} = (M == '1');
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register holding the multiplier in the bottom or top half (selected by <y>), encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    product = SInt(R[n]) * SInt(operand2);
    R[d] = product<47:16>;
    // Signed overflow cannot occur
F5.1.201  SMUSD, SMUSDX

Signed Multiply Subtract Dual performs two signed 16 x 16-bit multiplications. It subtracts one of the products from the other, and writes the result to the destination register.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow cannot occur.

A1

\[
\begin{array}{cccccccccccccc}
\end{array}
\]

\[
\begin{array}{cccccccccccccc}
!=1111 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & Rm & 0 & 1 & M & 1 & Rn
\end{array}
\]

\textit{SMUSD variant}

Applies when \( M == 0 \).

\texttt{SMUSD\{<c>{<q>}{<Rd>,}<Rn>,<Rm>}}

\textit{SMUSDX variant}

Applies when \( M == 1 \).

\texttt{SMUSDX\{<c>{<q>}{<Rd>,}<Rn>,<Rm>}}

\texttt{Decode for all variants of this encoding}

\[
d = \text{UInt}(Rd); n = \text{UInt}(Rn); m = \text{UInt}(Rm); m\_swap = (M == '1');
\]

if \( d == 15 \) \( n == 15 \) \( m == 15 \) then UNPREDICTABLE;

T1

\[
\begin{array}{ccccccccccccccccccccccccccc}
\end{array}
\]

\[
\begin{array}{ccccccccccccccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & Rn & 1 & 1 & 1 & Rd & 0 & 0 & 0 & M & Rm
\end{array}
\]

\textit{SMUSD variant}

Applies when \( M == 0 \).

\texttt{SMUSD\{<c>{<q>}{<Rd>,}<Rn>,<Rm>}}

\textit{SMUSDX variant}

Applies when \( M == 1 \).

\texttt{SMUSDX\{<c>{<q>}{<Rd>,}<Rn>,<Rm>}}

\texttt{Decode for all variants of this encoding}

\[
d = \text{UInt}(Rd); n = \text{UInt}(Rn); m = \text{UInt}(Rm); m\_swap = (M == '1');
\]

if \( d == 15 \) \( n == 15 \) \( m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
**Assembler symbols**

<c> See *Standard assembler syntax fields on page F2-2406.*

<q> See *Standard assembler syntax fields on page F2-2406.*

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if `ConditionPassed()` then
  EncodingSpecificOperations();
  operand2 = if `m_swap` then ROR(R[m],16) else R[m];
  product1 = `SInt(R[n]<15:0>) * SInt(operand2<15:0>)`;
  product2 = `SInt(R[n]<31:16>) * SInt(operand2<31:16>)`;
  result = product1 - product2;
  R[d] = result<31:0>;
  // Signed overflow cannot occur
F5.1.202  SRS, SRSDA, SRSDB, SRSIA, SRSIB

Store Return State stores the LR_<current_mode> and SPSR_<current_mode> to the stack of a specified mode. For information about memory accesses see Memory accesses on page F2-2412.

SRS is UNDEFINED in Hyp mode.

SRS is CONSTRAINED UNPREDICTABLE if it is executed in User or System mode, or if the specified mode is any of the following:

- Not implemented.
- A mode that Table G1-5 on page G1-3796 does not show.
- Hyp mode.
- Monitor mode, if the SRS instruction is executed in Non-secure state.

If EL3 is using AArch64 and an SRS instruction that is executed in a Secure EL1 mode specifies Monitor mode, it is trapped to EL3.

See Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>1</td>
<td>W</td>
<td>0</td>
<td>(1)</td>
</tr>
</tbody>
</table>
```

Decrement After variant

Applies when P == 0 && U == 0.

SRSDA{<c>}{<q>} SP{!}, #<mode>

Decrement Before variant

Applies when P == 1 && U == 0.

SRSDB{<c>}{<q>} SP{!}, #<mode>

Increment After variant

Applies when P == 0 && U == 1.

SRS{IA}{<c>}{<q>} SP{!}, #<mode>

Increment Before variant

Applies when P == 1 && U == 1.

SRSIB{<c>}{<q>} SP{!}, #<mode>

Decode for all variants of this encoding

wback = (W == '1'); increment = (U == '1'); wordhigher = (P == U);

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
```
### T1 variant

SRS{<c>}{<q>} SP{}, #<mode>

**Decode for this encoding**

\[wback = (W == '1'); \text{ increment} = \text{FALSE}; \text{ wordhigher} = \text{FALSE};\]

### T2

\[
\begin{array}{cccccccccccccccccccc}
| 15 & 14 & 13 & 12 | & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 | & 0 | \\
\hline
| 1 & 1 & 0 & 0 & 1 & 1 | & 0 | & W & 0 & (1)(1)(0)(1)(1)(1)(0)(0)(0)(0)(0)(0)(0)(0)(0) & \text{mode} |
\end{array}
\]

### Notes for all encodings

For more information about the **CONSTRAINED UNPREDICTABLE** behavior of this instruction, see Appendix K1, *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly **SRS (T32)** on page K1-5468 and **SRS (A32)** on page K1-5468.

### Assembler symbols

- **IA**: For encoding A1: is an optional suffix to indicate the Increment After variant.
  - For encoding T2: is an optional suffix for the Increment After form.

- **<c>**: For encoding A1: see *Standard assembler syntax fields on page F2-2406*. <c> must be AL or omitted.
  - For encoding T1 and T2: see *Standard assembler syntax fields on page F2-2406*.

- **<q>**: See *Standard assembler syntax fields on page F2-2406*.

- **!**: The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

- **<mode>**: Is the number of the mode whose Banked SP is used as the base register, encoded in the "mode" field. For details of PE modes and their numbers see *AArch32 PE mode descriptions on page G1-3796*.

**SRSFA, SRSIA, SRSFD, and SRSED** are pseudo-instructions for **SRSIB, SRSIA, SRSDB**, and **SRSDA** respectively, referring to their use for pushing data onto Full Ascending, Empty Ascending, Full Descending, and Empty Descending stacks.

### Operation for all encodings

```assembly
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    if PSTATE.EL == EL2 then // UNDEFINED at EL2
      UNDEFINED;
    // Check for UNPREDICTABLE cases. The definition of UNPREDICTABLE does not permit these
    // to be security holes
    if PSTATE.M IN {M32_User,M32_System} then
      UNPREDICTABLE;
    elsif mode == M32_Hyp then // Check for attempt to access Hyp mode SP
```
UNPREDICTABLE;
elsif mode == M32_Monitor then // Check for attempt to access Monitor mode SP
  if !HaveEL(EL3) || !IsSecure() then
    UNPREDICTABLE;
  elsif !ELUsingAArch32(EL3) then
    AArch64.MonitorModeTrap();
  elsif BadMode(mode) then
    UNPREDICTABLE;

  base = Rmode[13,mode];
  address = if increment then base else base-8;
  if wordhigher then address = address+4;
  MemA[address,4] = LR;
  MemA[address+4,4] = SPSR[];
  if wback then Rmode[13,mode] = if increment then base+8 else base-8;
else
  if ConditionPassed() then
    EncodingSpecificOperations();
  if PSTATE.EL == EL2 then // UNDEFINED at EL2
    UNDEFINED;

  // Check for UNPREDICTABLE cases. The definition of UNPREDICTABLE does not permit these
  // to be security holes
  if PSTATE.M IN {M32_User,M32_System} then
    UNPREDICTABLE;
  elsif mode == M32_Hyp then // Check for attempt to access Hyp mode SP
    UNPREDICTABLE;
  elsif mode == M32_Monitor then // Check for attempt to access Monitor mode SP
    if !HaveEL(EL3) || !IsSecure() then
      UNPREDICTABLE;
    elsif !ELUsingAArch32(EL3) then
      AArch64.MonitorModeTrap();
    elsif BadMode(mode) then
      UNPREDICTABLE;

  base = Rmode[13,mode];
  address = if increment then base else base-8;
  if wordhigher then address = address+4;
  MemA[address,4] = LR;
  MemA[address+4,4] = SPSR[];
  if wback then Rmode[13,mode] = if increment then base+8 else base-8;

CONSTRAINED UNPREDICTABLE behavior
If PSTATE.M IN {M32_User,M32_System}, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.

If mode == M32_Hyp, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.

If mode == M32_Monitor && (!HaveEL(EL3) || !IsSecure()), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.

If BadMode(mode), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction stores to the stack of the mode in which it is executed.
• The instruction stores to an UNKNOWN address, and if the instruction specifies writeback then any general-purpose register that can be accessed from the current Exception level without a privilege violation becomes UNKNOWN.
F5.1.203   SSAT

Signed Saturate saturates an optionally-shifted signed value to a selectable signed range.

This instruction sets PSTATE.Q to 1 if the operation saturates.

### A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0 1 0 1</td>
<td>sat_imm</td>
<td>Rd</td>
<td>imm5</td>
<td>sh</td>
<td>0 1</td>
<td>Rn</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Arithmetic shift right variant**

Applies when \( sh = 1 \).

\[
SSAT\{<c>\}{<q>} <Rd>, #<imm>, <Rn>, ASR #<amount>
\]

**Logical shift left variant**

Applies when \( sh = 0 \).

\[
SSAT\{<c>\}{<q>} <Rd>, #<imm>, <Rn> {, LSL #<amount>}
\]

**Decode for all variants of this encoding**

\[
d = UInt(Rd);  n = UInt(Rn);  saturate_to = UInt(sat_imm)+1;
(shift_t, shift_n) = DecodeImmShift(sh:'0', imm5);
if d == 15 || n == 15 then UNPREDICTABLE;
\]

### T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 14 12</th>
<th>11</th>
<th>8</th>
<th>7 6 5 4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 1 0 0</td>
<td>sh</td>
<td>0</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2(0)</td>
</tr>
</tbody>
</table>

**Arithmetic shift right variant**

Applies when \( sh = 1 \) \&\& \( !(imm3 == 000 \&\& imm2 == 00) \).

\[
SSAT\{<c>\}{<q>} <Rd>, #<imm>, <Rn>, ASR #<amount>
\]

**Logical shift left variant**

Applies when \( sh = 0 \).

\[
SSAT\{<c>\}{<q>} <Rd>, #<imm>, <Rn> {, LSL #<amount>}
\]

**Decode for all variants of this encoding**

\[
if sh == '1' \&\& (imm3:imm2) == '00000' then SEE SSAT16;
d = UInt(Rd);  n = UInt(Rn);  saturate_to = UInt(sat_imm)+1;
(shift_t, shift_n) = DecodeImmShift(sh:'0', imm3:imm2);
if d == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<imm>\) Is the bit position for saturation, in the range 1 to 32, encoded in the "sat_imm" field as \(<imm>-1\).

\(<Rn>\) Is the general-purpose source register, encoded in the "Rn" field.

\(<amount>\) For encoding A1: is the optional shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm5" field.

For encoding A1: is the shift amount, in the range 1 to 32 encoded in the "imm5" field as \(<amount>\) modulo 32.

For encoding T1: is the optional shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm3:imm2" field.

For encoding T1: is the shift amount, in the range 1 to 31 encoded in the "imm3:imm2" field as \(<amount>\).

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    operand = Shift(R[n], shift_t, shift_n, PSTATE.C);  // PSTATE.C ignored
    (result, sat) = SignedSatQ(SInt(operand), saturate_to);
    R[d] = SignExtend(result, 32);
    if sat then
        PSTATE.Q = '1';
Signed Saturate 16 saturates two signed 16-bit values to a selected signed range. This instruction sets PSTATE.Q to 1 if the operation saturates.

A1

```
| 31  | 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0 |
|----|---|---------------|-----------|----|----|-----|-----|-----|-----|
|    |11|11|0 1 0 1 0|1 0 sat_imm| Rd |1|1|1|0 0 1 1 | Rn |
```

A1 variant

`SSAT16{<c>}{<q>} <Rd>, #<imm>, <Rn>`

**Decode for this encoding**

```java
d = UInt(Rd);  n = UInt(Rn);  saturate_to = UInt(sat_imm)+1;
if d == 15 || n == 15 then UNPREDICTABLE;
```

T1

```
| 15 14 13 12|11 10 9 8 7 6 5 4 3 0 |
|----|-------------------|------|-----|-----|-----|-----|-----|-----|
|1 1 1 1 0 1|1 0 0 0 1 0 | Rn |0 0 0 0 | Rd |0 0 (0)(0) sat_imm |
```

T1 variant

`SSAT16{<c>}{<q>} <Rd>, #<imm>, <Rn>`

**Decode for this encoding**

```java
d = UInt(Rd);  n = UInt(Rn);  saturate_to = UInt(sat_imm)+1;
if d == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<imm>` Is the bit position for saturation, in the range 1 to 16, encoded in the "sat_imm" field as `<imm>-1.
- `<Rn>` Is the general-purpose source register, encoded in the "Rn" field.

Operation for all encodings

```java
if ConditionPassed() then
    EncodingSpecificOperations();
    (result1, sat1) = SignedSatQ(SInt(8\[n\]<15:0>>, saturate_to);
    (result2, sat2) = SignedSatQ(SInt(8\[n\]<31:16>>, saturate_to);
```
R[d]<15:0> = SignExtend(result1, 16);
R[d]<31:16> = SignExtend(result2, 16);
if sat1 || sat2 then
    PSTATE.Q = '1';
F5.1.205   SSAX

Signed Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer subtraction and one 16-bit addition, and writes the results to the destination register. It sets PSTATE.GE according to the results.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|----|-----|-----|----|----|-----|-----|-----|-----|
|    | 0 1 | 1 0 | 0 0 | 0 1 | Rn  | Rd   |
```

**A1 variant**

SSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

```
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
```

T1

```
<table>
<thead>
<tr>
<th>15 14</th>
<th>13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 14</th>
<th>13 12</th>
<th>11 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 1</td>
<td>1 1</td>
<td>0 1</td>
<td>0 1</td>
<td>Rn</td>
<td>1 1 1 1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**T1 variant**

SSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

```
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum  = SInt(R[n]<15:0>) + SInt(R[m]<31:16>);
    diff = SInt(R[n]<31:16>) - SInt(R[m]<15:0>);
```
R[d]<15:0> = sum<15:0>;
R[d]<31:16> = diff<15:0>;
PSTATE.GE<1:0> = if sum >= 0 then '11' else '00';
PSTATE.GE<3:2> = if diff >= 0 then '11' else '00';
F5.1.206  SSUB16

Signed Subtract 16 performs two 16-bit signed integer subtractions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the subtractions.

A1

| 31 | 28|27|26|25|24|23|22|21|20|19 | 16|15| 12| 11|10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |   | Rn |   | Rd | (1) | (1) | (1) | 0 | 1 | 1 | 1 | Rm |

cond

A1 variant

SSUB16{<c>}{<q>} {<Rd>}, {<Rn>, <Rm>}

Decode for this encoding

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ \text{if} \ d == 15 \ || \ n == 15 \ || \ m == 15 \ \text{then UNPREDICTABLE}; \]

T1

| 15 | 14 | 13 | 12|11 |10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 |0 | 1 | 0 | 1 | 1 | 0 | 1 | Rn | 1 | 1 | 1 | 1 | Rd | 0 | 0 | 0 | 0 | Rm |

T1 variant

SSUB16{<c>}{<q>} {<Rd>}, {<Rn>, <Rm>}

Decode for this encoding

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ \text{if} \ d == 15 \ || \ n == 15 \ || \ m == 15 \ \text{then UNPREDICTABLE}; \]
\[ \text{// ARMv8-A removes UNPREDICTABLE for R13} \]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.
\(<q>\)  See Standard assembler syntax fields on page F2-2406.
\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.
\(<Rn>\) Is the first general-purpose source register, encoded in the "Rn" field.
\(<Rm>\) Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

\[ \text{if ConditionPassed()} \ \text{then} \]
\[ \text{EncodingSpecificOperations();} \]
\[ \text{diff1} = \text{SInt}(R[n]<15:0>) - \text{SInt}(R[m]<15:0>); \]
\[ \text{diff2} = \text{SInt}(R[n]<31:16>) - \text{SInt}(R[m]<31:16>); \]
\[ \text{R[d]<15:0> = diff1<15:0>;} \]
R[d]<31:16> = diff2<15:0>;
PSTATE.GE<1:0> = if diff1 >= 0 then '11' else '00';
PSTATE.GE<3:2> = if diff2 >= 0 then '11' else '00';
F5.1.207   **SSUB8**

Signed Subtract 8 performs four 8-bit signed integer subtractions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the subtractions.

**A1**

<table>
<thead>
<tr>
<th>31 28 26 24 23 22 21 20 19 16</th>
<th>15 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
</tr>
<tr>
<td>cond</td>
<td></td>
</tr>
</tbody>
</table>

**A1 variant**

SSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d = 15 \) || \( n = 15 \) || \( m = 15 \) then UNPREDICTABLE;

**T1**

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 | 15 14 13 12 | 11 8 7 6 5 4 3 0 |
|------------------|-----------------|
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | Rn | 1 | 1 | 1 | 1 | Rd | 0 | 0 | 0 | 0 | Rm |

**T1 variant**

SSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d = 15 \) || \( n = 15 \) || \( m = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

*<c>* See Standard assembler syntax fields on page F2-2406.

*<q>* See Standard assembler syntax fields on page F2-2406.

*Rd* Is the general-purpose destination register, encoded in the "Rd" field.

*Rn* Is the first general-purpose source register, encoded in the "Rn" field.

*Rm* Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then

EncodingSpecificOperations();

diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
\[ \text{diff4} = \text{SInt}(R[n]<31:24>) - \text{SInt}(R[m]<31:24>); \]
\[ R[d]<7:0> = \text{diff1}<7:0>; \]
\[ R[d]<15:8> = \text{diff2}<7:0>; \]
\[ R[d]<23:16> = \text{diff3}<7:0>; \]
\[ R[d]<31:24> = \text{diff4}<7:0>; \]
\[ \text{PSTATE.GE}<0> = \text{if diff1} >= 0 \text{ then '1' else '0'}; \]
\[ \text{PSTATE.GE}<1> = \text{if diff2} >= 0 \text{ then '1' else '0'}; \]
\[ \text{PSTATE.GE}<2> = \text{if diff3} >= 0 \text{ then '1' else '0'}; \]
\[ \text{PSTATE.GE}<3> = \text{if diff4} >= 0 \text{ then '1' else '0'}; \]
F5.1.208 STC

Store data to System register calculates an address from a base register value and an immediate offset, and stores a word from the DBGDTRRXint System register to memory. It can use offset, post-indexed, pre-indexed, or unindexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

In an implementation that includes EL2, the permitted STC access to DBGDTRRXint can be trapped to Hyp mode, meaning that an attempt to execute an STC instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see Trapping general Non-secure System register accesses to debug registers on page G1-3911.

For simplicity, the STC pseudocode does not show this possible trap to Hyp mode.

A1

<table>
<thead>
<tr>
<th>31 28 26 25 24 23 21 20 19 16 15 14 12 11 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1</td>
</tr>
<tr>
<td>cond</td>
<td></td>
</tr>
</tbody>
</table>

Offset variant

Applies when \( P == 1 \) \&\& \( W == 0 \).

\[
\text{STC} \{<c>\} \{<q>\} \ p14, \ c5, \ [<Rn>\{, \ #\{+/\-\}<imm>-}\}]
\]

Post-indexed variant

Applies when \( P == 0 \) \&\& \( W == 1 \).

\[
\text{STC} \{<c>\} \{<q>\} \ p14, \ c5, \ [<Rn>\], \ #\{+/\-\}<imm>-\}
\]

Pre-indexed variant

Applies when \( P == 1 \) \&\& \( W == 1 \).

\[
\text{STC} \{<c>\} \{<q>\} \ p14, \ c5, \ [<Rn>\}, \ #\{+/\-\}<imm>-]\}
\]

Unindexed variant

Applies when \( P == 0 \) \&\& \( U == 1 \) \&\& \( W == 0 \).

\[
\text{STC} \{<c>\} \{<q>\} \ p14, \ c5, \ [<Rn>\], \ <option>-\}
\]

Decode for all variants of this encoding

\[
\text{if } P == '0' \text{ \&\& } U == '0' \text{ \&\& } W == '0' \text{ then UNDEFINED;}
\]

\[
n = \text{UInt}(Rn); \quad cp = 14;
\]

\[
\text{imm32} = \text{ZeroExtend}(\text{imm8:'00', 32}); \quad \text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1');
\]

\[
\text{if } n == 15 \text{ \&\& } \text{wback} \text{ \&\& } \text{CurrentInstrSet()} \neq \text{InstrSet_A32} \text{ then UNPREDICTABLE;}
\]

CONSTRANDED UNPREDICTABLE behavior

If \( n == 15 \) \&\& \( \text{wback} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in Using R15 on page K1-5457.
T1

Offset variant
Applies when $P == 1$ && $W == 0$.

\[
\text{STC}\{<c>\}{<q>} \ p14, c5, [<Rn>\{, #\{+/-\}imm\}]
\]

Post-indexed variant
Applies when $P == 0$ && $W == 1$.

\[
\text{STC}\{<c>\}{<q>} \ p14, c5, [<Rn>\], #{+/-}imm
\]

Pre-indexed variant
Applies when $P == 1$ && $W == 1$.

\[
\text{STC}\{<c>\}{<q>} \ p14, c5, [<Rn>\], #{+/-}imm\}
\]

Unindexed variant
Applies when $P == 0$ && $U == 1$ && $W == 0$.

\[
\text{STC}\{<c>\}{<q>} \ p14, c5, [<Rn>\], <option>
\]

Decode for all variants of this encoding

if $P == '0'$ && $U == '0'$ && $W == '0'$ then UNDEFINED;

\[n = \text{UInt}(Rn); \ cp = 14;
\]

imm32 = ZeroExtend(imm8:'00', 32); index = ($P == '1'\); add = ($U == '1'\); wback = ($W == '1'\);

if n == 15 && (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If $n == 15$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in Using R15 on page K1-5457.

Assembler symbols

- See Standard assembler syntax fields on page F2-2406.
- For the offset or unindexed variant: is the general-purpose base register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

- For the offset, post-indexed or pre-indexed variant: is the general-purpose base register, encoded in the "Rn" field.

- Is an 8-bit immediate, in the range 0 to 255 enclosed in {}, encoded in the "imm8" field. The value of this field is ignored when executing this instruction.
+/-    Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

-      when U = 0
+      when U = 1

<imm>  Is the immediate offset used for forming the address, a multiple of 4 in the range 0-1020, defaulting to 0 and encoded in the "imm8" field, as <imm>/4.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();
   AArch32.CheckSystemAccess(cp, ThisInstr());
   offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
   address = if index then offset_addr else R[n];

   // System register read from DBGDTRRXint.
   MemA[address,4] = DBGDTR_EL0[];

   if wback then R[n] = offset_addr;
F5.1.209 STL

Store-Release Word stores a word from a register to memory. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release on page B2-90*.

For more information about support for shared memory see *Synchronization and semaphores on page E2-2355*. For information about memory accesses see *Memory accesses on page F2-2412*.

**A1**

```
| 31 | 28|27|26|25|24|23|22|21|20|19|16|15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3 | 0 |
| !=1111 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | Rn | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
cond
```

A1 variant

STL{<c>}{<q>} <Rt>, [Rn]

**Decode for this encoding**

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);
\]

\[
\text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE;}
\]

**T1**

```
| 15|14|13|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 |12 |11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Rn | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
cond
```

T1 variant

STL{<c>}{<q>} <Rt>, [Rn]

**Decode for this encoding**

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);
\]

\[
\text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE;}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields on page F2-2406*.
- `<q>` See *Standard assembler syntax fields on page F2-2406*.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.

**Operation for all encodings**

\[
\text{if } \text{ConditionPassed}() \text{ then}
\quad \text{EncodingSpecificOperations();}
\quad \text{address} = R[n];
\quad \text{MemO}[\text{address}, 4] = R[t];
\]
F5.1.210   STLB

Store-Release Byte stores a byte from a register to memory. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1=1111</td>
<td>0 0 0 1 1 0 0</td>
<td>Rn</td>
<td><a href="1">1</a>(1)(1)</td>
<td>1(1)</td>
<td>0 0</td>
<td>1 0 0 1</td>
<td>Rt</td>
</tr>
</tbody>
</table>

**cond**

**A1 variant**

STLB{<c>}{<q>} <Rt>, [<Rn>]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); n = \text{UInt}(Rn); \]

if \( t = 15 \) || \( n = 15 \) then UNPREDICTABLE;

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 |0 |15 |12|11 10 9 8 |7 6 5 4 |3 2 1 0 |
| 1 1 1 0 1 0 0 1 1 0 0 | Rn | Rt |(1)(1)(1)(1)|1|0 0 |(1)(1)(1)(1)|

**T1 variant**

STLB{<c>}{<q>} <Rt>, [<Rn>]

**Decode for this encoding**

\[ t = \text{UInt}(Rt); n = \text{UInt}(Rn); \]

if \( t = 15 \) || \( n = 15 \) then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rt>** Is the general-purpose register to be transferred, encoded in the "Rt" field.
- **<Rn>** Is the general-purpose base register, encoded in the "Rn" field.

**Operation for all encodings**

if ConditionPassed() then

   EncodingSpecificOperations();
   address = R[n];
   MemU[address, 1] = R[t]<7:Φ>;

F5.1.211 STLEX

Store-Release Exclusive Word stores a word from a register to memory if the executing PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90. For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

\[
\begin{array}{cccccccccccccccccc}
\end{array}
\]

cond = 1111

\[
\begin{array}{cccccccccccccccccc}
| & Rn & Rd & (1) & (1) & 1 & 0 & 1 & 1 & 0 | \\
\end{array}
\]

A1 variant

STLEX{<c>}{<q>} <Rd>, <Rt>, [<Rn>]

Decode for this encoding

d = Uint(Rd); t = Uint(Rt); n = Uint(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If d == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The store instruction executes but the value stored is UNKNOWN.

If d == n, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The instruction performs the store to an UNKNOWN address.

T1

\[
\begin{array}{cccccccccccccccccc}
| & 15 & 14 & 13 & 12 | 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 | 15 & 12 | 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

cond = 1111

\[
\begin{array}{cccccccccccccccccc}
| & Rn & Rd | (1)(1)(1)(1) & 1 & 1 & 0 | \\
\end{array}
\]

T1 variant

STLEX{<c>}{<q>} <Rd>, <Rt>, [<Rn>]

Decode for this encoding

d = Uint(Rd); t = Uint(Rt); n = Uint(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;
**CONSTRAINED UNPREDICTABLE behavior**

If \( d \equiv t \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The store instruction executes but the value stored is **UNKNOWN**.

If \( d \equiv n \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The instruction performs the store to an **UNKNOWN** address.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:
  - 0 If the operation updates memory.
  - 1 If the operation fails to update memory.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.

**Aborts and alignment**

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- `<Rd>` is not updated.

A non word-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If `AArch32.ExclusiveMonitorsPass()` returns **TRUE**, the exception is generated.
- Otherwise, it is **IMPLEMENTATION DEFINED** whether the exception is generated.

If `AArch32.ExclusiveMonitorsPass()` returns **FALSE** and the memory address, if accessed, would generate a synchronous Data Abort exception, it is **IMPLEMENTATION DEFINED** whether the exception is generated.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if AArch32.ExclusiveMonitorsPass(address,4) then
```
Mem0[address, 4] = R[t];
R[d] = ZeroExtend('0');
else
R[d] = ZeroExtend('1');
F5.1.212   STLEXB

Store-Release Exclusive Byte stores a byte from a register to memory if the executing PE has exclusive access to
the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was
performed.

The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For
information about memory accesses see Memory accesses on page F2-2412.

A1

|cond  |
|31|28|27|26|25|24|23|22|21|20|19|16|15|12|11|10|9|8|7|6|5|4|3|0|
|!=1111|0|0|0|1|1|0|0|Rn|Rd|(1)|(1)|1|0|0|1|Rt|

A1 variant

STLEXB{<c>}{<q>} <Rd>, <Rt>, [<Rn>]

Decode for this encoding

d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If d == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction executes but the value stored is UNKNOWN.

If d == n, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs the store to an UNKNOWN address.

T1

|cond  |
|15|14|13|12|11|10|9|8|7|6|5|4|3|0|15|12|11|10|9|8|7|6|5|4|3|0|
|1|1|1|0|1|0|0|1|1|0|0|Rn|Rt|(1)|(1)|(1)|1|1|0|0|Rd|

T1 variant

STLEXB{<c>}{<q>} <Rd>, <Rt>, [<Rn>]

Decode for this encoding

d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;
**CONSTRAINED UNPREDICTABLE behavior**

If \( d = t \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The store instruction executes but the value stored is **UNKNOWN**.

If \( d = n \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The instruction performs the store to an **UNKNOWN** address.

**Notes for all encodings**

For more information about the **CONSTRAINED UNPREDICTABLE** behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:
  
<table>
<thead>
<tr>
<th>Value</th>
<th>Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>If the operation updates memory.</td>
</tr>
<tr>
<td>1</td>
<td>If the operation fails to update memory.</td>
</tr>
</tbody>
</table>

- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.

**Aborts**

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- `<Rd>` is not updated.

If `AArch32.ExclusiveMonitorsPass()` returns `FALSE` and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if AArch32.ExclusiveMonitorsPass(address,1) then
        Memo[address, 1] = R[t]<7:0>;
        R[d] = ZeroExtend('0');
    else
        R[d] = ZeroExtend('1');
```

---

*Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.*

*Non-Confidential*
F5.1.213  STLEXD

Store-Release Exclusive Doubleword stores a doubleword from two registers to memory if the executing PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release* on page B2-90.

For more information about support for shared memory see *Synchronization and semaphores* on page E2-2355. For information about memory accesses see *Memory accesses* on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 1 1</td>
<td>0 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td>1 1</td>
<td>1 0 1 0 1</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

A1 variant

STLEXD{<c>}{<q>} <Rd>, <Rt>, <Rt2>, [<Rn>]}

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad t = \text{UInt}(Rt); \quad t2 = t+1; \quad n = \text{UInt}(Rn);
\]

if \(d == 15 \text{ || } Rt<0> == '1' \text{ || } t2 == 15 \text{ || } n == 15\) then UNPREDICTABLE;

if \(d == n \text{ || } d == t \text{ || } d == t2\) then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \(d == t\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \(d == n\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

If \(Rt<0> == '1'\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: \(Rt<0> == '0'\).
- The instruction executes with the additional decode: \(t2 = t\).
- The instruction executes as described, with no change to its behavior and no additional side effects.

If \(Rt == '1110'\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction is handled as described in *Using R15* on page K1-5457.
**T1**

[Table showing T1 instruction format]

**T1 variant**

STLEXD{<c>}{<q>} <Rd>, <Rt>, <Rt2>, [<Rn>]

**Decode for this encoding**

\[
\begin{align*}
\text{d} &= \text{UInt}(\text{Rd}); \\
\text{t} &= \text{UInt}(\text{Rt}); \\
\text{t2} &= \text{UInt}(\text{Rt2}); \\
\text{n} &= \text{UInt}(\text{Rn}); \\
\text{if} \ d &= 15 \ || \ t &= 15 \ || \ t2 &= 15 \ || \ n &= 15 \ \text{then UNPREDICTABLE}; \\
\text{if} \ d &= n \ || \ d &= t \ || \ d &= t2 \ \text{then UNPREDICTABLE};
\end{align*}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( d = t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as \textit{NOP}.
- The store instruction executes but the value stored is UNKNOWN.

If \( d = n \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as \textit{NOP}.
- The instruction performs the store to an UNKNOWN address.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- See **Standard assembler syntax fields** on page F2-2406.

- For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. \(<\text{Rt}>\) must be even-numbered and not R14.

- For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.

- For encoding A1: is the second general-purpose register to be transferred. \(<\text{Rt2}>\) must be \(<\text{R(t+1)}>\).

- For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.

- Is the general-purpose base register, encoded in the "Rn" field.
Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- \(<Rd>\) is not updated.

A non word-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If `AArch32.ExclusiveMonitorsPass()` returns `TRUE`, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If `AArch32.ExclusiveMonitorsPass()` returns `FALSE` and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

Operation for all encodings

```
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    // Create doubleword to store such that R[t] will be stored at address and R[t2] at address+4.
    value = if BigEndian() then R[t]:R[t2] else R[t2]:R[t];
    if AArch32.ExclusiveMonitorsPass(address, 8) then
        Mem0[address, 8] = value;
        R[d] = ZeroExtend('0');
    else
        R[d] = ZeroExtend('1');
```
F5.1.214   STLEXH

Store-Release Exclusive Halfword stores a halfword from a register to memory if the executing PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release* on page B2-90.

For more information about support for shared memory see *Synchronization and semaphores* on page E2-2355. For information about memory accesses see *Memory accesses* on page F2-2412.

A1

```
|    | 31 28|27 26 25 24|23 22 21 20|19 16|15 |12|11 10 9 8 7 6 5 4 3 0 |
|----|-----|----------|----------|-----|----|----|----------|--------|----------|
| != | 1111| 0 0 0 1 1 1 0 | Rn Rd | (1)(1)| 1 0 1 0 1 1 |
| cond |
```

**A1 variant**

STLEXH{<c>}{<q>} <Rd>, <Rt>, [Rn]

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \]
\[ \text{if } d == 15 || t == 15 || n == 15 \text{ then UNPREDICTABLE}; \]
\[ \text{if } d == n || d == t \text{ then UNPREDICTABLE}; \]

**CONSTRAINED UNPREDICTABLE behavior**

If \( d == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( d == n \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

T1

```
|    | 15 14 13 12|11 10 9 8 7 6 5 4 3 0 |15 |12|11|10 9 8 7 6 5 4 3 0 |
|----|----------|-------------|----|----|----|----------|--------|----------|
| \( \text{cond} \) | 1 1 1 0 1 0 0 1 1 0 0 | Rn Rt | (1)(1)(1)| 1 1 0 1 |
```

**T1 variant**

STLEXH{<c>}{<q>} <Rd>, <Rt>, [Rn]

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \]
\[ \text{if } d == 15 || t == 15 || n == 15 \text{ then UNPREDICTABLE}; \]
\[ \text{if } d == n || d == t \text{ then UNPREDICTABLE}; \]
**CONSTRAINED UNPREDICTABLE behavior**

If \( d = t \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The store instruction executes but the value stored is **UNKNOWN**.

If \( d = n \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The instruction performs the store to an **UNKNOWN** address.

**Notes for all encodings**

For more information about the **CONSTRAINED UNPREDICTABLE** behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:
  - 0 If the operation updates memory.
  - 1 If the operation fails to update memory.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.

**Aborts and alignment**

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated
- `<Rd>` is not updated.

A non word-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If `AArch32.ExclusiveMonitorsPass()` returns **TRUE**, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If `AArch32.ExclusiveMonitorsPass()` returns **FALSE** and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if AArch32.ExclusiveMonitorsPass(address,2) then
```
MemO[address, 2] = R[t]<15:0>;
R[d] = ZeroExtend('0');
else
    R[d] = ZeroExtend('1');
F5.1.215  STLH

Store-Release Halfword stores a halfword from a register to memory. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release on page B2-90.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

<table>
<thead>
<tr>
<th>Condition</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000000001111</td>
<td>0 0 1 1 0</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

Decoding for A1 variant
STLH{<c>}{<q>} <Rt>, [<Rn>] |

Decode for this encoding
\[
t = \text{UInt}(Rt); n = \text{UInt}(Rn);
\]
\[
\text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE;}
\]

T1

<table>
<thead>
<tr>
<th>Condition</th>
<th>Rn</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000000011111</td>
<td>0 0 1 1 0</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

Decoding for T1 variant
STLH{<c>}{<q>} <Rt>, [<Rn>] |

Decode for this encoding
\[
t = \text{UInt}(Rt); n = \text{UInt}(Rn);
\]
\[
\text{if } t == 15 \text{ || } n == 15 \text{ then UNPREDICTABLE;}
\]

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.

\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

Operation for all encodings

\[
\text{if ConditionPassed() then}
\]
\[
\text{EncodingSpecificOperations();}
\]
\[
\text{address} = \text{R}[n];
\]
\[
\text{MemO}[\text{address}, 2] = \text{R}[t]<15:0>;
\]
F5.1.216 STM, STMIA, STMEA

Store Multiple (Increment After, Empty Ascending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations start at this address, and the address just above the last of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

For details of related system instructions see STM (User registers).

A1

```
|31 28 25 24 23 22 21 20 19 16 15 | | | 0 |
-+-+-+-+-+-+-+-+-----------------+
  !=111 1 0 0 0 1 0 W 0 Rn  register_list
```

A1 variant

STM{IA}{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
STMIA{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Empty Ascending stack

Decode for this encoding

```
n = UInt(Rn);  registers = register_list;  wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
```

CONSTRANDED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If n == 15 & wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in Using R15 on page K1-5457.

T1

```
|15 14 13 12|11 10 8 7 | 0 |
-+-+-+-+-+-+-+-+-+
  1 1 0 0 0 0 Rn  register_list
```

T1 variant

STM{IA}{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
STMIA{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Empty Ascending stack
Decode for this encoding

\[
n = \text{UInt}(Rn); \text{ registers } = '00000000':\text{ register_list}; \text{ wback } = \text{ TRUE}; \\
\text{ if BitCount(registers) } < 1 \text{ then UNPREDICTABLE;}
\]

CONstrained Unpredictable behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If n == 15 & wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in Using R15 on page K1-5457.

T2

\[
\begin{array}{cccccccccccccccc}
| 15 & 14 & 13 & 12 | 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 14 & 13 & 12 | \\
\end{array}
\]

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | W | 0 | Rn | 0 | M | 0 | \text{ register_list } |
|-------------------|
| \text{ register_list<13> } |

T2 variant

STM\{IA\}{<c>}.W <Rn>{!}, \text{ <registers>} // Preferred syntax, if <Rn>, '!' and \text{ <registers>} can be represented in T1
STM\{<c>\}.W <Rn>{!}, \text{ <registers>} // Alternate syntax, Empty Ascending stack, if <Rn>, '!' and \text{ <registers>} can be represented in T1
STM\{IA\}{<c>}{<q>}. <Rn>{!}, \text{ <registers>} // Preferred syntax
STM\{<c>\}{<q>}. <Rn>{!}, \text{ <registers>} // Alternate syntax, Empty Ascending stack

Decode for this encoding

\[
n = \text{UInt}(Rn); \text{ registers } = P:M:\text{ register_list}; \text{ wback } = (W == '1'); \\
\text{ if n } == 15 \text{ || BitCount(registers) } < 2 \text{ then UNPREDICTABLE;}
\]

\[
\text{ if wback \&\& registers<1> } == '1' \text{ then UNPREDICTABLE;}
\]

\[
\text{ if registers<13> } == '1' \text{ then UNPREDICTABLE;}
\]

\[
\text{ if registers<15> } == '1' \text{ then UNPREDICTABLE;}
\]

CONstrained Unpredictable behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.
If \( \text{BitCount}(\text{registers}) == 1 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If \( \text{wback} && \text{registers}<n> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored for the base register is UNKNOWN.

If \( \text{registers}<13> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs all of the stores using the specified addressing mode but the value of R13 is UNKNOWN.

If \( \text{registers}<15> == '1' \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs all of the stores using the specified addressing mode but the value of R15 is UNKNOWN.

If \( n == 15 \&\& \text{wback} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in *Using R15 on page K1-5457.*

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors.*

**Assembler symbols**

- \( \text{IA} \) Is an optional suffix for the Increment After form.
- \( <c> \) See *Standard assembler syntax fields on page F2-2406.*
- \( <q> \) See *Standard assembler syntax fields on page F2-2406.*
- \( <Rn> \) Is the general-purpose base register, encoded in the "Rn" field.
- \( ! \) The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.
<registers>  For encoding A1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The PC can be in the list. However, ARM deprecates the use of instructions that include the PC in the list. If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

For encoding T1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R7, encoded in the "register_list" field. If the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

For encoding T2: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain the LR. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    for i = 0 to 14
        if registers<i> == '1' then
            if i == n && wback && i != LowestSetBit(registers) then
                MemA[address,4] = bits(32) UNKNOWN;  // Only possible for encodings T1 and A1
            else
                MemA[address,4] = R[i];
                address = address + 4;
        if registers<15> == '1' then  // Only possible for encoding A1
            MemA[address,4] = PCStoreValue();
        if wback then R[n] = R[n] + 4*BitCount(registers);
F5.1.217   STM (User registers)

In an EL1 mode other than System mode, Store Multiple (User registers) stores multiple User mode registers to consecutive memory locations using an address from a base register. The PE reads the base register value normally, using the current mode to determine the correct Banked version of the register. This instruction cannot writeback to the base register.

Store Multiple (User registers) is UNDEFINED in Hyp mode, and CONSTRAINED UNPREDICTABLE in User or System modes.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 | | | | | | | | |0|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

 !=1111 1 0 0 P U 1 0 | 0 | Rn | register_list
cond
```

A1 variant

STM{<amode>}{{<c>}}{<q>} <Rn>, <registers>

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \text{ registers } = \text{register_list}; \text{ increment } = (U == '1'); \text{ wordhigher } = (P == U);
\]

\[
\text{if } n == 15 \text{ or BitCount(registers) } < 1 \text{ then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<amode> is one of:

- **DA** Decrement After. The consecutive memory addresses end at the address in the base register. Encoded as P = 0, U = 0.
- **ED** Empty Descending. For this instruction, a synonym for DA.
- **DB** Decrement Before. The consecutive memory addresses end one word below the address in the base register. Encoded as P = 1, U = 0.
- **FD** Full Descending. For this instruction, a synonym for DB.
- **IA** Increment After. The consecutive memory addresses start at the address in the base register. This is the default. Encoded as P = 0, U = 1.
- **EA** Empty Ascending. For this instruction, a synonym for IA.
- **IB** Increment Before. The consecutive memory addresses start one word above the address in the base register. Encoded as P = 1, U = 1.
- **FA** Full Ascending. For this instruction, a synonym for IB.
F5 T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

<c>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<rn>
Is the general-purpose base register, encoded in the "Rn" field.

<registers>
Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be stored by the STM instruction. The registers are stored with the lowest-numbered register to the lowest memory address, through to the highest-numbered register to the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  if PSTATE.EL == EL2 then
    UNDEFINED;
  elsif PSTATE.M IN {M32_User,M32_System} then
    UNPREDICTABLE;
  else
    length = 4*BitCount(registers);
    address = if increment then R[n] else R[n]-length;
    if wordhigher then address = address+4;
    for i = 0 to 14
      if registers<i> == '1' then  // Store User mode register
        MemA[address,4] = Rmode[i, M32_User];
        address = address + 4;
      if registers<15> == '1' then
        MemA[address,4] = PCStoreValue();

CONSTRAINED UNPREDICTABLE behavior

If PSTATE.M IN {M32_User,M32_System}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.
F5.1.218   STMDA, STMED

Store Multiple Decrement After (Empty Descending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations end at this address, and the address just below the lowest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

For details of related system instructions see STM (User registers).

A1

```
31 28 26 24 23 22 21 20 19 16 15 | | | | 0 |
!111 1 0 0 0 0 0 W 0 Rn | register_list
```

**A1 variant**

STMDA{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
STMED{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Empty Descending stack

**Decode for this encoding**

\[ n = \text{UInt}(Rn); \text{ registers} = \text{register\_list}; \text{ wback} = (W == '1'); \]
\[ \text{if } n == 15 || \text{BitCount(registers)} < 1 \text{ then UNPREDICTABLE;} \]

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction targets an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If \( n == 15 \&\& wback \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>** See Standard assembler syntax fields on page F2-2406.
- **<q>** See Standard assembler syntax fields on page F2-2406.
- **<Rn>** Is the general-purpose base register, encoded in the "Rn" field.
The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers> is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The PC can be in the list. However, ARM deprecates the use of instructions that include the PC in the list. If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] - 4*BitCount(registers) + 4;
    for i = 0 to 14
        if registers<i> == '1' then
            if i == n && wback && i != LowestSetBit(registers) then
                MemA[address,4] = bits(32) UNKNOWN;
            else
                MemA[address,4] = R[i];
                address = address + 4;
            if registers<15> == '1' then
                MemA[address,4] = PCStoreValue();
                if wback then R[n] = R[n] - 4*BitCount(registers);
STMDB, STMFD

Store Multiple Decrement Before (Full Descending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations end just below this address, and the address of the first of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

For details of related system instructions see STM (User registers).

This instruction is used by the alias PUSH (multiple registers). See Alias conditions on page F5-3059 for details of when each alias is preferred.

A1

```
| 31 28 27 26 25 24 23 22 21 20 19 16 15 |
| !1:1111 1 0 0 1 0 0 0 W 0 |
| Rn | register_list |
```

**A1 variant**

STMDB{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
STMFD{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Descending stack

**Decode for this encoding**

```
n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

T1

```
| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 0 |
| 1 1 1 0 1 0 0 0 W 0 |
| Rn | M[0] | register_list |
```

**T1 variant**

STMDB{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
STMFD{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Descending stack

**Decode for this encoding**

```
n = UInt(Rn); registers = P:M:register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;
if wback && registers<13> == '1' then UNPREDICTABLE;
if registers<13> == '1' then UNPREDICTABLE;
if registers<15> == '1' then UNPREDICTABLE;
```
CONSTRAINED UNPREDICTABLE behavior

If `BitCount(registers) < 1`, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as `NOP`.
- The instruction operates as an `STM` with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If `wback && registers<0> == '1'`, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as `NOP`.
- The store instruction executes but the value stored for the base register is UNKNOWN.

If `BitCount(registers) == 1`, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as `NOP`.
- The store instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction operates as an `STM` with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If `registers<13> == '1'`, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as `NOP`.
- The store instruction executes as described, with no change to its behavior and no additional side effects.
- The store instruction performs all of the stores using the specified addressing mode but the value of R13 is UNKNOWN.

If `registers<15> == '1'`, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as `NOP`.
- The store instruction performs all of the stores using the specified addressing mode but the value of R15 is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUSH (multiple registers)</td>
<td>T1</td>
<td>W = '1' &amp; Rn = '1101' &amp; BitCount(M:register_list) &gt; 1</td>
</tr>
<tr>
<td>PUSH (multiple registers)</td>
<td>A1</td>
<td>W = '1' &amp; Rn = '1101' &amp; BitCount(register_list) &gt; 1</td>
</tr>
</tbody>
</table>

Assembler symbols

<c>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<rn>
Is the general-purpose base register, encoded in the "Rn" field.

!
The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers>
For encoding A1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The PC can be in the list. However, ARM deprecates the use of instructions that include the PC in the list. If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

For encoding T1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain the LR. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n] - 4*BitCount(registers);
  for i = 0 to 14
    if registers<i> == '1' then
      if i == n & wback & i != LowestSetBit(registers) then
        MemA[address,4] = bits(32) UNKNOWN;  // Only possible for encoding A1
      else
        MemA[address,4] = R[i];
        address = address + 4;
    if registers<i> == '1' then  // Only possible for encoding A1
      MemA[address,4] = PCStoreValue();
    if wback then R[n] = R[n] - 4*BitCount(registers);
F5.1.220   STMIB, STMFA

Store Multiple Increment Before (Full Ascending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations start just above this address, and the address of the last of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also Encoding of lists of general-purpose registers and the PC on page F2-2413.

For details of related system instructions see STM (User registers).

A1

\[
\begin{array}{cccccccccc}
| & | & | & | & | & | & | & | & | & \\
\text{cond} & \text{!=1111} & 1 & 0 & 0 & 1 & 1 & 0 & W & 0 & Rn & \text{register list}
\end{array}
\]

**A1 variant**

STMIB{<c>}{<q>} <Rn>{!}, <registers> // Preferred syntax
STMFA{<c>}{<q>} <Rn>{!}, <registers> // Alternate syntax, Full Ascending stack

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \  \text{registers} = \text{register list}; \  \text{wback} = (W == '1');
\]

if \( n == 15 \) || BitCount(registers) < 1 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If \( n == 15 \) && wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- <c> See Standard assembler syntax fields on page F2-2406.
- <q> See Standard assembler syntax fields on page F2-2406.
- <Rn> Is the general-purpose base register, encoded in the "Rn" field.
The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers> Is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The PC can be in the list. However, ARM deprecates the use of instructions that include the PC in the list. If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + 4;
    for i = 0 to 14
        if registers<i> == '1' then
            if i == n && wback && i != LowestSetBit(registers) then
                MemA[address,4] = bits(32) UNKNOWN;
            else
                MemA[address,4] = R[i];
                address = address + 4;
        if registers<15> == '1' then
            MemA[address,4] = PCStoreValue();
        if wback then R[n] = R[n] + 4*BitCount(registers);
F5.1.221  STR (immediate)

Store Register (immediate) calculates an address from a base register value and an immediate offset, and stores a word from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

This instruction is used by the alias PUSH (single register). See Alias conditions on page F5-3065 for details of when each alias is preferred.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>0</td>
<td>W</td>
<td>0</td>
<td>Rn</td>
<td>Rt</td>
<td>imm12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Offset variant**

Applies when \( P = 1 \) \&\& \( W = 0 \).

\[ \text{STR}\{<c>\}{<q>} \langle \text{Rt} \rangle, [\langle \text{Rn} \rangle \{, \#{+/-}\text{imm}\}] \]

**Post-indexed variant**

Applies when \( P = 0 \) \&\& \( W = 0 \).

\[ \text{STR}\{<c>\}{<q>} \langle \text{Rt} \rangle, [\langle \text{Rn} \rangle], \#{+/-}\text{imm}\]!

**Pre-indexed variant**

Applies when \( P = 1 \) \&\& \( W = 1 \).

\[ \text{STR}\{<c>\}{<q>} \langle \text{Rt} \rangle, [\langle \text{Rn} \rangle, \#{+/-}\text{imm}\}! 

**Decode for all variants of this encoding**

If \( P = '0' \) \&\& \( W = '1' \) then SEE STRT;

\[ t = \text{UInt}(\text{Rt}); \ n = \text{UInt}(\text{Rn}); \ \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \]

\[ \text{index} = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (P == '0') || (W == '1'); \]

if wback \&\& \( n == t \) then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If wback \&\& \( n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If wback \&\& \( n = 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>6 5</th>
<th>3 2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 0 0</td>
<td>imm5</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

STR{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]  

Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm5:'00', 32);  
index = TRUE;  add = TRUE;  wback = FALSE;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1 0</td>
<td>Rt</td>
<td>imm8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T2 variant

STR{<c>}{<q>} <Rt>, [SP{, #{+}<imm>}]  

Decode for this encoding

t = UInt(Rt);  n = 13;  imm32 = ZeroExtend(imm8:'00', 32);  
index = TRUE;  add = TRUE;  wback = FALSE;

T3

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0</td>
<td>0 1 1 0 0</td>
<td>l=1111</td>
<td>Rt</td>
<td>imm12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T3 variant

STR{<c>}.W <Rt>, [<Rn> {, #{+}<imm>}] // <Rt>, <Rn>, <imm> can be represented in T1 or T2  

STR{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]  

Decode for this encoding

if Rn == '1111' then UNDEFINED;  
t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm12, 32);  
index = TRUE;  add = TRUE;  wback = FALSE;  
if t == 15 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If t == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.
T4

| 15 14 13 12 | 11 10 9 8 7 6 5 4 3 | 0 | 15 12 11 10 9 8 7 | 0 |
|-------------|-----------------|---|-------------|---|---|---|---|
| 1 1 1 1 0 0 0 1 0 0 | l=1111 | Rn | 1 | P | U | W | imm8 |

**Offset variant**

Applies when \( P == 1 \) \&\& \( U == 0 \) \&\& \( W == 0 \).

\[ \text{STR}\{<c>\}{<q>} <Rt>, [<Rn> {, #-<imm>}] \]

**Post-indexed variant**

Applies when \( P == 0 \) \&\& \( W == 1 \).

\[ \text{STR}\{<c>\}{<q>} <Rt>, [<Rn>], #{+/-}<imm> \]

**Pre-indexed variant**

Applies when \( P == 1 \) \&\& \( W == 1 \).

\[ \text{STR}\{<c>\}{<q>} <Rt>, [<Rn>, #{+/-}<imm>]! \]

**Decode for all variants of this encoding**

if \( P == '1' \) \&\& \( U == '1' \) \&\& \( W == '0' \) then SEE STRT;
if \( Rn == '1111' \) \| \( (P == '0' \) \&\& \( W == '0' \) \) then UNDEFINED;
\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ imm32 = \text{ZeroExtend}(\text{imm8}, 32); \)
\( \text{index} = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (W == '1'); \)
if \( t == 15 \) \| \( \text{wback} \&\& \ n == t \) then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \( \text{wback} \&\& \ n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback} \&\& \ n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

If \( t == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to \( R15 \) is UNKNOWN.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1
Architectural Constraints on UNPREDICTABLE behaviors.
### Alias conditions

<table>
<thead>
<tr>
<th>Alias</th>
<th>of variant</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUSH (single register)</td>
<td>A1 (pre-indexed)</td>
<td>P == '1' &amp; &amp; U == '0' &amp; &amp; W == '1' &amp; &amp; Rn == '1101' &amp; &amp; imm12 == '000000000100'</td>
</tr>
<tr>
<td>PUSH (single register)</td>
<td>T4 (pre-indexed)</td>
<td>Rn == '1101' &amp; &amp; U == '0' &amp; &amp; imm8 == '00000100'</td>
</tr>
</tbody>
</table>

### Assembler symbols

- `<c>`: See [Standard assembler syntax fields](#) on page F2-2406.
- `<q>`: See [Standard assembler syntax fields](#) on page F2-2406.
- `<Rt>`: 
  For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.
  For encoding T1, T2, T3 and T4: is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>`: 
  For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.
  For encoding T1, T3 and T4: is the general-purpose base register, encoded in the "Rn" field.
- `+/-`: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - `-` when U = 0
  - `+` when U = 1
- `<imm>`: 
  For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
  For encoding T1: is the optional positive unsigned immediate byte offset, a multiple of 4, in the range 0 to 124, defaulting to 0 and encoded in the "imm5" field as `<imm>/4`.
  For encoding T2: is the optional positive unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0 and encoded in the "imm8" field as `<imm>/4`.
  For encoding T3: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
  For encoding T4: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

### Operation for all encodings

```plaintext
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    MemU[address,4] = if t == 15 then PCStoreValue() else R[t];
    if wback then R[n] = offset_addr;
  else
    if ConditionPassed() then
      EncodingSpecificOperations();
      offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
      address = if index then offset_addr else R[n];
      MemU[address,4] = R[t];
      if wback then R[n] = offset_addr;
```
F5.1.222   STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, stores a word from a register to memory. The offset register value can optionally be shifted. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 | 16|15 | 12|11 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 1 | 1 | P | U | 0 | 0 | W | 0 | Rn | Rt | imm5 | type | 0 | Rm |

Offset variant

Applies when \( P == 1 \) && \( W == 0 \).

\[
\text{STR}\{<c>\}{<q>} <Rt>, [<Rn>, {+/-}<Rm>{, <shift>}]\]

Post-indexed variant

Applies when \( P == 0 \) && \( W == 0 \).

\[
\text{STR}\{<c>\}{<q>} <Rt>, [<Rn>], {+/-}<Rm>{, <shift>}\]

Pre-indexed variant

Applies when \( P == 1 \) && \( W == 1 \).

\[
\text{STR}\{<c>\}{<q>} <Rt>, [<Rn>, {+/-}<Rm>{, <shift>}!}\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } P == '0' \text{ && } W == '1' \text{ then SEE STRT;} \\
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{ UInt}(Rm); \\
\text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (P == '0') \text{ || } (W == '1'); \\
(shift_t, shift_n) = \text{DecodeImmShift(type, imm5)}; \\
\text{if } m == 15 \text{ then UNPREDICTABLE;} \\
\text{if wback && (n == 15 || n == t) then UNPREDICTABLE;}
\end{align*}
\]

CONSTRAINED UNPREDICTABLE behavior

If wback && n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If wback && n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0 0 0 0</td>
<td>Rm</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>

T1 variant

STR{<c>}{<q>} <Rt>, [Rn], {+<Rm>}

Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRTtype_LSL, 0);

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 0 1 0 0</td>
<td>t=1111</td>
<td>Rt</td>
<td>0 0 0 0 0 0</td>
<td>imm2</td>
<td>Rm</td>
</tr>
</tbody>
</table>

T2 variant

STR{<c>}.W <Rt>, [Rn], {+<Rm>} // <Rt>, <Rn>, <Rm> can be represented in T1

STR{<c>}{<q>} <Rt>, [Rn], {+<Rm>}, {LSL #<imm>}

Decode for this encoding

if Rn == '1111' then UNDEFINED;
t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRTtype_LSL, UInt(imm2));
if t == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRANDED UNPREDICTABLE behavior

If t == 15, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

See Standard assembler syntax fields on page F2-2406.
<Rn>  For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.
For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.

+/-  Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
-   when U = 0
+   when U = 1

+  Specifies the index register is added to the base register.

<Rm>  Is the general-purpose index register, encoded in the "Rm" field.

<shift>  The shift to apply to the value read from <Rm>. If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.

<imm>  If present, the size of the left shift to apply to the value from <Rm>, in the range 1-3. <imm> is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0b00.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if index then offset_addr else R[n];
    if t == 15 then  // Only possible for encoding A1
        data = PCStoreValue();
    else
        data = R[t];
        MemU[address,4] = data;
    if wback then R[n] = offset_addr;
F5.1.223 STRB (immediate)

Store Register Byte (immediate) calculates an address from a base register value and an immediate offset, and stores a byte from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31  | 28| 27 26 25 24| 23 22 21 20| 19 | 16| 15 | 12| 11 | | 0 |
|-----|---|------------|------------|----|----|----|----|----|----|
| !=1111 | 0 | 0 | P | U | 1 | W | 0 | Rn | Rt | imm12 |

**Offset variant**

Applies when \( P == 1 \) \&\& \( W == 0 \).

\[\text{STRB}\{<c>\}{<q>} <Rt>, [<Rn> {, #{+/-}<imm>}]\]

**Post-indexed variant**

Applies when \( P == 0 \) \&\& \( W == 0 \).

\[\text{STRB}\{<c>\}{<q>} <Rt>, [<Rn>], #{+/-}<imm}\]

**Pre-indexed variant**

Applies when \( P == 1 \) \&\& \( W == 1 \).

\[\text{STRB}\{<c>\}{<q>} <Rt>, [<Rn>], #{+/-}<imm>!\]

**Decode for all variants of this encoding**

if \( P == '0' \) \&\& \( W == '1' \) then SEE STRBT;

\( t = \text{UInt}(Rt); \) \( n = \text{UInt}(Rn); \) \( \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \)

\( \text{index} = (P == '1'); \) \( \text{add} = (U == '1'); \) \( \text{wback} = (P == '0') || (W == '1'); \)

if \( t == 15 \) then UNPREDICTABLE;

if \( \text{wback} && (n == 15 || n == t) \) then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \( t == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If \( \text{wback} \&\& n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback} \&\& n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
• The instruction uses the addressing mode described in the equivalent immediate offset instruction.

T1

```
0 1 1 1 0 1 0 1 1 1 11 10 1 0 6 5 3 2 0
imm5  Rn  Rt
```

**T1 variant**

STRB{<c>}{<q>} <Rt>, [Rn] [{+}<imm>]

**Decode for this encoding**

t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm5, 32);
index = TRUE; add = TRUE; wback = FALSE;

T2

```
1 1 1 1 1 0 0 1 0 0 0 1 1 5 6 4 3 0 15 12 11 | 0 |
imm12  Rt  imm8
```

**T2 variant**

STRB{<c>}.W <Rt>, [Rn] [{+}<imm>] // <Rt>, <Rn>, <imm> can be represented in T1

STRB{<c>}{<q>} <Rt>, [Rn] [{+}<imm>]

**Decode for this encoding**

if Rn == '1111' then UNDEFINED;
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm12, 32);
index = TRUE; add = TRUE; wback = FALSE;
if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**CONSTRAINED UNPREDICTABLE behavior**

If t == 15, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

T3

```
1 1 1 1 1 0 0 0 0 0 0 1 1 11 10 11 9 8 7 6 5 4 3 0 15 12 10 9 8 7 | 0 |
imm8  Rt  P U W
```

**Offset variant**

Applies when P == 1 && U == 0 && W == 0.

STRB{<c>}{<q>} <Rt>, [Rn] {, #<imm>]}
Post-indexed variant

Applies when \( P = 0 \) \&\& \( W = 1 \).

\[
\text{STRB}\{<c>\}{<q>} <Rt>, [<Rn>], \#\{+/-\}<imm>
\]

Pre-indexed variant

Applies when \( P = 1 \) \&\& \( W = 1 \).

\[
\text{STRB}\{<c>\}{<q>} <Rt>, [<Rn>, \#\{+/-\}<imm>]
\]

Decode for all variants of this encoding

\[
\text{if } P = '1' \&\& U = '1' \&\& W = '0' \text{ then SEE STRBT;}
\]

\[
\text{if } Rn = '1111' \text{ then (P == '0' \&\& W == '0') then UNDEFINED;}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

\[
\text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1');
\]

\[
\text{if } t = 15 \text{ then (wback \&\& n == t) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( t = 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If wback \&\& n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If wback \&\& n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rn>\) For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.
  - For encoding T1, T2 and T3: is the general-purpose base register, encoded in the "Rn" field.
+/-. Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
- when \( U = 0 \)
+ when \( U = 1 \)

+ Specifies the offset is added to the base register.

<imm> For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
For encoding T1: is an optional 5-bit unsigned immediate byte offset, in the range 0 to 31, defaulting to 0 and encoded in the "imm5" field.
For encoding T2: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
For encoding T3: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

Operation for all encodings

```c
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    MemU[address,1] = R[t]<7:0>;
    if wback then R[n] = offset_addr;
  else
    if ConditionPassed() then
      EncodingSpecificOperations();
      offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
      address = if index then offset_addr else R[n];
      MemU[address,1] = R[t]<7:0>;
      if wback then R[n] = offset_addr;
```
F5.1.224   STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a register to memory. The offset register value can optionally be shifted. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 7 6 5 4 3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| !=1111 | 0 1 | P | U | 1 | W | 0 | Rn | Rt | imm5 | type | 0 | Rm |
```

**Offset variant**

Applies when \( P = 1 \) && \( W = 0 \).

\[
\text{STRB}\{\langle c\rangle\}{\langle q\rangle} <Rt>, \begin{cases} [\langle Rn\rangle], \{+/-\langle Rm\rangle\}, <\text{shift}> \end{cases}
\]

**Post-indexed variant**

Applies when \( P = 0 \) && \( W = 0 \).

\[
\text{STRB}\{\langle c\rangle\}{\langle q\rangle} <Rt>, \begin{cases} [\langle Rn\rangle], \{+/-\langle Rm\rangle\}, <\text{shift}> \end{cases}
\]

**Pre-indexed variant**

Applies when \( P = 1 \) && \( W = 1 \).

\[
\text{STRB}\{\langle c\rangle\}{\langle q\rangle} <Rt>, \begin{cases} [\langle Rn\rangle], \{+/-\langle Rm\rangle\}, <\text{shift}> \end{cases}!
\]

**Decode for all variants of this encoding**

- If \( P = '0' \) && \( W = '1' \) then SEE STRBT;
- \( t = \text{U}\text{Int}(Rt); n = \text{U}\text{Int}(Rn); m = \text{U}\text{Int}(Rm); \)
- index = \( (P = '1'); add = (U = '1'); wback = (P == '0') || (W == '1'); \)
- \(\text{shift}_t, \text{shift}_n = \text{DecodeImmShift}(\text{type}, \text{imm5});\)
- \( \text{if } t = 15 || m = 15 \text{ then UNPREDICTABLE; }\)
- \( \text{if wback } && (n = 15 || n = t) \text{ then UNPREDICTABLE; }\)

**CONSTRAINED UNPREDICTABLE behavior**

If \( t = 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If \( \text{wback } && n = t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback } && n = 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
The instruction uses the addressing mode described in the equivalent immediate offset instruction.

**T1**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9</th>
<th>8</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0 1 0</td>
<td>Rm</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
</tr>
</tbody>
</table>
```

**T1 variant**

STRB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>]

*Decode for this encoding*

\[
t = \text{UInt}(Rt);\quad n = \text{UInt}(Rn);\quad m = \text{UInt}(Rm);
\]

index = TRUE; add = TRUE; wback = FALSE;

\[
(\text{shift}_t, \text{shift}_n) = (\text{SRType}_{LSL}, 0);
\]

**T2**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10  9</th>
<th>8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10  9</th>
<th>8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0</td>
<td>0</td>
<td>0 0 0</td>
<td>l=1111</td>
<td>Rt</td>
<td>0 0 0 0 0</td>
<td>0</td>
<td>imm2</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>
```

**T2 variant**

STRB{<c>}.W <Rt>, [<Rn>, {+}<Rm>] // <Rt>, <Rn>, <Rm> can be represented in T1

STRB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] can be represented in T1

*Decode for this encoding*

\[
\text{if } Rn == '1111' \text{ then UNDEFINED;}
\]

\[
t = \text{UInt}(Rt);\quad n = \text{UInt}(Rn);\quad m = \text{UInt}(Rm);
\]

index = TRUE; add = TRUE; wback = FALSE;

\[
(\text{shift}_t, \text{shift}_n) = (\text{SRType}_{LSL}, \text{UInt}(imm2));
\]

\[
\text{if } t == 15 \text{ || } m == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

**CONSTRANDED UNPREDICTABLE behavior**

If \( t == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.

- The instruction executes as NOP.

- The store instruction performs the store using the specified addressing mode but the value corresponding to \( R15 \) is UNKNOWN.

**Notes for all encodings**

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- <> See Standard assembler syntax fields on page F2-2406.
- <> See Standard assembler syntax fields on page F2-2406.
- <> Is the general-purpose register to be transferred, encoded in the "Rt" field.
For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.

For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.

+/-

Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when $U = 0$
+ when $U = 1$

+ Specifies the index register is added to the base register.

<rn> Is the general-purpose index register, encoded in the "Rm" field.

<shift> The shift to apply to the value read from <rn>. If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.

<imm> If present, the size of the left shift to apply to the value from <rn>, in the range 1-3. <imm> is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0000.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[n], shift_t, shift_n, PSTATE.C);
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if index then offset_addr else R[n];
    MemU[address,1] = R[t]<7:0>;
    if wback then R[n] = offset_addr;
F5.1.225   STRBT

Store Register Byte Unprivileged stores a byte from a register to memory. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

STRBT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or an optionally-shifted register value.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11</th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>! = 1111</td>
<td>0 1 0 0</td>
<td>U 1 1 0</td>
<td>Rn</td>
<td>Rt</td>
<td>imm12</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**A1 variant**

STRBT{<c>}{<q>} <Rt>, [<Rn>] {, #{+/-}<imm>}

**Decode for this encoding**

```
t = UInt(Rt);  n = UInt(Rn);  postindex = TRUE;  add = (U == '1');
register_form = FALSE;  imm32 = ZeroExtend(imm12, 32);
if t == 15 || n == 15 || n == t then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If t == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.
A2

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20</th>
<th>19 16 15 12 11</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0 U 1 1 0</td>
<td>Rn  Rt</td>
</tr>
<tr>
<td>cond</td>
<td>imm5</td>
<td>type 0 Rm</td>
</tr>
</tbody>
</table>

A2 variant

STRBT{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>{, <shift>}

Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);  postindex = TRUE;  add = (U == '1');
register_form = TRUE; (shift_t, shift_n) = DecodeImmShift(type, imm5);
if t == 15 || n == 15 || n == t || m == 15 then UNPREDICTABLE;

CONSTRUANDED UNPREDICTABLE behavior

If t == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0 15</th>
<th>12 11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 0 0</td>
<td>!=1111</td>
<td>Rt 1 1 1 0</td>
<td>imm8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

STRBT{<c>}{<q>} <Rt>, [<Rn> {, #<imm>}}

Decode for this encoding

if Rn == '1111' then UNDEFINED;
t = UInt(Rt);  n = UInt(Rn);  postindex = FALSE;  add = TRUE;
register_form = FALSE;  imm32 = ZeroExtend(imm8, 32);
if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
CONSTRAINED UNPREDICTABLE behavior

If \( t == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.
- For encoding A2 and T1: is the general-purpose register to be transferred, encoded in the "Rt" field.
- Is the general-purpose base register, encoded in the "Rn" field.
- For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when \( U = 0 \)
  - when \( U = 1 \)
- For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when \( U = 0 \)
  - when \( U = 1 \)
- Is the general-purpose index register, encoded in the "Rm" field.
- The shift to apply to the value read from \( \langle \text{Rm} \rangle \). If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.
- Specifies the offset is added to the base register.
- For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
- For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

Operation for all encodings

```c
if ConditionPassed() then
    if PSTATE.EL == EL2 then UNPREDICTABLE; // Hyp mode
    EncodingSpecificOperations();
    offset = if register_form then Shift(\langle R[m] \rangle, shift_t, shift_n, PSTATE.C) else imm32;
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if postindex then R[n] else offset_addr;
    MemU_unpriv[address,1] = R[t]<7:0>;
    if postindex then R[n] = offset_addr;
```
CONSTRAINED UNPREDICTABLE behavior

If PSTATE.EL == EL2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as STRB (immediate).
F5.1.226  STRD (immediate)

Store Register Dual (immediate) calculates an address from a base register value and an immediate offset, and stores two words from two registers to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
\begin{array}{cccccccccc}
\text{cond} & 1 & 1 & 1 & 1 & 0 & 0 & 0 & P & U & 1 & W & 0 & \text{Rn} & \text{Rt} & \text{imm4H} & 1 & 1 & 1 & 1 & \text{imm4L}
\end{array}
```

Offset variant

Applies when \( P = 1 \) \&\& \( W = 0 \).

```
\text{STRD}\{<c>\}{<q>} \text{<Rt>}, \text{<Rt2>}, \text{[<Rn> \{, #{+/-}<imm>\]}
```

Post-indexed variant

Applies when \( P = 0 \) \&\& \( W = 0 \).

```
\text{STRD}\{<c>\}{<q>} \text{<Rt>}, \text{<Rt2>}, \text{[<Rn>], #{+/-}<imm>}
```

Pre-indexed variant

Applies when \( P = 1 \) \&\& \( W = 1 \).

```
\text{STRD}\{<c>\}{<q>} \text{<Rt>}, \text{<Rt2>}, \text{[<Rn>, #{+/-}<imm>]}
```

Decode for all variants of this encoding

\[
\text{if } \text{Rt}<0> \text{ == '1' then UNPREDICTABLE;}
\text{t = UInt(Rt); t2 = t+1; n = UInt(Rn); imm32 = ZeroExtend(imm4H:imm4L, 32); index = (P == '1'); add = (U == '1'); wback = (P == '0') \text{ || (W == '1');}
\text{if } P == '0' \text{ \&\& W == '1' then UNPREDICTABLE;}
\text{if } wback \text{ \&\& (n == t || n == t2) then UNPREDICTABLE;}
\text{if } t2 == 15 \text{ then UNPREDICTABLE;}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( t \text{ == 15 || t2 == 15} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to \text{R15} is UNKNOWN.

If \( \text{wback \&\& (n == t || n == t2)} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback \&\& n == 15} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
The instruction uses the addressing mode described in the equivalent immediate offset instruction. If Rt<0> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: t<0> = '0'.
- The instruction executes with the additional decode: t2 = t.
- The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when Rt == '1111'.

If P == '0' && W == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as an LDRD using one of offset, post-indexed, or pre-indexed addressing.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>W</td>
</tr>
</tbody>
</table>

**Offset variant**
Applies when P == 1 && W == 0.

STRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn> {, #{+/-}<imm>}]}

**Post-indexed variant**
Applies when P == 0 && W == 1.

STRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn>], #{+/-}<imm>

**Pre-indexed variant**
Applies when P == 1 && W == 1.

STRD{<c>}{<q>} <Rt>, <Rt2>, [<Rn>, #{+/-}<imm>]

**Decode for all variants of this encoding**

if P == '0' && W == '0' then SEE "Related encodings";

- t = UInt(Rt); t2 = UInt(Rt2); n = UInt(Rn); imm32 = ZeroExtend(imm8:'00', 32);
- index = (P == '1'); add = (U == '1'); wback = (W == '1');
- if wback && (n == t || n == t2) then UNPREDICTABLE;
- if n == 15 || t == 15 || t2 == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**CONSTRAINED UNPREDICTABLE behavior**

If t == 15 || t2 == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.
If \( \text{wback} \land (n = t \lor n = t2) \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as \( \text{NOP} \).
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback} \land n = 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as \( \text{NOP} \).
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.


**Assembler symbols**

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<Rt>\) For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.
  
  For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.

- \(<Rt2>\) For encoding A1: is the second general-purpose register to be transferred. This register must be \(<R(t+1)>\).
  
  For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.

- \(<Rn>\) For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.
  
  For encoding T1: is the general-purpose base register, encoded in the "Rn" field.

- \(+/-\) Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  
  - when \( U = 0 \)
  - when \( U = 1 \)

- \(<\text{imm}>\) For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm3H:imm3L" field.
  
  For encoding T1: is the unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0 if omitted, and encoded in the "imm8" field as \(<\text{imm}>/4\).

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    if address == Align(address, 8) then
        bits(64) data;
```

F5 T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions
if BigEndian() then
    data<63:32> = R[t];
    data<31:0> = R[t2];
else
    data<31:0> = R[t];
    data<63:32> = R[t2];
    MemA[address,8] = data;
else
    MemA[address,4] = R[t];
    MemA[address+4,4] = R[t2];
if wbback then R[n] = offset_addr;
F5.1.227  STRD (register)

Store Register Dual (register) calculates an address from a base register value and a register offset, and stores two words from two registers to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0</td>
<td>P</td>
<td>U</td>
<td>0</td>
<td>W</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

cond

Offset variant
Applies when \( P == 1 \) \&\& \( W == 0 \).

\[
\text{STRD}<\{c}\{q}\> <Rt>, <Rt2>, [<Rn>, {+/-}<Rm>]
\]

Post-indexed variant
Applies when \( P == 0 \) \&\& \( W == 0 \).

\[
\text{STRD}<\{c}\{q}\> <Rt>, <Rt2>, [<Rn>], {+/-}<Rm>
\]

Pre-indexed variant
Applies when \( P == 1 \) \&\& \( W == 1 \).

\[
\text{STRD}<\{c}\{q}\> <Rt>, <Rt2>, [<Rn>, {+/-}<Rm>]
\]

Decode for all variants of this encoding

\[
\text{if } Rt<0> == '1' \text{ then UNPREDICTABLE;}
\]

\[
t = \text{UInt}(Rt); \ t2 = t+1; \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\]

\[
\text{index} = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (P == '0') || (W == '1');
\]

\[
\text{if } P == '0' \&\& W == '1' \text{ then UNPREDICTABLE;}
\]

\[
\text{if } t2 == 15 \&\& m == 15 \text{ then UNPREDICTABLE;}
\]

\[
\text{if } \text{wback} \&\& n == 15 \&\& n == t || n == t2 \text{ then UNPREDICTABLE;}
\]

\[
\text{CONstrained UNPREDICTABLE behavior}
\]

If \( t == 15 \&\& t2 == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If \( \text{wback} \&\& (n == t || n == t2) \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback} \&\& n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
• The instruction uses the addressing mode described in the equivalent immediate offset instruction.
If \( \text{Rt} \neq '1' \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: \( t_0 = '0' \).
• The instruction executes with the additional decode: \( t_2 = 1 \).
• The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when \( \text{Rt} == '1111' \).
If \( P == '0' \land W == '1' \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes with the additional decode: \( P = '1'; W = '0' \).
• The instruction executes with the additional decode: \( P = '1'; W = '1' \).
• The instruction executes with the additional decode: \( P = '0'; W = '0' \).

**Notes for all encodings**

For more information about the CONstrained UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<\text{Rt}>\) Is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.

\(<\text{Rt2}>\) Is the second general-purpose register to be transferred. This register must be \(<\text{R}(t+1)>\).

\(<\text{Rn}>\) Is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.

\(+/−\) Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \( U = 0 \)
+ when \( U = 1 \)

\(<\text{Rm}>\) Is the general-purpose index register, encoded in the "Rm" field.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then \( (R[n] + R[m]) \) else \( (R[n] - R[m]) \);
  address = if index then offset_addr else \( R[n] \);
  if address == Align(address, 8) then
    bits(64) data;
  if BigEndian() then
    data<63:32> = \( R[t] \);
    data<31:0> = \( R[t2] \);
else
    data<31:0> = R[t];
    data<63:32> = R[t2];
    MemA[address,8] = data;
else
    MemA[address,4] = R[t];
    MemA[address+4,4] = R[t2];
    if wback then R[n] = offset_addr;
F5.1.228  STREX

Store Register Exclusive calculates an address from a base register value and an immediate offset, stores a word from a register to the calculated address if the PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Rn | Rd | {1|1} | 1 | 1 | 0 | 0 | 1 | |

cond
```

**A1 variant**

STREX({<c>}{<q>} <Rd>, <Rt>, [<Rn> {, {#}<imm>}])

**Decode for this encoding**

```
d = UInt(Rd); t = UInt(Rt); n = UInt(Rn); imm32 = Zeros(32); // Zero offset
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If d == t, then one of the following behaviors must occur:
- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If d == n, then one of the following behaviors must occur:
- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

T1

```
| 15 14 13 12|11 10 9 8 7 6 5 4 3 0 15 12|11 8 7 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Rn | Rt | Rd | imm8 |
```

**T1 variant**

STREX({<c>}{<q>} <Rd>, <Rt>, [<Rn> {, #<imm}>])

**Decode for this encoding**

```
d = UInt(Rd); t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm8:'00', 32);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
if d == n || d == t then UNPREDICTABLE;
```
CONSTRANDED UNPREDICTABLE behavior

If \( d == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( d == n \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

Notes for all encodings

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.
\(<q>\) See Standard assembler syntax fields on page F2-2406.
\(<Rd>\) Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>If the operation updates memory.</td>
</tr>
<tr>
<td>1</td>
<td>If the operation fails to update memory.</td>
</tr>
</tbody>
</table>

\(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.
\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.
\(<imm>\) For encoding A1: the immediate offset added to the value of <Rn> to calculate the address. <imm> can only be 0 or omitted.

For encoding T1: the immediate offset added to the value of <Rn> to calculate the address. <imm> can be omitted, meaning an offset of 0. Values are multiples of 4 in the range 0-1020.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- \(<Rd>\) is not updated.

A non word-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch32.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch32.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
if AArch32.ExclusiveMonitorsPass(address,4) then
    MemA[address,4] = R[t];
    R[d] = ZeroExtend('0');
else
    R[d] = ZeroExtend('1');
F5.1.229  STREXB

Store Register Exclusive Byte derives an address from a base register value, stores a byte from a register to the derived address if the executing PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20</th>
<th>19 16 15 12 11 10 9 8 7 6 5 4 3 0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 0 1 1 0 0</td>
<td>Rn</td>
</tr>
<tr>
<td>!1111</td>
<td>0 0 0 1 1 0 0</td>
<td>Rd</td>
</tr>
<tr>
<td>10010</td>
<td>1 1 1 0 1 0 0</td>
<td></td>
</tr>
<tr>
<td>00011</td>
<td>0 0 0 1 1 0 0</td>
<td></td>
</tr>
</tbody>
</table>

cond

A1 variant

STREXB{<c>}{<q>} <Rd>, <Rt>, [Rn]

Decode for this encoding

d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If d == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction executes but the value stored is UNKNOWN.

If d == n, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs the store to an UNKNOWN address.

T1

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 | 12 11 10 9 8 7 6 5 4 3 0 |
|--------------------------|--------------------------|---|
| 1 1 1 0 1 0 0 1 1 0 0     | Rn | Rd |
| 1 1 1 0 1 0 0 1 1 0 0     |   |   |

T1 variant

STREXB{<c>}{<q>} <Rd>, <Rt>, [Rn]

Decode for this encoding

d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
if d == n || d == t then UNPREDICTABLE;
**CONSTRAINED UNPREDICTABLE behavior**

If \( d == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( d == n \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- \(<c>\) See *Standard assembler syntax fields* on page F2-2406.
- \(<q>\) See *Standard assembler syntax fields* on page F2-2406.
- \(<Rd>\) Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:
  - 0 If the operation updates memory.
  - 1 If the operation fails to update memory.

- \(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.
- \(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

**Aborts**

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- \(<Rd>\) is not updated.

If \( \text{AArch32.ExclusiveMonitorsPass()} \) returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if AArch32.ExclusiveMonitorsPass(address,1) then
        MemA[address,1] = R[t]<7:0>;
        R[d] = ZeroExtend('0');
    else
        R[d] = ZeroExtend('1');
```

_iss10775_
F5.1.230  STREXD

Store Register Exclusive Doubleword derives an address from a base register value, stores a 64-bit doubleword from two registers to the derived address if the executing PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31  | 28| 27 | 26 | 25 | 24| 23 | 22 | 21 | 20 | 19 | 16| 15 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 0  |
|-----|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     | 1111 | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

cond

A1 variant

STREXD{<c>}{<q>} <Rd>, <Rt>, <Rt2>, [<Rn>]

Decode for this encoding

\[
\text{d = UInt}(\text{Rd}); \quad \text{t = UInt}(\text{Rt}); \quad \text{t2 = t+1}; \quad \text{n = UInt}(\text{Rn}); \\
\text{if d == 15 || Rt}<0>= '1' || t2 == 15 || n == 15 then UNPREDICTABLE; \\
\text{if d == n || d == t || d == t2 then UNPREDICTABLE;}
\]

CONSTRANDED UNPREDICTABLE behavior

If \(d == t\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \(d == n\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

If \(Rt<0> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes with the additional decode: \(Rt<0> = '0'.
- The instruction executes with the additional decode: \(t2 = t\).
- The instruction executes as described, with no change to its behavior and no additional side effects.

If \(Rt == '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction is handled as described in Using R15 on page K1-5457.
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
<th>1 1 1 0 0 0 1 1 0 0</th>
<th>Rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>11</td>
<td>Rn</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>Rt</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>9</td>
<td>Rt2</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>7</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>15</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

STREXD{<c>}{<q>} <Rd>, <Rt>, <Rt2>, [<Rn>]

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad n = \text{UInt}(Rn);
\]

if \(d \equiv 15\) || \(t \equiv 15\) || \(t2 \equiv 15\) || \(n \equiv 15\) then UNPREDICTABLE;

// ARMv8-A removes UNPREDICTABLE for R13

if \(d \equiv n\) || \(d \equiv t\) || \(d \equiv t2\) then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \(d \equiv t\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \(d \equiv n\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs the store to an UNKNOWN address.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- See Standard assembler syntax fields on page F2-2406.
- See Standard assembler syntax fields on page F2-2406.
- Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:
  - 0 If the operation updates memory.
  - 1 If the operation fails to update memory.
  - \(<Rd>\) must not be the same as \(<Rn>\), \(<Rt>\), or \(<Rt2>\).
- For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. \(<Rt>\) must be even-numbered and not R14.
  - For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.
- For encoding A1: is the second general-purpose register to be transferred. \(<Rt2>\) must be \(R(t+1)\).
  - For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.
- Is the general-purpose base register, encoded in the "Rn" field.
Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- \(<\text{rd}\>\) is not updated.

A non doubleword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If \(\text{AArch32.ExclusiveMonitorsPass()}\) returns \(\text{TRUE}\), the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If \(\text{AArch32.ExclusiveMonitorsPass()}\) returns \(\text{FALSE}\) and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

Operation for all encodings

if \(\text{ConditionPassed()}\) then
    EncodingSpecificOperations();
    address = \(\text{R[n]}\);
    // Create doubleword to store such that \(\text{R[t]}\) will be stored at address and \(\text{R[t2]}\) at address+4.
    value = if \(\text{BigEndian()}\) then \(\text{R[t]}:\text{R[t2]}\) else \(\text{R[t2]}:\text{R[t]}\);
    if \(\text{AArch32.ExclusiveMonitorsPass(address,8)}\) then
        \(\text{MemA[address,8]} = \text{value; } \text{R[d]} = \text{ZeroExtend('0')};\)
    else
        \(\text{R[d]} = \text{ZeroExtend('1')};\)
F5.1.231  STREXH

Store Register Exclusive Halfword derives an address from a base register value, stores a halfword from a register to the derived address if the executing PE has exclusive access to the memory at that address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed.

For more information about support for shared memory see Synchronization and semaphores on page E2-2355. For information about memory accesses see Memory accesses on page F2-2412.

A1

STREXH{<c>}{<q>} <Rd>, <Rt>, [Rn]

Decode for this encoding

d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If d == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction executes but the value stored is UNKNOWN.

If d == n, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction performs the store to an UNKNOWN address.

T1

STREXH{<c>}{<q>} <Rd>, <Rt>, [Rn]

Decode for this encoding

_d_ = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if d == 15 || t == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
if d == n || d == t then UNPREDICTABLE;
CONSTRUANED UNPREDICTABLE behavior

If \( d = t \), then one of the following behaviors must occur:

- The instruction is \textbf{UNDEFINED}.
- The instruction executes as \textbf{NOP}.
- The store instruction executes but the value stored is \textbf{UNKNOWN}.

If \( d = n \), then one of the following behaviors must occur:

- The instruction is \textbf{UNDEFINED}.
- The instruction executes as \textbf{NOP}.
- The instruction performs the store to an \textbf{UNKNOWN} address.

Notes for all encodings

For more information about the CONSTRUANED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See \textit{Standard assembler syntax fields} on page F2-2406.

\(<q>\) See \textit{Standard assembler syntax fields} on page F2-2406.

\(<Rd>\) Is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the "Rd" field. The value returned is:

\begin{align*}
0 & \text{ If the operation updates memory.} \\
1 & \text{ If the operation fails to update memory.}
\end{align*}

\(<Rt>\) Is the general-purpose register to be transferred, encoded in the "Rt" field.

\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- \(<Rd>\) is not updated.

A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If \texttt{AArch32.ExclusiveMonitorsPass()} returns \texttt{TRUE}, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If \texttt{AArch32.ExclusiveMonitorsPass()} returns \texttt{FALSE} and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

Operation for all encodings

\begin{verbatim}
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if AArch32.ExclusiveMonitorsPass(address,2) then
\end{verbatim}
MemA[address,2] = R[t]<15:0>;
R[d] = ZeroExtend('0');
else
R[d] = ZeroExtend('1');
F5.1.232 STRH (immediate)

Store Register Halfword (immediate) calculates an address from a base register value and an immediate offset, and stores a halfword from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page F2-2412.

A1

```
<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 8</th>
<th>7 6</th>
<th>5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0</td>
<td>P</td>
<td>U</td>
<td>1</td>
<td>W</td>
<td>0</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>
```

**Offset variant**

Applies when \( P == 1 \) && \( W == 0 \).

\[
\text{STRH}\{<c>\}\{<q>\} \ <Rt>, \ [<Rn> \ , \ #{+/-}<imm>] 
\]

**Post-indexed variant**

Applies when \( P == 0 \) && \( W == 0 \).

\[
\text{STRH}\{<c>\}\{<q>\} \ <Rt>, \ [<Rn>], \ #{+/-}<imm> 
\]

**Pre-indexed variant**

Applies when \( P == 1 \) && \( W == 1 \).

\[
\text{STRH}\{<c>\}\{<q>\} \ <Rt>, \ [<Rn>, \ #{+/-}<imm>! 
\]

**Decode for all variants of this encoding**

\[
\text{if } P == '0' \text{ and } W == '1' \text{ then see STRHT;}
\]

\[
t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm4H}\|\text{imm4L}, 32); \index = (P == '1'); \ add = (U == '1'); \ wback = (P == '0') || (W == '1');
\]

\[
\text{if } t == 15 \text{ then UNPREDICTABLE;}
\]

\[
\text{if wback and } (n == 15 \text{ or } n == t) \text{ then UNPREDICTABLE;}
\]

**CONSTRANGED UNPREDICTABLE behavior**

If \( t == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If \( \text{wback and } n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( \text{wback and } n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
• The instruction uses the addressing mode described in the equivalent immediate offset instruction.

**T1**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 0 0</td>
<td>imm5</td>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>

**T1 variant**

STRH{<c>}{<q>} <Rt>, [Rn] {, #{+}<imm>}]

**Decode for this encoding**

t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm5:'0', 32);
index = TRUE;  add = TRUE;  wback = FALSE;

**T2**

|15 14 13 12 |11 10 9 | 8 | 7 6 5 4 |3 | 0 | 15 | 12|11 |
|-------------|-------|----|---------|----|----------|------||
| 1 1 1 1 1    | 0 0 | 1 | 1 0 | 1 | 0 | 1 1 1 1 |

T2 variant

STRH{<c>}.W <Rt>, [Rn] {, #{+}<imm>} // <Rt>, <Rn>, <imm> can be represented in T1
STRH{<c>}{<q>} <Rt>, [Rn] {, #{+}<imm>}

**Decode for this encoding**

if Rn == '1111' then UNDEFINED;
t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm12, 32);
index = TRUE;  add = TRUE;  wback = FALSE;
if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**CONSTRAINED UNPREDICTABLE behavior**

If t == 15, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

**T3**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11 9 8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1</td>
<td>0 0</td>
<td>0</td>
<td>0 1</td>
<td>0</td>
<td>l=1111</td>
<td>Rt</td>
<td>1</td>
<td>P</td>
<td>U</td>
</tr>
</tbody>
</table>

**Offset variant**

Applies when P == 1 && U == 0 && W == 0.

STRH{<c>}{<q>} <Rt>, [Rn] {, #{-<imm>}}]
Post-indexed variant

Applies when $P == 0 \&\& W == 1$.

\texttt{STRH\{<c>\}{<q>} \{Rt\}, \[Rn\], \#\{+/-\}<imm>}

Pre-indexed variant

Applies when $P == 1 \&\& W == 1$.

\texttt{STRH\{<c>\}{<q>} \{Rt\}, \[Rn, \#\{+/-\}<imm>\}!}

Decode for all variants of this encoding

\begin{align*}
\text{if } P == '1' \&\& U == '1' \&\& W == '0', \text{ then SEE STRHT;} \\
\text{if } Rn == '1111', \text{ or } (P == '0' \&\& W == '0'), \text{ then UNDEFINED;} \\
t &= \text{UInt}(Rt); \quad n &= \text{UInt}(Rn); \quad \text{imm}32 = \text{ZeroExtend}(\text{imm}8, \text{32}); \\
\text{index} &= (P == '1'); \quad \text{add} &= (U == '1'); \quad \text{wback} &= (W == '1'); \\
\text{if } t == 15 \mid (\text{wback} \&\& n == t), \text{ then UNPREDICTABLE;} \\
&\text{// ARMv8-A removes UNPREDICTABLE for R13}
\end{align*}

CONSTRAINED UNPREDICTABLE behavior

If $t == 15$, then one of the following behaviors must occur:

\begin{itemize}
    \item The instruction is UNDEFINED.
    \item The instruction executes as NOP.
    \item The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.
\end{itemize}

If $\text{wback} \&\& n == t$, then one of the following behaviors must occur:

\begin{itemize}
    \item The instruction is UNDEFINED.
    \item The instruction executes as NOP.
    \item The store instruction executes but the value stored is UNKNOWN.
\end{itemize}

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\begin{itemize}
    \item <c> \quad \text{See Standard assembler syntax fields on page F2-2406.}
    \item <q> \quad \text{See Standard assembler syntax fields on page F2-2406.}
    \item <Rt> \quad \text{Is the general-purpose register to be transferred, encoded in the "Rt" field.}
    \item <Rn> \quad \text{For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.}
        \text{For encoding A1, T1, T2, T3: is the general-purpose base register, encoded in the "Rn" field.}
    \item +/- \quad \text{Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:}
        \begin{itemize}
            \item - \quad \text{when } U == 0
            \item + \quad \text{when } U == 1
        \end{itemize}
    \item + \quad \text{Specifies the offset is added to the base register.}
\end{itemize}
For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.

For encoding T1: is the optional positive unsigned immediate byte offset, a multiple of 2, in the range 0 to 62, defaulting to 0 and encoded in the "imm5" field as <imm>/2.

For encoding T2: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For encoding T3: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.

**Operation for all encodings**

```c
if CurrentInstrSet() == InstrSet_A32 then
  if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    MemU[address,2] = R[t]<15:0>;
    if wback then R[n] = offset_addr;
  else
    if ConditionPassed() then
      EncodingSpecificOperations();
      offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
      address = if index then offset_addr else R[n];
      MemU[address,2] = R[t]<15:0>;
      if wback then R[n] = offset_addr;
```
F5.1.233   STRH (register)

Store Register Halfword (register) calculates an address from a base register value and an offset register value, and stores a halfword from a register to memory. The offset register value can be shifted left by 0, 1, 2, or 3 bits. For information about memory accesses see Memory accesses on page F2-2412.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 6 5 4 | 3 0 |
|---------|-----------|-----------|-----|-----|---------|-----|-----|-----|
| !1111   | 0 0 0 | P | U | 0 | W | 0 | Rn | Rt | 0 | 0 | 0 | 1 | 1 | Rm |

cond

**Offset variant**

Applies when P == 1 && W == 0.

`STRH{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]`

**Post-indexed variant**

Applies when P == 0 && W == 0.

`STRH{<c>}{<q>} <Rt>, [<Rn>], {+/-}<Rm>`

**Pre-indexed variant**

Applies when P == 1 && W == 1.

`STRH{<c>}{<q>} <Rt>, [<Rn>, {+/-}<Rm>]!`

**Decode for all variants of this encoding**

if P = '0' && W = '1' then SEE STRHT;

\[ t = UInt(Rt); \]
\[ n = UInt(Rn); \]
\[ m = UInt(Rm); \]
\[ \text{index} = (P == '1'); \]
\[ \text{add} = (U == '1'); \]
\[ \text{wback} = (P == '0') || (W == '1'); \]
\[ (\text{shift}_t, \text{shift}_n) = (\text{SRType}_{LSL}, 0); \]
\[ \text{if} \ t == 15 \ | \ m == 15 \ \text{then UNPREDICTABLE}; \]
\[ \text{if} \ \text{wback} \ & \ n == 15 \ | \ n == t \ \text{then UNPREDICTABLE}; \]

**CONSTRAINED UNPREDICTABLE behavior**

If t = 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If wback && n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If wback && n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
• The instruction uses the addressing mode described in the equivalent immediate offset instruction.

T1

| 15 14 13 12|11 10 9 8 6 5 3 2 0 |
| 0 1 0 1 0 1 0 1 | Rm | Rn | Rt |

T1 variant

STRH{<c>}{<q>} <Rt>, [Rn], {<Rm>}

Decode for this encoding

t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
index = TRUE; add = TRUE; wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

T2

| 15 14 13 12|11 10 9 8| 7 6 5 4 3 0 |15 12|11 10 9 8 7 6 5 4 3 0 |
| 1 1 1 1 0 0 0 | 0 0 1 0 | i=1111 | Rt | 0 0 0 0 0 0 |imm2 | Rm |

T2 variant

STRH{<c>}.W <Rt>, [Rn], {<Rm>}

STRH{<c>}{<q>} <Rt>, [Rn], {<Rm},{LSL #<imm>}

Decode for this encoding

if Rn == '1111' then UNDEFINED;
t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
index = TRUE; add = TRUE; wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, UInt(imm2));
if t == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRAINED UNPREDICTABLE behavior

If t == 15, then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<- See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<rt> Is the general-purpose register to be transferred, encoded in the "Rt" field.
<Rn> For encoding A1: is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.

For encoding T1 and T2: is the general-purpose base register, encoded in the "Rn" field.

+/- Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when U = 0
+ when U = 1

+ Specifies the index register is added to the base register.

<Rm> Is the general-purpose index register, encoded in the "Rm" field.

<imm> If present, the size of the left shift to apply to the value from <Rm>, in the range 1-3. <imm> is encoded in imm2. If absent, no shift is specified and imm2 is encoded as 0b00.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, PSTATE.C);
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if index then offset_addr else R[n];
    MemU[address,2] = R[t]<15:0>;
    if wback then R[n] = offset_addr;
F5.1.234 STRHT

Store Register Halfword Unprivileged stores a halfword from a register to memory. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

STRHT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or a register value.

A1

```
A1 variant

STRHT{<c>}{<q>} <Rt>, [<Rn>] {, #{+/-}<imm>}
```

Decode for this encoding

```plaintext
t = UInt(Rt);  n = UInt(Rn);  postindex = TRUE;  add = (U == '1');
register_form = FALSE;  imm32 = ZeroExtend(imm4H:imm4L, 32);
if t == 15 || n == 15 || n == t then UNPREDICTABLE;
```

CONstrained UNPredictable behavior

If t == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

If n == t, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If n == 15, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.
A2

A2 variant

\text{STRHT}\{<c>\}{<q>} <Rt>, [<Rn>], \{+/-\}<Rm>

\textbf{Decode for this encoding}

\begin{align*}
{t} &= \text{UInt}(Rt); \\
n &= \text{UInt}(Rn); \\
m &= \text{UInt}(Rm); \\
\text{postindex} &= \text{TRUE}; \\
\text{add} &= (U == '1'); \\
\text{register\_form} &= \text{TRUE}; \\
\end{align*}

\begin{align*}
\text{if } t &= 15 \text{ then one of the following behaviors must occur:} \\
\text{• } \text{The instruction is UNDEFINED.} \\
\text{• } \text{The instruction executes as NOP.} \\
\text{• } \text{The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.}
\end{align*}

\begin{align*}
\text{if } n &= t \text{ then one of the following behaviors must occur:} \\
\text{• } \text{The instruction is UNDEFINED.} \\
\text{• } \text{The instruction executes as NOP.} \\
\text{• } \text{The store instruction executes but the value stored is UNKNOWN.}
\end{align*}

\begin{align*}
\text{if } n &= 15 \text{ then one of the following behaviors must occur:} \\
\text{• } \text{The instruction uses the addressing mode described in the equivalent immediate offset instruction.}
\end{align*}

T1

T1 variant

\text{STRHT}\{<c>\}{<q>} <Rt>, [<Rn> \{, #{+}<imm>\}]

\textbf{Decode for this encoding}

\begin{align*}
\text{if } Rn &= '1111' \text{ then UNDEFINED;} \\
t &= \text{UInt}(Rt); \\
n &= \text{UInt}(Rn); \\
\text{postindex} &= \text{FALSE}; \\
\text{add} &= \text{TRUE}; \\
\text{register\_form} &= \text{FALSE}; \\
imm32 &= \text{ZeroExtend}(imm8, 32); \\
\text{if } t &= 15 \text{ then UNPREDICTABLE; \text{ // ARMv8-A removes UNPREDICTABLE for R13}
\end{align*}
**CONSTRAINED UNPREDICTABLE behavior**

If $t = 15$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

**Notes for all encodings**

For more information about the **CONSTRAINED UNPREDICTABLE behavior** of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rt>` Is the general-purpose register to be transferred, encoded in the "Rt" field.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field.
- `+/-` For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when $U = 0$
  - when $U = 1$

  For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
  - when $U = 0$
  - when $U = 1$

- `<Rm>` Is the general-purpose index register, encoded in the "Rm" field.
- `+` Specifies the offset is added to the base register.
- `<imm>` For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.
  
  For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

**Operation for all encodings**

if `ConditionPassed()` then
  if `PSTATE.EL == EL2` then UNPREDICTABLE;    // Hyp mode
  EncodingSpecificOperations();
  offset = if register_form then R[m] else imm32;
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if postindex then R[n] else offset_addr;
  MemU_unpriv[address,2] = R[t]<15:0>;
  if postindex then R[n] = offset_addr;

**CONSTRAINED UNPREDICTABLE behavior**

If `PSTATE.EL == EL2`, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes as STRH (immediate).
F5.1.235 STRT

Store Register Unprivileged stores a word from a register to memory. For information about memory accesses see Memory accesses on page F2-2412.

The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.

STRT is UNPREDICTABLE in Hyp mode.

The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.

The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or an optionally-shifted register value.

A1

```
| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 0 |
+-----+-----+-----+-----+-----+-----+
| !=1111 0 1 0 0 | U | 0 1 0 | Rn  | Rt  | imm12 |
+-----+-----+-----+-----+-----+-----+
```

A1 variant

STRT{<c>}{<q>} <Rt>, [<Rn>] {, #<+/-><imm>}

Decode for this encoding

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{postindex} = \text{TRUE}; \ \text{add} = (U == '1'); \ \\
\text{register_form} = \text{FALSE}; \ \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \ \\
\text{if } n == 15 \ \text{|| } n == t \ \text{then UNPREDICTABLE}; \]

CONstrained UNPREDICTABLE behavior

If \( n == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored is UNKNOWN.

If \( n == 15 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

A2

```
| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 7 6 5 4 3 0 |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| !=1111 0 1 1 0 | U | 0 1 0 | Rn  | Rt  | imm5  | type 0  | Rm  |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+
```

A2 variant

STRT{<c>}{<q>} <Rt>, [<Rn>], {<+/-><Rm>}, {<shift>}

---

ID092916  
Non-Confidential
Decode for this encoding

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);  postindex = TRUE;  add = (U == '1');
register_form = TRUE;  (shift_t, shift_n) = DecodeImmShift(type, imm5);
if n == 15 || n == t || m == 15 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If n == t, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction executes but the value stored is UNKNOWN.

If n == 15, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes without writeback of the base address.
• The instruction uses the addressing mode described in the equivalent immediate offset instruction.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
<th>15 12 11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 1 0 0</td>
<td>i=1111</td>
<td>Rt 1 1 1 0</td>
<td>imm8</td>
</tr>
<tr>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

STRT{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]

Decode for this encoding

if Rn == '1111' then UNDEFINED;
t = UInt(Rt);  n = UInt(Rn);  postindex = FALSE;  add = TRUE;
register_form = FALSE;  imm32 = ZeroExtend(imm8, 32);
if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRAINED UNPREDICTABLE behavior

If t == 15, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is UNKNOWN.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<>

See Standard assembler syntax fields on page F2-2406.
See Standard assembler syntax fields on page F2-2406.

For encoding A1 and A2: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.

For encoding T1: is the general-purpose register to be transferred, encoded in the "Rt" field.

Is the general-purpose base register, encoded in the "Rn" field.

For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when $U = 0$
- when $U = 1$

For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when $U = 0$
- when $U = 1$

Is the general-purpose index register, encoded in the "Rm" field.

The shift to apply to the value read from $Rm$. If absent, no shift is applied. Otherwise, see Shifts applied to a register on page F2-2410.

Specifies the offset is added to the base register.

For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.

For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.

Operation for all encodings

```plaintext
if ConditionPassed() then
    if PSTATE.EL == EL2 then UNPREDICTABLE; // Hyp mode
    EncodingSpecificOperations();
    offset = if register_form then Shift(R[m], shift_t, shift_n, PSTATE.C) else imm32;
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if postindex then R[n] else offset_addr;
    if t == 15 then // Only possible for encodings A1 and A2
        data = PCStoreValue();
    else
        data = R[t];
        MemU_unpriv[address,4] = data;
    if postindex then R[n] = offset_addr;
```

**CONSTRANED UNPREDICTABLE behavior**

If PSTATE.EL == EL2, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as STR (immediate).
F5.1.236   SUB (immediate, from PC)

Subtract from PC subtracts an immediate value from the Align(PC, 4) value to form a PC-relative address, and writes the result to the destination register. ARM recommends that, where possible, software avoids using this alias.

This instruction is an alias of the ADR instruction. This means that:

- The encodings in this description are named to match the encodings of ADR.
- The description of ADR gives the operational pseudocode for this instruction.

**A2**

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 12 | 11 | | | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|
| !=1111 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | Rd | | | imm12 |

**A2 variant**

SUB{<c>}{<q>} <Rd>, PC, #<const>

is equivalent to

ADR{<c>}{<q>} <Rd>, <label>

and is the preferred disassembly when imm12 == '000000000000'.

**T2**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 12 | 11 | 8 | 7 | | | 0 |
|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|----|----|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | imm3 | Rd | | imm8 |

**T2 variant**

SUB{<c>}{<q>} <Rd>, PC, #<imm12>

is equivalent to

ADR{<c>}{<q>} <Rd>, <label>

and is the preferred disassembly when i:imm3:imm8 == '000000000000'.

**Assembler symbols**

- `<c>`: See Standard assembler syntax fields on page F2-2406.
- `<q>`: See Standard assembler syntax fields on page F2-2406.
- `<Rd>`: For encoding A2: is the general-purpose destination register, encoded in the "Rd" field. If the PC is used, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

  For encoding T2: is the general-purpose destination register, encoded in the "Rd" field.

- `<label>`: For encoding A1 and A2: the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the Align(PC, 4) value of the ADR instruction to this label. If the offset is zero or positive, encoding A1 is used, with imm32 equal to the offset. If the offset is negative, encoding A2 is used, with imm32 equal to the size of the offset.
That is, the use of encoding A2 indicates that the required offset is minus the value of \textit{imm32}.
Permitted values of the size of the offset are any of the constants described in \textit{Modified immediate constants in A32 instructions} on page F2-2422.

For encoding T1: the label of an instruction or literal data item whose address is to be loaded into \textit{<Rd>}. The assembler calculates the required value of the offset from the \textit{Align(\textit{PC}, 4)} value of the \textit{ADR} instruction to this label. Permitted values of the size of the offset are multiples of 4 in the range 0 to 1020.

For encoding T2 and T3: the label of an instruction or literal data item whose address is to be loaded into \textit{<Rd>}. The assembler calculates the required value of the offset from the \textit{Align(\textit{PC}, 4)} value of the \textit{ADR} instruction to this label. If the offset is zero or positive, encoding T3 is used, with \textit{imm32} equal to the offset. If the offset is negative, encoding T2 is used, with \textit{imm32} equal to the size of the offset.

That is, the use of encoding T2 indicates that the required offset is minus the value of \textit{imm32}.
Permitted values of the size of the offset are 0-4095.

\textit{<imm12>} Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.

\textit{<const>} An immediate value. See \textit{Modified immediate constants in A32 instructions} on page F2-2422 for the range of values.

\textbf{Operation for all encodings}

The description of \textit{ADR} gives the operational pseudocode for this instruction.
F5.1.237  SUB, SUBS (immediate)

Subtract (immediate) subtracts an immediate value from a register value, and writes the result to the destination register.

If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:

- The SUB variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293*.  

- The SUBS variant of the instruction performs an exception return without the use of the stack. In this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from AArch32 state on page G1-3835*.
  - The instruction is UNDEFINED in Hyp mode, except for encoding T5 with <imm8> set to zero, which is the encoding for the ERET instruction, see ERET.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 | | |0 |
+-------------------+---------------+---------+-----+-----+-----+-----|
| !=1111            | 0 0 1 0 0 1 0| S       | Rn  | Rd  | imm12|
cond                |
```

**SUB variant**

Applies when $S == 0 \&\& \text{Rn} != 11x1x$.

SUB{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**SUBS variant**

Applies when $S == 1 \&\& \text{Rn} != 1101x$.

SUBS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

**Decode for all variants of this encoding**

if Rn == '1111' \&\& S == '0' then SEE ADR;
if Rn == '1101' then SEE SUB (SP minus immediate);
  d = UInt(Rd);  n = UInt(Rn);  setflags = (S == '1');  imm32 = A32ExpandImm(imm12);

T1

```
|15|14|13|12|11|10| 9| 8| 6| 5|3|2|0|
+--------+-------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----|
| 0 0 0 1 1 1 |1 |imm3 |Rn  | Rd  |
```

**T1 variant**

SUB{<c>}{<q>} <Rd>, <Rn>, #<imm3> // Inside IT block  
SUBS{<q>} <Rd>, <Rn>, #<imm3> // Outside IT block
Decode for this encoding

d = Uint(Rd);  n = Uint(Rn);  setflags = !InITBlock();  imm32 = ZeroExtend(imm3, 32);

T2

<table>
<thead>
<tr>
<th>T1</th>
<th>T2</th>
<th>T3</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12</td>
<td>11 10 8 7</td>
<td>0</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>Rdn</td>
<td>imm8</td>
</tr>
</tbody>
</table>

T2 variant

SUBc{q} <Rdn>, #imm8 // Inside IT block, and <Rdn>, <imm8> can be represented in T1
SUBc{q} {<Rdn>,} <Rdn>, #imm8 // Inside IT block, and <Rdn>, <imm8> cannot be represented in T1
SUBS{q} <Rdn>, #imm8 // Outside IT block, and <Rdn>, <imm8> can be represented in T1
SUBS{q} {<Rdn>,} <Rdn>, #imm8 // Outside IT block, and <Rdn>, <imm8> cannot be represented in T1

Decode for this encoding

d = Uint(Rd);  n = Uint(Rn);  setflags = !InITBlock();  imm32 = ZeroExtend(imm8, 32);

T3

<table>
<thead>
<tr>
<th>T3</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12</td>
</tr>
<tr>
<td>1 1 1 1 0</td>
</tr>
</tbody>
</table>

SUB variant

Applies when S == 0.

SUBc.W {<Rd>,} <Rn>, #<const> // Inside IT block, and <Rd>, <Rn>, <const> can be represented in T1 or T2
SUBc{q} {<Rd>,} <Rn>, #<const>

SUBS variant

Applies when S == 1 && Rd != 1111.

SUBS.W {<Rd>,} <Rn>, #<const> // Outside IT block, and <Rd>, <Rn>, <const> can be represented in T1 or T2
SUBS{q} {<Rd>,} <Rn>, #<const>

Decode for all variants of this encoding

if Rd == '1111' && S == '1' then SEE CMP (immediate);
if Rd == '1101' then SEE SUB (SP minus immediate);
d = Uint(Rd);  n = Uint(Rn);  setflags = (S == '1');  imm32 = T32ExpandImm(i:imm3:imm8);
if (d == 15 && !setflags) || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

T4

<table>
<thead>
<tr>
<th>T4</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12</td>
</tr>
<tr>
<td>1 1 1 1 0</td>
</tr>
</tbody>
</table>

T4 variant

SUBc{q} {<Rd>,} <Rn>, #<imm12> // <imm12> cannot be represented in T1, T2, or T3
SUBS{q} {<Rd>,} <Rn>, #<imm12> // <imm12> can be represented in T1, T2, or T3
Decode for this encoding

if Rn == '1111' then SEE ADR;
if Rn == '1101' then SEE SUB (SP minus immediate);
d = UInt(Rd); n = UInt(Rn); setflags = FALSE; imm32 = ZeroExtend(i:imm3:imm8, 32);
if d == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

T5

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 1 1 0 1</td>
<td>1 0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Rn imm8

T5 variant

SUBS{<c>}{<q>} PC, LR, #<imm8>

Decode for this encoding

if Rn == '1110' && IsZero(imm8) then SEE ERET;
d = 15; n = UInt(Rn); setflags = TRUE; imm32 = ZeroExtend(imm8, 32);
if n != 14 then UNPREDICTABLE;
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly SUBS PC, LR and related instructions (A32) on page K1-5469 and SUBS PC, LR and related instructions (T32) on page K1-5468.

Assembler symbols

< c > See Standard assembler syntax fields on page F2-2406.
< q > See Standard assembler syntax fields on page F2-2406.
< Rd > Is the general-purpose source and destination register, encoded in the "Rdn" field.
< imm8 > For encoding T2: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. For encoding T5: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. If <Rn> is the LR, and zero is used, see ERET.
< Rd > For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. If the PC is used:
• For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
• For the SUBS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>. ARM deprecates use of this instruction unless <Rn> is the LR.

For encoding T1, T3 and T4: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.
< Rn > For encoding A1 and T4: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see SUB, SUBS (SP minus immediate). If the PC is used, see ADR.
For encoding T1: is the general-purpose source register, encoded in the "Rn" field.
For encoding T3: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see SUB, SUBS (SP minus immediate).
F5 T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

<imm3> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "imm3" field.

<imm12> Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.

<const> For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
For encoding T3: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

In the T32 instruction set, MOV{<c>}{<q>} PC, LR is a pseudo-instruction for SUB{<c>}{<q>} PC, LR, #0.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, nzcv) = AddWithCarry(R[n], NOT(imm32), '1');
    if d == 15 then
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
F5.1.238  SUB, SUBS (register)

Subtract (register) subtracts an optionally-shifted register value from a register value, and writes the result to the destination register.

If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the result.

The field descriptions for \(<Rd>\) identify the encodings where the PC is permitted as the destination register. However, when the destination register is the PC:

- The SUB variant of the instruction is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- The SUBS variant of the instruction performs an exception return without the use of the stack. ARM deprecates use of this instruction. However, in this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 0 | 0 | 0 | 1 | 0 | S | !=1111 | Rd | imm5 | type | 0 | Rm |
| cond | Rn |

**SUB, rotate right with extend variant**

Applies when \(S == 0 \&\& \text{imm5} == 00000 \&\& \text{type} == 11\).

\(\text{SUB\{<c>\}\{<q>\}\{<Rd>,\} <Rn>, <Rm>, \text{RRX}}\)

**SUB, shift or rotate by value variant**

Applies when \(S == 0 \&\& !(\text{imm5} == 00000 \&\& \text{type} == 11)\).

\(\text{SUB\{<c>\}\{<q>\}\{<Rd>,\} <Rn>, <Rm>\{, <shift> \#<amount>\}}\)

**SUBS, rotate right with extend variant**

Applies when \(S == 1 \&\& \text{imm5} == 00000 \&\& \text{type} == 11\).

\(\text{SUBS\{<c>\}\{<q>\}\{<Rd>,\} <Rn>, <Rm>, \text{RRX}}\)

**SUBS, shift or rotate by value variant**

Applies when \(S == 1 \&\& !(\text{imm5} == 00000 \&\& \text{type} == 11)\).

\(\text{SUBS\{<c>\}\{<q>\}\{<Rd>,\} <Rn>, <Rm>\{, <shift> \#<amount>\}}\)

**Decode for all variants of this encoding**

if \(\text{Rn} == '1101'\) then SEE \text{SUB (SP minus register)};
\(d = \text{UInt}(\text{Rd}); n = \text{UInt}(\text{Rn}); m = \text{UInt}(\text{Rm}); \text{setflags} = (S == '1');\)
\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm5)};\)
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>6 5</th>
<th>3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 0 1</td>
<td>Rm</td>
<td>Rn</td>
<td>Rd</td>
</tr>
</tbody>
</table>

T1 variant

SUB<c>{<q>} <Rd>, <Rn>, <Rm> // Inside IT block
SUBS{<q>} {<Rd>,} <Rn>, <Rm> // Outside IT block

Decode for this encoding

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

T2

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 0 | 15 14 12 | 11 | 8 7 6 5 4 | 3 0 |
|-------------|-----------|-------|-----|----------|-----|-----------|-------|------|-----|
| 1 1 1 0 1 0 1 | 1 1 0 1 | S | l=1101 | 0 | mm3 | Rd | imm2 | type | Rm |

SUB, rotate right with extend variant

Applies when S == 0 && imm3 == 000 && imm2 == 00 && type == 11.

SUB{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

SUB, shift or rotate by value variant

Applies when S == 0 && !(imm3 == 000 && imm2 == 00 && type == 11).

SUB{<c>}.W {<Rd>,} <Rn>, <Rm> // Inside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1

SUBS{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

SUBS, rotate right with extend variant

Applies when S == 1 && imm3 == 000 && Rd != 111 && imm2 == 00 && type == 11.

SUBS{<c>}{<q>} {<Rd>,} <Rn>, <Rm>, RRX

SUBS, shift or rotate by value variant

Applies when S == 1 && !(imm3 == 000 && imm2 == 00 && type == 11) && Rd != 1111.

SUBS.W {<Rd>,} <Rn>, <Rm> // Outside IT block, and <Rd>, <Rn>, <Rm> can be represented in T1

SUBS{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, <shift> #<amount>}

Decode for all variants of this encoding

if Rd == '1111' && S == '1' then SEE CMP (register);
if Rn == '1101' then SEE SUB (SP minus register);
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == '1');
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if (d == 15 && !setflags) || n == 15 || m == 15 then UNPREDICTABLE;
// ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<c>
See Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<Rd>
For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.
- For the SUBS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T1 and T2: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn>
For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated. If the SP is used, see SUB, SUBS (SP minus register).

For encoding T1: is the first general-purpose source register, encoded in the "Rn" field.

For encoding T2: is the first general-purpose source register, encoded in the "Rn" field. If the SP is used, see SUB, SUBS (SP minus register).

<Rm>
For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.

<shift>
Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<amount>
For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T2: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], NOT(shifted), '1');
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
        else
            R[d] = result;
            if setflags then
                PSTATE.<N,Z,C,V> = nzcv;
else
    PSTATE.<N,Z,C,V> = nzcv;
F5.1.239  SUB, SUBS (register-shifted register)

Subtract (register-shifted register) subtracts a register-shifted register value from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

A1

| 31 | 28|27 26|24 23|22 21|20 |19 16|15 |12|11 | 8 |7 |5 |4 |3 |0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !\=1111 | 0 | 0 | 0 | 0 | 1 | 0 | S | Rn | Rd | Rs | 0 | type | 1 | Rm |

**Flag setting variant**

Applies when $S = 1$.

$\text{SUBS}\{<c>\}{<q>}\{<Rd>,\} <Rn>, <Rm>, <type> <Rs>$

**Not flag setting variant**

Applies when $S = 0$.

$\text{SUB}\{<c>\}{<q>}\{<Rd>,\} <Rn>, <Rm>, <type> <Rs>$

**Decode for all variants of this encoding**

\[
\begin{align*}
d &= \text{UInt(Rd)}; \\
n &= \text{UInt(Rn)}; \\
m &= \text{UInt(Rm)}; \\
s &= \text{UInt(Rs)}; \\
\text{setflags} &= (S == '1'); \\
\text{shift}_t &= \text{DecodeRegShift}(type); \\
\text{if d} &= 15 \quad \text{|| n} &= 15 \quad \text{|| m} &= 15 \quad \text{|| s} &= 15 \quad \text{then UNPREDICTABLE;}
\end{align*}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- $<\text{c}>$ See Standard assembler syntax fields on page F2-2406.
- $<\text{q}>$ See Standard assembler syntax fields on page F2-2406.
- $<\text{Rd}>$ Is the general-purpose destination register, encoded in the "Rd" field.
- $<\text{Rn}>$ Is the first general-purpose source register, encoded in the "Rn" field.
- $<\text{Rm}>$ Is the second general-purpose source register, encoded in the "Rm" field.
- $<\text{type}>$ Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- $<\text{Rs}>$ Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[s]<7:0>);
    shifted = Shift(R[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(R[n], NOT(shifted), '1');
    R[d] = result;
    if setflags then
        PSTATE.<N,Z,C,V> = nzcv;
F5.1.240 SUB, SUBS (SP minus immediate)

Subtract from SP (immediate) subtracts an immediate value from the SP value, and writes the result to the
destination register.

If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the
result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. If the
destination register is the PC:

- The SUB variant of the instruction is an interworking branch, see Pseudocode description of operations on
the AArch32 general-purpose registers and the PC on page E1-2293.
- The SUBS variant of the instruction performs an exception return without the use of the stack. ARM
deprecates use of this instruction. However, in this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from
  AArch32 state on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 18 17 16|12|11 | | |0 |
|cond|
|1111|0|0|1|0|0|1|1|1|1|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|0|
```

**SUB variant**

Applies when S == 0.

**SUB{<c>}{<q>}{<Rd>,} SP, #<const>**

**SUBS variant**

Applies when S == 1.

**SUBS{<c>}{<q>}{<Rd>,} SP, #<const>**

**Decode for all variants of this encoding**

\[d = \text{UInt}(\text{Rd});\ \text{setflags} = (S == '1');\ \text{imm32} = \text{A32ExpandImm}(\text{imm12});\]

**T1**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
```

**T1 variant**

**SUB{<c>}{<q>}{SP,} SP, #<imm7>**

**Decode for this encoding**

\[d = 13;\ \text{setflags} = \text{FALSE};\ \text{imm32} = \text{ZeroExtend}(\text{imm7}:'00', 32);\]
T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14</th>
<th>12</th>
<th>11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>0</td>
<td>1 1 0 1</td>
<td>S</td>
<td>1 1 0 1</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
</tr>
</tbody>
</table>

**SUB variant**

Applies when $S = 0$.

SUB{$<c>$.W $<$Rd>,} SP, #<const> // $<$Rd>, $<$const> can be represented in T1
SUB{$<c>{$<q>}}{<Rd>,} SP, #<const>

**SUBS variant**

Applies when $S = 1 && Rd != 1111$.

SUBS{$<c>{$<q>}}{<Rd>,} SP, #<const>

**Decode for all variants of this encoding**

if Rd == '1111' && S == '1' then SEE CMP (immediate);
$d = \text{UInt}(Rd)$; setflags = (S == '1'); $imm32 = T32ExpandImm(i:mm3:mm8);
if d == 1S && !setflags then UNPREDICTABLE;

T3

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14</th>
<th>12</th>
<th>11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>i 0</td>
<td>1 0 1 0</td>
<td>0</td>
<td>1 1 0 1</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
</tr>
</tbody>
</table>

**T3 variant**

SUB{$<c>{$<q>}}{<Rd>,} SP, #<imm2> // <imm2> cannot be represented in T1, T2, or T3
SUBW{$<c>{$<q>}}{<Rd>,} SP, #<imm2> // <imm2> can be represented in T1, T2, or T3

**Decode for this encoding**

d = UInt(Rd); setflags = FALSE; imm32 = ZeroExtend(i:mm3:mm8, 32);
if d == 1S then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1

*Architecture Constraints on UNPREDICTABLE behaviors.*

**Assembler symbols**

$<$c$>$  See *Standard assembler syntax fields* on page F2-2406.

$<$q$>$  See *Standard assembler syntax fields* on page F2-2406.

$<$imm7$>$  Is the unsigned immediate, a multiple of 4, in the range 0 to 508, encoded in the "imm7" field as $<$imm7$>/4.

$<$Rd$>$  For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP. If the PC is used:

- For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC* on page E1-2293.
For the SUBS variant, the instruction performs an exception return, that restores PSTATE from SPSR.<current_mode>. ARM deprecates use of this instruction unless <Rn> is the LR.

For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.

<imm12> Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.

<const> For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.

For encoding T2: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.

**Operation for all encodings**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    (result, nzcv) = AddWithCarry(SP, NOT(imm32), '1');
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
```
F5.1.241  SUB, SUBS (SP minus register)

Subtract from SP (register) subtracts an optionally-shifted register value from the SP value, and writes the result to
the destination register.

If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the
result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. If the
destination register is the PC:

- The SUB variant of the instruction is an interworking branch, see *Pseudocode description of operations on
  the AArch32 general-purpose registers and the PC* on page E1-2293.

- The SUBS variant of the instruction performs an exception return without the use of the stack. ARM
  deprecates use of this instruction. However, in this case:
  - The PE branches to the address written to the PC, and restores PSTATE from SPSR_<current_mode>.
  - The PE checks SPSR_<current_mode> for an illegal return event. See *Illegal return events from
    AArch32 state* on page G1-3835.
  - The instruction is UNDEFINED in Hyp mode.
  - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

A1

| [31 28 26 25 24|23 22 21 20|19 18 17 16|15 12|11] 7 6 5 4 3 0 |
|-------------|
| !=1111 0 0 0 0 0 1 0 S 1 1 0 1 Rd 0 imm5 type 0 Rm |

**SUB, rotate right with extend variant**

Applies when S == 0 & imm5 == 00000 & type == 11.

SUB{<c>}{<q>} {<Rd>}, SP, <Rm> , RRX

**SUB, shift or rotate by value variant**

Applies when S == 0 & !(imm5 == 00000 & type == 11).

SUB{<c>}{<q>} {<Rd>}, SP, <Rm> {, <shift> #<amount>}

**SUBS, rotate right with extend variant**

Applies when S == 1 & imm5 == 00000 & type == 11.

SUBS{<c>}{<q>} {<Rd>}, SP, <Rm> , RRX

**SUBS, shift or rotate by value variant**

Applies when S == 1 & !(imm5 == 00000 & type == 11).

SUBS{<c>}{<q>} {<Rd>}, SP, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

\[
d = \text{UInt}(Rd); m = \text{UInt}(Rm); \text{setflags} = (S == '1');
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift(type, imm5)};
\]
SUB, rotate right with extend variant

Applies when $S == 0 && \text{imm3} == 000 && \text{imm2} == 00 && \text{type} == 11$.

\[ \text{SUB\{<c\}\{<q\}\{<Rd>,\}} \ SP, \ <Rm>, \ RRX \]

SUB, shift or rotate by value variant

Applies when $S == 0 && !(\text{imm3} == 000 && \text{imm2} == 00 && \text{type} == 11)$.

\[ \text{SUB\{<c\}\{<q\}\{<Rd>,\} SP, \ <Rm> \ {, <shift> \#<amount>} \]

SUBS, rotate right with extend variant

Applies when $S == 1 && \text{imm3} == 000 && \text{Rd} != 1111 && \text{imm2} == 00 && \text{type} == 11$.

\[ \text{SUBS\{<c\}\{<q]\{<Rd>,\}} \ SP, \ <Rm>, \ RRX \]

SUBS, shift or rotate by value variant

Applies when $S == 1 && !(\text{imm3} == 000 && \text{imm2} == 00 && \text{type} == 11) && \text{Rd} != 1111$.

\[ \text{SUBS\{<c\}\{<q}\{<Rd>,\}} \ SP, \ <Rm> \ {, <shift> \#<amount>} \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } \text{Rd} == '1111' \&\& \text{S} == '1' \text{ then see CMP (register)}; \\
d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = (S == '1'); \\
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)}; \\
\text{if } (d == 15 \&\& !\text{setflags}) \| m == 15 \text{ then UNPREDICTABLE}; \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\end{align*}
\]

Notes for all encodings

For more information about the CONstrained rUnPREDICTable behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)

See Standard assembler syntax fields on page F2-2406.

\(<q>\)

See Standard assembler syntax fields on page F2-2406.

\(<Rd>\)

For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP. ARM deprecates using the PC as the destination register, but if the PC is used:

- For the SUB variant, the instruction is a branch to the address calculated by the operation.
  This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC on page E1-2293.

- For the SUBS variant, the instruction performs an exception return, that restores PSTATE from SPSR_<current_mode>.

For encoding T1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.
<Rm> For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
   For encoding T1: is the second general-purpose source register, encoded in the "Rm" field.

<shift> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
   LSL when type = 00
   LSR when type = 01
   ASR when type = 10
   ROR when type = 11

<amount> For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.
   For encoding T1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[rm], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = AddWithCarry(SP, NOT(shifted), '1');
    if d == 15 then // Can only occur for A32 encoding
        if setflags then
            ALUExceptionReturn(result);
        else
            ALUWritePC(result);
    else
        R[d] = result;
        if setflags then
            PSTATE.<N,Z,C,V> = nzcv;
```
F5.1.242 SVC

Supervisor Call causes a Supervisor Call exception. For more information, see Supervisor Call (SVC) exception on page G1-3853.

—— Note ————
SVC was previously called SWI, Software Interrupt, and this name is still found in some documentation.

Software can use this instruction as a call to an operating system to provide a service.

In the following cases, the Supervisor Call exception generated by the SVC instruction is taken to Hyp mode:

• If the SVC is executed in Hyp mode.
• If HCR.TGE is set to 1, and the SVC is executed in Non-secure User mode. For more information, see Supervisor Call exception, when the value of HCR.TGE is 1 on page G1-3829

In these cases, the HSR identifies that the exception entry was caused by a Supervisor Call exception, EC value 0x11, see Use of the HSR on page G4-4137. The immediate field in the HSR:

• If the SVC is unconditional:
  — For the T32 instruction, is the zero-extended value of the imm8 field.
  — For the A32 instruction, is the least-significant 16 bits the imm24 field.

• If the SVC is conditional, is UNKNOWN.

A1

\[
\begin{array}{cccccccc|c}
|s1| 28|27|26|25|24|23| & | & | & | & | & 0 | \\
\hline
1 & 1 & 1 & 1 & & & & \\
\hline
\end{array}
\]

cond

A1 variant

SVC{<c>}{<q>} {#}<imm>

Decode for this encoding

\[
\text{imm32} = \text{ZeroExtend}(\text{imm24}, 32);
\]

T1

\[
\begin{array}{cccccccc|c}
|15|14|13|12|11|10|9|8|7| & | & 0 | \\
\hline
1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & \\
\hline
\end{array}
\]

T1 variant

SVC{<c>}{<q>} {#}<imm>

Decode for this encoding

\[
\text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

Assembler symbols

<>

See Standard assembler syntax fields on page F2-2406.
See *Standard assembler syntax fields on page F2-2406.*

For encoding A1: is a 24-bit unsigned immediate, in the range 0 to 16777215, encoded in the "imm24" field. This value is for assembly and disassembly only. SVC handlers in some systems interpret imm24 in software, for example to determine the required service.

For encoding T1: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. This value is for assembly and disassembly only. SVC handlers in some systems interpret imm8 in software, for example to determine the required service.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    AArch32.CallSupervisor(imm32<15:0>);
```
F5.1.243   SXTAB

Signed Extend and Add Byte extracts an 8-bit value from a register, sign-extends it to 32 bits, adds the result to the value in another register, and writes the final result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0</td>
<td>1 1 0</td>
<td>1 0</td>
<td>1111</td>
<td>Rd</td>
<td>rotate</td>
<td>0</td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0 1 1 1</td>
<td>Rm</td>
</tr>
</tbody>
</table>

A1 variant

SXTAB{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, ROR #<amount>}

Decode for this encoding

if Rn == '1111' then SEE SXTB;
\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000'); \]
if d == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 1 0</td>
<td>0 0</td>
<td>0</td>
</tr>
<tr>
<td>cond</td>
<td>1111</td>
<td>1 1 1</td>
<td>Rd</td>
</tr>
</tbody>
</table>

T1 variant

SXTAB{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, ROR #<amount>}

Decode for this encoding

if Rn == '1111' then SEE SXTB;
\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000'); \]
if d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- **<>**: See Standard assembler syntax fields on page F2-2406.
- **<c>**: See Standard assembler syntax fields on page F2-2406.
- **<Rd>**: Is the general-purpose destination register, encoded in the "Rd" field.
- **<Rn>**: Is the first general-purpose source register, encoded in the "Rn" field.
- **<Rm>**: Is the second general-purpose source register, encoded in the "Rm" field.
- **<amount>**: Is the rotate amount, encoded in the "rotate" field. It can have the following values:
  - (omitted) when rotate = 00
  - 8 when rotate = 01
16 when rotate = 10
24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = R[n] + SignExtend(rotated<7:0>, 32);
F5.1.244  SXTAB16

Signed Extend and Add Byte 16 extracts two 8-bit values from a register, sign-extends them to 16 bits each, adds the results to two 16-bit values from another register, and writes the final results to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

A1

```
|31| 28|27|26|25|24|23|22|21|20|19|16|15| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  0|
| 1| 1| 1| 1| 1| 1| 0| 0| 0| 0| 1| 1| 1| 0| 0| 1| 1| 1| 0| 1| 1| 1| 1| Rd rotate |0|0|0|0| Rm |
```

A1 variant

SXTAB16{<c>}{<q>}{<Rd>,}<Rn>,<Rm>{, ROR #<amount>}

Decode for this encoding

if Rn == '1111' then SEE SXTB16;
if d == UInt(Rd); n = UInt(Rn); m = UInt(Rm); rotation = UInt(rotate:'000');
if d == 15 || m == 15 then UNPREDICTABLE;

T1

```
|15|14|13| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  0|15|14|13| 12| 11|  8|  7|  6|  5|  4|  3|  0|
|1| 1| 1| 1| 1| 1| 0| 0| 0| 1| 0| 1| 0| 1| 1| 1| 0| 1| 1| 1| 0|1| rotate | Rm |
```

T1 variant

SXTAB16{<c>}{<q>}{<Rd>,}<Rn>,<Rm>{, ROR #<amount>}

Decode for this encoding

if Rn == '1111' then SEE SXTB16;
if d == UInt(Rd); n = UInt(Rn); m = UInt(Rm); rotation = UInt(rotate:'000');
if d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rd>`  Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>`  Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>`  Is the second general-purpose source register, encoded in the "Rm" field.
- `<amount>`  Is the rotate amount, encoded in the "rotate" field. It can have the following values:
  (omitted) when rotate = 00
  8 when rotate = 01
16 when rotate = 10
24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0> = R[n]<15:0> + SignExtend(rotated<7:0>, 16);
    R[d]<31:16> = R[n]<31:16> + SignExtend(rotated<23:16>, 16);
F5.1.245 SXTAH

Signed Extend and Add Halfword extracts a 16-bit value from a register, sign-extends it to 32 bits, adds the result to a value from another register, and writes the final result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

A1

\[
\begin{array}{cccccccccccccccc}
| \text{cond} | \text{Rd} | \text{rotate} | \text{Rn} | \text{Rm} |
|----------|--------|-------------|--------|
| !111     | 0 1 0 1 0 1 1 | !111 | 0 1 1 1 |
\end{array}
\]

A1 variant

SXTAH\{<c>}{<q}> {<Rd>,} <Rn>, <Rm> {, ROR #<amount>}

Decode for this encoding

if Rn == '1111' then SEE SXTH;
\[d = \text{UInt}(Rd); n = \text{UInt}(Rn); m = \text{UInt}(Rm); \text{ rotation} = \text{UInt}(\text{rotate}:'000');\]
if d == 15 || m == 15 then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccc}
<table>
<thead>
<tr>
<th>\text{Rn}</th>
<th>\text{Rd}</th>
<th>\text{rotate}</th>
<th>\text{Rm}</th>
</tr>
</thead>
<tbody>
<tr>
<td>!111</td>
<td>1 1 1 1 0 0 0 0</td>
<td>!111</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>
\end{array}
\]

T1 variant

SXTAH\{<c>}{<q}> {<Rd>,} <Rn>, <Rm> {, ROR #<amount>}

Decode for this encoding

if Rn == '1111' then SEE SXTH;
\[d = \text{UInt}(Rd); n = \text{UInt}(Rn); m = \text{UInt}(Rm); \text{ rotation} = \text{UInt}(\text{rotate}:'000');\]
if d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<\text{Rd}>\) Is the general-purpose destination register, encoded in the "Rd" field.
- \(<\text{Rn}>\) Is the first general-purpose source register, encoded in the "Rn" field.
- \(<\text{Rm}>\) Is the second general-purpose source register, encoded in the "Rm" field.
- \(<\text{amount}>\) Is the rotate amount, encoded in the "rotate" field. It can have the following values:
  \(\text{omitted}\) when rotate = 00
  8 when rotate = 01
16 when rotate = 10
24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  rotated = ROR(R[m], rotation);
  R[d] = R[n] + SignExtend(rotated<15:0>, 32);
F5.1.246  **SXTB**

Signed Extend Byte extracts an 8-bit value from a register, sign-extends it to 32 bits, and writes the result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

### A1

SXTB{<c>}{<q>}{<Rd>,} <Rm> {, ROR #<amount>}

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');
\]

if \( d == 15 \) \| \( m == 15 \) then UNPREDICTABLE;

### T1

\[
|15\ 14\ 13\ 12|11\ 10\ 9\ 8|7\ 6\ 5|3\ 2\ 0|
\]

1 0 1 1 0 0 1 0 1 Rm Rd

### T1 variant

SXTB{<c>}{<q>} {<Rd>,} <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = 0;
\]

### T2

\[
|15\ 14\ 13\ 12|11\ 10\ 9\ 8|7\ 6\ 5\ 4|3\ 2\ 1\ 0|15\ 14\ 13\ 12|11|8|7|6|5|4|3|0|
\]

1 1 1 1 0 1 0 0 1 0 0 1 1 1 1 1 1 1 1 Rd 1 0 rotate Rm

### T2 variant

SXTB{<c>}{<q>} {<Rd>,} <Rm> // <Rd>, <Rm> can be represented in T1

SXTB{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');
\]

if \( d == 15 \) \| \( m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors.*
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<Rm>
Is the general-purpose source register, encoded in the "Rm" field.

<amount>
Is the rotate amount, encoded in the "rotate" field. It can have the following values:

(omitted)   when rotate = 00
8           when rotate = 01
16          when rotate = 10
24          when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = SignExtend(rotated<7:0>, 32);
F5.1.247 SXTB16

Signed Extend Byte 16 extracts two 8-bit values from a register, signextends them to 16 bits each, and writes the results to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

A1

\[
\begin{array}{ccccccccccccccccccccccc}
\end{array}
\]

\[
\begin{array}{ccccccccccccccccccccccc}
\text{cond} & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & \text{Rd} & \text{rotate} & \{0\} & 0 & 1 & 1 & 1 & \text{Rm} & \text{rotate}
\end{array}
\]

A1 variant

SXTB16\{<c>\}{<q>} \{<Rd>, \} <Rm> \{, ROR #<amount>\}

Decode for this encoding

d = \text{UInt}(\text{Rd}); m = \text{UInt}(\text{Rm}); \text{rotation} = \text{UInt}(\text{rotate}:'000');
if d == 15 || m == 15 then UNPREDICTABLE;

T1

\[
\begin{array}{ccccccccccccccccccccccc}
| & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

\[
\begin{array}{ccccccccccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \text{Rd} & 1 & \{0\} & \text{rotate} & \text{Rm}
\end{array}
\]

T1 variant

SXTB16\{<c>\}{<q>} \{<Rd>, \} <Rm> \{, ROR #<amount>\}

Decode for this encoding

d = \text{UInt}(\text{Rd}); m = \text{UInt}(\text{Rm}); \text{rotation} = \text{UInt}(\text{rotate}:'000');
if d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rm>\) Is the general-purpose source register, encoded in the "Rm" field.

\(<\text{amount}>\) Is the rotate amount, encoded in the "rotate" field. It can have the following values:

(omitted) when rotate = 00
8 when rotate = 01
16 when rotate = 10
24 when rotate = 11
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0> = SignExtend(rotated<7:0>, 16);
    R[d]<31:16> = SignExtend(rotated<23:16>, 16);
F5.1.248   SXTH

Signed Extend Halfword extracts a 16-bit value from a register, sign-extends it to 32 bits, and writes the result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

A1

```
| 31 28|27 26 25 24|23 22 21 20|19 18 17 16|15 |
| 11 10 9 8 | 7 6 5 4 3 0 |
| !=111 | 0 1 1 0 | 0 1 1 1 1 1 | Rd | rotate | 1 1 | 0 0 0 |
```

A1 variant

SXTH{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}('000');
\]

if \(d == 15 \text{ || } m == 15\) then UNPREDICTABLE;

T1

```
| 15 14 13 12|11 10 9 8 | 7 6 5 3 2 0 |
| 1 0 1 1 0 | 0 1 0 0 0 | Rd | Rm |
```

T1 variant

SXTH{<c>}{<q}> {<Rd>}, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = 0;
\]

T2

```
| 15 14 13 12|11 10 9 8 | 7 6 5 4 3 0 |
| 1 1 1 1 0 1 0 0 0 | 0 1 1 1 1 1 1 1 | Rd | rotate | Rm |
```

T2 variant

SXTH{<c>}.W {<Rd>}, <Rm> // <Rd>, <Rm> can be represented in T1
SXTH{<c>}{<q>}{<Rd>}, <Rm> {, ROR #<amount>}

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}('000');
\]

if \(d == 15 \text{ || } m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<Rm>
Is the general-purpose source register, encoded in the "Rm" field.

<amount>
Is the rotate amount, encoded in the "rotate" field. It can have the following values:

- (omitted) when rotate = 00
- 8 when rotate = 01
- 16 when rotate = 10
- 24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = SignExtend(rotated<15:0>, 32);
F5.1.249 TBB, TBH

Table Branch Byte or Halfword causes a PC-relative forward branch using a table of single byte or halfword offsets. A base register provides a pointer to the table, and a second register supplies an index into the table. The branch length is twice the value returned from the table.

T1

| 15 14 13 12|11 10 9 8|7 6 5 4|3 0 | 1 1 1 0 1 0 0 0 1 1 0 1 | Rn [1:1][1:0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0][0]_iss10775

Byte variant

Applies when H == 0.
TBB{<c>}{<q>} [<Rn>, <Rm>] // Outside or last in IT block

Halfword variant

Applies when H == 1.
TBH{<c>}{<q>} [<Rn>, <Rm>, LSL #1] // Outside or last in IT block

Decode for all variants of this encoding

n = UInt(Rn);  m = UInt(Rm);  is_tbh = (H == '1');
if m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rn> Is the general-purpose base register holding the address of the table of branch lengths, encoded in the "Rn" field. The PC can be used. If it is, the table immediately follows this instruction.

<Rm> For the byte variant: is the general-purpose index register, encoded in the "Rm" field. This register contains an integer pointing to a single byte in the table. The offset in the table is the value of the index.

For the halfword variant: is the general-purpose index register, encoded in the "Rm" field. This register contains an integer pointing to a halfword in the table. The offset in the table is twice the value of the index.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if is_tbh then
        halfwords = UInt(MemU[R[n]+LSL(R[m],1), 2]);
    else
        halfwords = UInt(MemU[R[n]+R[m], 1]);
    BranchWritePC(PC + 2*halfwords);
F5.1.250   TEQ (immediate)

Test Equivalence (immediate) performs a bitwise exclusive OR operation on a register value and an immediate value. It updates the condition flags based on the result, and discards the result.

A1

```
  |31 28|27 26 25 24|23 22 21 20|19 16|15 14 13 12|11 | 0 |
  1=1111 0 0 1 1 0 0 1 1 Rn 0 0 0 0 0 0 imm12
cond
```

A1 variant

TEQ{<c>}{<q>} <Rn>, #<const>

Decode for this encoding

\[
n = \text{UInt}(Rn);
(imm32, carry) = \text{A32ExpandImm}_C(imm12, \text{PSTATE}.C);
\]

T1

```
  |15 14 13 12|11 10 9 |8 7 6 5 4 3 |0 15 14 12|11 10 9 8 7 | 0 |
  1 1 1 1 0 |0 1 0 0 1 |Rn 0 imm3 1 1 1 imm8
```

T1 variant

TEQ{<c>}{<q>} <Rn>, #<const>

Decode for this encoding

\[
n = \text{UInt}(Rn);
(imm32, carry) = \text{T32ExpandImm}_C(i:imm3:imm8, \text{PSTATE}.C);
\]

if \( n == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rn>` For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  For encoding T1: is the general-purpose source register, encoded in the "Rn" field.
- `<const>` For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
  For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] EOR imm32;
    PSTATE.N = result<31>;
    PSTATE.Z = IsZeroBit(result);
    PSTATE.C = carry;
    // PSTATE.V unchanged
F5.1.251  TEQ (register)

Test Equivalence (register) performs a bitwise exclusive OR operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

A1

```
<table>
<thead>
<tr>
<th>31 28 26 25 24 23 22 21 20 19 16 15 14 13 12</th>
<th>11 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>?=1111</td>
<td>0 0 0 1 0 1 1</td>
</tr>
<tr>
<td>cond</td>
<td>Rn</td>
</tr>
<tr>
<td>imm5</td>
<td>type</td>
</tr>
</tbody>
</table>
```

**Rotate right with extend variant**

Applies when `imm5 == 00000 && type == 11`.

`TEQ{<c>}{<q>} <Rn>, <Rm>, RRX`

**Shift or rotate by value variant**

Applies when `!(imm5 == 00000 && type == 11)`.

`TEQ{<c>}{<q>} <Rn>, <Rm> {, <shift> #<amount>}`

**Decode for all variants of this encoding**

```
n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = DecodeImmShift(type, imm5);
```

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 1 1 1 1 1 1 0 0 0 1</td>
<td>Rn</td>
<td>[0]</td>
<td>imm3</td>
</tr>
</tbody>
</table>
```

**Rotate right with extend variant**

Applies when `imm3 == 000 && imm2 == 00 && type == 11`.

`TEQ{<c>}{<q>} <Rn>, <Rm>, RRX`

**Shift or rotate by value variant**

Applies when `!(imm3 == 000 && imm2 == 00 && type == 11)`.

`TEQ{<c>}{<q>} <Rn>, <Rm> {, <shift> #<amount>}`

**Decode for all variants of this encoding**

```
n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

`<c>`  See Standard assembler syntax fields on page F2-2406.
See Standard assembler syntax fields on page F2-2406.

For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

For encoding T1: is the first general-purpose source register, encoded in the "Rn" field.

For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.

For encoding T1: is the second general-purpose source register, encoded in the "Rm" field.

Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

For encoding A1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm5" field as <amount> modulo 32.

For encoding T1: is the shift amount, in the range 1 to 31 (when <shift> = LSL or ROR) or 1 to 32 (when <shift> = LSR or ASR) encoded in the "imm3:imm2" field as <amount> modulo 32.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
  result = R[n] EOR shifted;
  PSTATE.N = result<31>;
  PSTATE.Z = IsZeroBit(result);
  PSTATE.C = carry;
  // PSTATE.V unchanged
F5.1.252   TEQ (register-shifted register)

Test Equivalence (register-shifted register) performs a bitwise exclusive OR operation on a register value and a register-shifted register value. It updates the condition flags based on the result, and discards the result.

A1

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rn</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rs</td>
<td>0</td>
<td>type</td>
<td>1</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

A1 variant

TEQ<c>{q}<Rs>, <Rm>, <type> <Rs>

**Decode for this encoding**

\[
n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad s = \text{UInt}(Rs);
\]
\[
\text{shift}_t = \text{DecodeRegShift}(\text{type});
\]
\[
\text{if } n \equiv 15 \mid m \equiv 15 \mid s \equiv 15 \text{ then UNPREDICTABLE;}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<c> See Standard assembler syntax fields on page F2-2406.

$q$ See Standard assembler syntax fields on page F2-2406.

<Rn> Is the first general-purpose source register, encoded in the "Rn" field.

<Rm> Is the second general-purpose source register, encoded in the "Rm" field.

<type> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:

- LSL when type = 00
- LSR when type = 01
- ASR when type = 10
- ROR when type = 11

<Rs> Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

**Operation**

if ConditionPassed() then
\[
\text{EncodingSpecificOperations();}
\]
\[
\text{shift}_n = \text{UInt}(R[s]<7:0>);
\]
\[
(\text{shifted, carry}) = \text{Shift.CR}(m, \text{shift}_t, \text{shift}_n, \text{PSTATE.C});
\]
\[
\text{result} = R[n] \text{ EOR shifted;}
\]
\[
\text{PSTATE.N} = \text{result}<31>;
\]
\[
\text{PSTATE.Z} = \text{IsZeroBit(result)};
\]
\[
\text{PSTATE.C} = \text{carry};
\]
\[
// \text{PSTATE.V unchanged}
\]
F5.1.253  TST (immediate)

Test (immediate) performs a bitwise AND operation on a register value and an immediate value. It updates the condition flags based on the result, and discards the result.

**A1**

```
<table>
<thead>
<tr>
<th>31 28 25 24 23 21 20 19</th>
<th>16 15 13 12 11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 0 1 0 0 1 0</td>
<td>1</td>
</tr>
<tr>
<td>cond</td>
<td>Rn</td>
<td>imm12</td>
</tr>
</tbody>
</table>
```

**A1 variant**

TST{<c>}{<q>} <Rn>, #<const>

**Decode for this encoding**

```
n = UInt(Rn);
(imm32, carry) = A32ExpandImm_C(imm12, PSTATE.C);
```

**T1**

```
<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 7 6 5 4 3</th>
<th>0 15 14 12 11 10 9 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 0 0 1</td>
<td>Rn 0 imm3 1 1 1 1 imm8</td>
<td></td>
</tr>
</tbody>
</table>
```

**T1 variant**

TST{<c>}{<q>} <Rn>, #<const>

**Decode for this encoding**

```
n = UInt(Rn);
(imm32, carry) = T32ExpandImm_C(i:imm3:imm8, PSTATE.C);
if n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rn>` For encoding A1: is the general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  For encoding T1: is the general-purpose source register, encoded in the "Rn" field.
- `<const>` For encoding A1: an immediate value. See Modified immediate constants in A32 instructions on page F2-2422 for the range of values.
  For encoding T1: an immediate value. See Modified immediate constants in T32 instructions on page F2-2420 for the range of values.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] AND imm32;
    PSTATE.N = result<31>;
    PSTATE.Z = IsZeroBit(result);
    PSTATE.C = carry;
    // PSTATE.V unchanged
F5.1.254  TST (register)

Test (register) performs a bitwise AND operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

**A1**

| 31 28|27 26|25 24|23 22|21 20|19 16|15 14|13 12|11 7 6 5 4 3 0 |  |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 0 0 0 1 0 0 1 | Rn 0 0 0 0 0 | imm5 | type 0 | Rm |

**Rotate right with extend variant**

Applies when `imm5 == 00000 && type == 11`.

TST{<c>}{<q>} <Rn>, <Rm>, RRX

**Shift or rotate by value variant**

Applies when `!(imm5 == 00000 && type == 11)`.

TST{<c>}{<q>} <Rn>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

\[
n = \text{UInt}(Rn);  \quad m = \text{UInt}(Rm);
\]

\[
(shift_t, shift_n) = \text{DecodeImmShift(type, imm5)};
\]

**T1**

| 15 14 13 12|11 10 9 8|7 6 5 |3 2 0  |
|---|---|---|---|---|
| 0 1 0 0 0 0 1 0 0 0 | Rm | Rn |

**T1 variant**

TST{<c>}{<q>} <Rn>, <Rm>

**Decode for this encoding**

\[
n = \text{UInt}(Rn);  \quad m = \text{UInt}(Rm);
\]

\[
(shift_t, shift_n) = (\text{SRT}Type\_LSL, 0);
\]

**T2**

| 15 14 13 12|11 10 9 8|7 6 5 4 3 |0 15 14|12|11 10 9 8|7 6 5 4 3 0 |  |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 1 0 1 0 0 0 0 0 1 | Rn 0 | imm3 1 1 1 | imm2 type | Rm |

**Rotate right with extend variant**

Applies when `imm3 == 000 && imm2 == 00 && type == 11`.

TST{<c>}{<q>} <Rn>, <Rm>, RRX

**Shift or rotate by value variant**

Applies when `!(imm3 == 000 && imm2 == 00 && type == 11)`.
TST{<c>}.W <Rn>, <Rm> // <Rn>, <Rm> can be represented in T1
TST{<c>}{<q>} <Rn>, <Rm> {, <shift> #<amount>}

**Decode for all variants of this encoding**

```
n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rn>` For encoding A1: is the first general-purpose source register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
  For encoding T1 and T2: is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` For encoding A1: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.
  For encoding T1 and T2: is the second general-purpose source register, encoded in the "Rm" field.
- `<shift>` Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  - LSL when type = 00
  - LSR when type = 01
  - ASR when type = 10
  - ROR when type = 11
- `<amount>` For encoding A1: is the shift amount, in the range 1 to 31 (when `<shift>` = LSL or ROR) or 1 to 32 (when `<shift>` = LSR or ASR) encoded in the "imm5" field as `<amount>` modulo 32.
  For encoding T2: is the shift amount, in the range 1 to 31 (when `<shift>` = LSL or ROR) or 1 to 32 (when `<shift>` = LSR or ASR) encoded in the "imm3:imm2" field as `<amount>` modulo 32.

**Operation for all encodings**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
    result = R[n] AND shifted;
    PSTATE.N = result<31>;
    PSTATE.Z = IsZeroBit(result);
    PSTATE.C = carry;
    // PSTATE.V unchanged
```
F5.1.255   TST (register-shifted register)

Test (register-shifted register) performs a bitwise AND operation on a register value and a register-shifted register value. It updates the condition flags based on the result, and discards the result.

A1

| [31|28|26|25|24|23|22|21|20|19|16|15|14|13|12|11| 8| 7| 6| 5| 4| 3| 0 ] |
|-----------------------------------------------|
| !=1111| 0| 0| 0| 1| 0| 0| 1| Rn| 0| 0| 0| Rs| 0| type| 1| Rm |

calc

A1 variant

TST{<c>}{<q}> <Rn>, <Rm>, <type> <Rs>

Decode for this encoding

n = UInt(Rn);  m = UInt(Rm);  s = UInt(Rs);
shift_t = DecodeRegShift(type);
if n == 15 || m == 15 || s == 15 then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<\textcolor{red}{c}>  See Standard assembler syntax fields on page F2-2406.
<\textcolor{red}{q}>  See Standard assembler syntax fields on page F2-2406.
<\textcolor{red}{Rn}> Is the first general-purpose source register, encoded in the "Rn" field.
<\textcolor{red}{Rm}> Is the second general-purpose source register, encoded in the "Rm" field.
<\textcolor{red}{type}> Is the type of shift to be applied to the second source register, encoded in the "type" field. It can have the following values:
  LSL when type = 00
  LSR when type = 01
  ASR when type = 10
  ROR when type = 11
<\textcolor{red}{Rs}> Is the third general-purpose source register holding a shift amount in its bottom 8 bits, encoded in the "Rs" field.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  shift_n = UInt(R[s]<7:0>);
  (shifted, carry) = Shift_C(R[m], shift_t, shift_n, PSTATE.C);
  result = R[n] AND shifted;
  PSTATE.N = result<31>;
  PSTATE.Z = IsZeroBit(result);
  PSTATE.C = carry;
  // PSTATE.V unchanged
F5.1.256   UADD16

Unsigned Add 16 performs two 16-bit unsigned integer additions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the additions.

A1

\[
\begin{array}{cccccccccccccccccccccc}
|31 & 28|27 26 25 24|23 22 21 20|19 & 16|15 10 9 8|7 6 5 4|3 0 | \\
\hline
\text{cond} & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & Rn & Rd & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & Rm
\end{array}
\]

A1 variant

UADD16\{<c>{<q>} \{<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccccccccc}
|15 14 13 12|11 10 9 8|7 6 5 4|3 | 0 |15 14 13 12|11 & 8 7 6 5 4|3 0 | \\
\hline
1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & Rn & 1 & 1 & 1 & 1 & Rd & 0 & 1 & 0 & 0 & Rm
\end{array}
\]

T1 variant

UADD16\{<c>{<q>} \{<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<\text{c}>  See Standard assembler syntax fields on page F2-2406.
<\text{q}>  See Standard assembler syntax fields on page F2-2406.
<\text{Rd}> Is the general-purpose destination register, encoded in the "Rd" field.
<\text{Rn}> Is the first general-purpose source register, encoded in the "Rn" field.
<\text{Rm}> Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<15:0>) + UInt(R[m]<15:0>);
    sum2 = UInt(R[n]<31:16>) + UInt(R[m]<31:16>);
    R[d]<15:0> = sum1<15:0>;
}
\[ R[d]<31:16> = \text{sum2}<15:0>; \]
\[ \text{PSTATE.GE}<1:0> = \text{if sum1} \geq 0x10000 \text{ then '11' else '00'}; \]
\[ \text{PSTATE.GE}<3:2> = \text{if sum2} \geq 0x10000 \text{ then '11' else '00'}; \]
**F5.1.257  UADD8**

Unsigned Add 8 performs four unsigned 8-bit integer additions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the additions.

**A1**

| 31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| !=1111 | 0 1 1 0 0 1 0 1 Rn | Rd | (1)(1)(1)(1) 1 0 0 1 Rm |
| cond |

**A1 variant**

UADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 \| n == 15 \| m == 15\) then UNPREDICTABLE;

**T1**

| 15 14 13 12 11 10 9 8 7 6 5 4 3 8 7 6 5 4 3 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 1 1 1 1 1 0 1 0 1 0 0 0 Rn | 1 1 1 1 Rd | 0 1 0 0 Rm |

**T1 variant**

UADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 \| n == 15 \| m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if `ConditionPassed()` then

\[
\text{EncodingSpecificOperations}();
\]

\[
\text{sum1} = \text{UInt}(R[n]<7:0>) + \text{UInt}(R[m]<7:0>);
\]

\[
\text{sum2} = \text{UInt}(R[n]<15:8>) + \text{UInt}(R[m]<15:8>);
\]

\[
\text{sum3} = \text{UInt}(R[n]<23:16>) + \text{UInt}(R[m]<23:16>);
\]
sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
R[d]<7:0> = sum1<7:0>;
R[d]<15:8> = sum2<7:0>;
R[d]<23:16> = sum3<7:0>;
R[d]<31:24> = sum4<7:0>;
PSTATE.GE<0> = if sum1 >= 0x100 then '1' else '0';
PSTATE.GE<1> = if sum2 >= 0x100 then '1' else '0';
PSTATE.GE<2> = if sum3 >= 0x100 then '1' else '0';
PSTATE.GE<3> = if sum4 >= 0x100 then '1' else '0';
F5.1.258   UASX

Unsigned Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer addition and one unsigned 16-bit subtraction, and writes the results to the destination register. It sets PSTATE.GE according to the results.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 1</td>
<td>1 0</td>
<td>0 1</td>
<td>Rn</td>
<td>Rd</td>
<td>1 1 1 1</td>
<td>0 0 1 1</td>
</tr>
</tbody>
</table>

A1 variant

UASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE;

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 14 13 12|11 8 7 6 5 4 |3 0 |
|-----------|-------|------|-----|-------|------|------|------|
| 1 1 1 1 1| 0 1 0 | 0 1 0 | Rn  | 1 1 1 1 | Rd  | 0 1 0 0 |

T1 variant

UASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 || n == 15 || m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

<
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>
Is the first general-purpose source register, encoded in the "Rn" field.

<Rm>
Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then

    EncodingSpecificOperations();

    \[
    \text{diff} = \text{UInt}(R[n]<15:0>) - \text{UInt}(R[m]<31:16>);
    \]

    \[
    \text{sum} = \text{UInt}(R[n]<31:16>) + \text{UInt}(R[m]<15:0>);
    \]
R[d]<15:0> = diff<15:0>;
R[d]<31:16> = sum<15:0>;
PSTATE.GE<1:0> = if diff >= 0 then '11' else '00';
PSTATE.GE<3:2> = if sum >= 0x10000 then '11' else '00';
F5.1.259  UBFX

Unsigned Bit Field Extract extracts any number of adjacent bits at any position from a register, zero-extends them to 32 bits, and writes the result to the destination register.

A1

| 31 | 28|27 26 25 24|23 22 21 20| 16|15 | 12|11 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | 1111 | 0 | 1 | 1 | 1 | 1 | 1 | widthm1 | Rd | lsb | 1 | 0 | 1 | Rn |
| cond |

A1 variant

UBFX{<c>}{<q>} <Rd>, <Rn>, #<lsb>, #<width>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);
lsbit = UInt(lsb);  widthminus1 = UInt(widthm1);
if d == 15 || n == 15 then UNPREDICTABLE;

T1

| 15 | 14 | 13 |12|11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |3 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | 11 | 11 | 11 | 1 | 1 | 1 | 0 | 0 | Rn | 0 | imm3 | Rd | imm2|0 | widthm1 |

T1 variant

UBFX{<c>}{<q>} <Rd>, <Rn>, #<lsb>, #<width>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);
lsbit = UInt(imm3:imm2);  widthminus1 = UInt(widthm1);
if d == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rn> Is the general-purpose source register, encoded in the "Rn" field.

<lsb> For encoding A1: is the bit number of the least significant bit in the field, in the range 0 to 31, encoded in the "lsb" field.

For encoding T1: is the bit number of the least significant bit in the field, in the range 0 to 31, encoded in the "imm3:imm2" field.

<width> Is the width of the field, in the range 1 to 32-<lsb>, encoded in the "widthm1" field as <width>-1.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    msbit = lsbite + widthminus1;
    if msbit <= 31 then
        R[d] = ZeroExtend(R[n]<msbit:lsbite>, 32);
    else
        UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If msbit > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.
F5  T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

F5.1.260  UDF

Permanently Undefined generates an Undefined Instruction exception.

The encodings for UDF used in this section are defined as permanently UNDEFINED in the ARMv8-A architecture. However:

• With the T32 instruction set, ARM deprecates using the UDF instruction in an IT block.
• In the A32 instruction set, UDF is not conditional.

A1

|31 28 27 26 25 24|23 22 21 20|19 | 8 7 6 5 4 3 0 |
|1 1 1 0 1 1 1 1 1 1 | 1 1 1 1 |

cond

A1 variant

UDF{<c>{<q>} {#}<imm>

Decode for this encoding

imm32 = ZeroExtend(imm12:imm4, 32);
// imm32 is for assembly and disassembly only, and is ignored by hardware.

T1

|15 14 13 12|11 10 9 8 7 | 0 |
|1 1 0 1 1 1 1 0 |

T1 variant

UDF{<c>{<q>} {#}<imm>

Decode for this encoding

imm32 = ZeroExtend(imm8, 32);
// imm32 is for assembly and disassembly only, and is ignored by hardware.

T2

|15 14 13 12|11 10 9 8 7 6 5 4 3 0 |15 14 13 12|11 | 0 |
|1 1 1 1 0 1 1 1 1 1 1 | 1 0 1 0 |

T2 variant

UDF{<c\.W {#}<imm> // <imm> can be represented in T1
UDF{<c>{<q>} {#}<imm>

Decode for this encoding

imm32 = ZeroExtend(imm4:imm12, 32);
// imm32 is for assembly and disassembly only, and is ignored by hardware.
Assembler symbols

\(<c>\)

For encoding A1: see *Standard assembler syntax fields on page F2-2406*. \(<c>\) must be AL or omitted.

For encoding T1 and T2: see *Standard assembler syntax fields on page F2-2406*. ARM deprecates using any \(<c>\) value other than AL.

\(<p>\)

See *Standard assembler syntax fields on page F2-2406*.

\(<\text{imm}>\)

For encoding A1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm12:imm4" field. The PE ignores the value of this constant.

For encoding T1: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. The PE ignores the value of this constant.

For encoding T2: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:imm12" field. The PE ignores the value of this constant.

Operation for all encodings

\[\text{if } \text{ConditionPassed}() \text{ then}\]
\[\text{EncodingSpecificOperations}();\]
\[\text{UNDEFINED};\]
F5.1.261   UDIV

Unsigned Divide divides a 32-bit unsigned integer register value by a 32-bit unsigned integer register value, and
writes the result to the destination register. The condition flags are not affected.

See Divide instructions on page F1-2379 for more information about this instruction.

A1

|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|---|---|
|  | !1111 | 0 1 1 1 0 0 1 1 | Rd | 1 1 1 1 1 | Rm | 0 0 0 1 |

cond   Ra

A1 variant

UDIV{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
if d == 15 || n == 15 || m == 15 || a != 15 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If Ra != '1111', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes as described, with no change to its behavior and no additional side effects.
• The instruction performs a divide and the register specified by Ra becomes UNKNOWN.

T1

|15 14 13|12|11 10 9 |8 7 6 5 4 |3 0 |15 12|11 8 7 6 5 4 |3 0 |
|  | 1 1 1 1 0 1 1 1 | 0 1 1 | Rn | 1 1 1 1 | Rd | 1 1 1 1 |

Ra   Rm

T1 variant

UDIV{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
if d == 15 || n == 15 || m == 15 || a != 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRAINED UNPREDICTABLE behavior

If Ra != '1111', then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction executes as described, with no change to its behavior and no additional side effects.
• The instruction performs a divide and the register specified by Ra becomes UNKNOWN.
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

<
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>
Is the first general-purpose source register holding the dividend, encoded in the "Rn" field.

<Rm>
Is the second general-purpose source register holding the divisor, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    if UInt(R[m]) == 0 then
        result = 0;
    else
        result = RoundTowardsZero(Real(UInt(R[n])) / Real(UInt(R[m])));
    R[d] = result<31:0>;}
F5.1.262    UHADD16

Unsigned Halving Add 16 performs two unsigned 16-bit integer additions, halves the results, and writes the results to the destination register.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0</td>
<td>1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td>(1)(1)(1)</td>
<td>0 0</td>
<td>1</td>
</tr>
</tbody>
</table>

**A1 variant**

UHADD16{<c>}{<q>}{<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ \text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE}; \]

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 1 0</td>
<td>1 0 1</td>
<td>Rn</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

**T1 variant**

UHADD16{<c>}{<q>}{<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ \text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE}; \] // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- <c> See Standard assembler syntax fields on page F2-2406.
- <q> See Standard assembler syntax fields on page F2-2406.
- <Rd> Is the general-purpose destination register, encoded in the "Rd" field.
- <Rn> Is the first general-purpose source register, encoded in the "Rn" field.
- <Rm> Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<15:0>) + UInt(R[m]<15:0>);
\[
\begin{align*}
\text{sum2} &= \text{UInt}(R[n]<31:16>) + \text{UInt}(R[m]<31:16>); \\
R[d]<15:0> &= \text{sum1}<16:1>; \\
R[d]<31:16> &= \text{sum2}<16:1>;
\end{align*}
\]
F5.1.263   UHADD8

Unsigned Halving Add 8 performs four unsigned 8-bit integer additions, halves the results, and writes the results to the destination register.

A1

|31| 28|27|26|25|24|23|22|21|20|19|16|15|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| 1 |1111 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | Rn | Rd | | | | | | | | | | | | | | | | | cond

A1 variant

UHADD8{<c>}{<q>} {<Rd>}, <Rn>, <Rm>

Decoding for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{if } d == 15 \quad \text{||} \quad n == 15 \quad \text{||} \quad m == 15 \quad \text{then UNPREDICTABLE;}
\]

T1

|15|14|13|12|11|10| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 |1111 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Rn | Rd | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | Rm |

T1 variant

UHADD8{<c>}{<q>} {<Rd>}, <Rn>, <Rm>

Decoding for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{if } d == 15 \quad \text{||} \quad n == 15 \quad \text{||} \quad m == 15 \quad \text{then UNPREDICTABLE;} \quad // \text{ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\quad \text{See Standard assembler syntax fields on page F2-2406.}\)

\(<q>\quad \text{See Standard assembler syntax fields on page F2-2406.}\)

\(<Rd>\quad \text{Is the general-purpose destination register, encoded in the "Rd" field.}\)

\(<Rn>\quad \text{Is the first general-purpose source register, encoded in the "Rn" field.}\)

\(<Rm>\quad \text{Is the second general-purpose source register, encoded in the "Rm" field.}\)

Operation for all encodings

\[
\text{if ConditionPassed() then}\n\quad \text{EncodingSpecificOperations();}\n\quad \text{sum1} = \text{UInt}(R[n]<7:0>) + \text{UInt}(R[m]<7:0>);\n\quad \text{sum2} = \text{UInt}(R[n]<15:8>) + \text{UInt}(R[m]<15:8>);\n\quad \text{sum3} = \text{UInt}(R[n]<23:16>) + \text{UInt}(R[m]<23:16>);\n\]


sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
R[d]<7:0> = sum1<8:1>;
R[d]<15:8> = sum2<8:1>;
R[d]<23:16> = sum3<8:1>;
R[d]<31:24> = sum4<8:1>;
F5.1.264  UHASX

Unsigned Halving Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer addition and one unsigned 16-bit subtraction, halves the results, and writes the results to the destination register.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19  16 15</th>
<th>12 11 10 9</th>
<th>8  7  6  5</th>
<th>4  3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=0111 0 1 1 0 1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td>(1)(1)(1)</td>
<td>0 0 1 1</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

cond

A1 variant

UHASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8  7  6  5</th>
<th>4  3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1 0</td>
<td>Rn</td>
<td>Rd</td>
<td>1 1 1 1</td>
<td>0 1 0 1</td>
</tr>
</tbody>
</table>

T1 variant

UHASX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c>  See Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<Rd>  Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>  Is the first general-purpose source register, encoded in the "Rn" field.

<Rm>  Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  diff = UInt(R[n]<15:0>) - UInt(R[m]<31:16>);
sum = UInt(R[n]<31:16>) + UInt(R[m]<15:0>);
R[d]<15:0> = diff<16:1>;
R[d]<31:16> = sum<16:1>;}
F5.1.265 UHSAX

Unsigned Halving Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer subtraction and one unsigned 16-bit addition, halves the results, and writes the results to the destination register.

A1

<table>
<thead>
<tr>
<th>cond</th>
<th>Rn</th>
<th>Rd</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 0 0 1 1 1</td>
<td>Rn</td>
<td>Rd</td>
<td>Rm</td>
</tr>
</tbody>
</table>

A1 variant

UHSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>cond</th>
<th>Rd</th>
<th>Rn</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 1 1</td>
<td>Rd</td>
<td>Rn</td>
<td>Rm</td>
</tr>
</tbody>
</table>

T1 variant

UHSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  sum  = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
R[d]<15:0> = sum<16:1>;
R[d]<31:16> = diff<16:1>;
F5.1.266 UHSUB16

Unsigned Halving Subtract 16 performs two unsigned 16-bit integer subtractions, halves the results, and writes the results to the destination register.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15</th>
<th>12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>0 1 1 0 1 1 1</td>
</tr>
</tbody>
</table>

**A1 variant**

UHSUB16(<c>{<q> {<Rd>,} <Rn>, <Rm>}

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE;}
\]

T1

| 15 14 13 12 11 10 9 8 7 6 5 4 3 | 0 | 15 14 13 12 | 11 8 7 6 5 4 3 | 0 |
|----------------------------------|-----------------------------|-----------------------------|
| 1 1 1 1 1 0 0 1 1 1 0 1 | Rn | 1 1 1 1 | Rd | 0 1 1 0 | Rm |

**T1 variant**

UHSUB16(<c>{<q>} {<Rd>,} <Rn>, <Rm>}

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then

EncodingSpecificOperations();

diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
R[d]<15:0> = diff1<16:1>;
R[d]<31:16> = diff2<16:1>;
F5.1.267    UHSUB8

Unsigned Halving Subtract 8 performs four unsigned 8-bit integer subtractions, halves the results, and writes the results to the destination register.

A1

|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
|1=1111 |0 |1 |1 |0 |1 |1 |
|cond |Rn |Rd |1 |1 |1 |

**A1 variant**

UHSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
\begin{align*}
    d &= \text{UInt}(Rd); \\
    n &= \text{UInt}(Rn); \\
    m &= \text{UInt}(Rm); \\
    \text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE;}
\end{align*}
\]

T1

|15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 14 13 12|11 8 7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|
|1 |1 |1 |1 |0 |1 |0 |
|cond |Rn |1 |1 |1 |

**T1 variant**

UHSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
\begin{align*}
    d &= \text{UInt}(Rd); \\
    n &= \text{UInt}(Rn); \\
    m &= \text{UInt}(Rm); \\
    \text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE;} \quad \text{// ARMv8-A removes UNPREDICTABLE for R13}
\end{align*}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<
See Standard assembler syntax fields on page F2-2406.
<
See Standard assembler syntax fields on page F2-2406.
<
Is the general-purpose destination register, encoded in the "Rd" field.
<
Is the first general-purpose source register, encoded in the "Rn" field.
<
Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

if ConditionPassed() then

    EncodingSpecificOperations();
    diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
    diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
    diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
R[d]<7:0> = diff1<8:1>;
R[d]<15:8> = diff2<8:1>;
R[d]<23:16> = diff3<8:1>;
R[d]<31:24> = diff4<8:1>;}
F5.1.268   UMAAL

Unsigned Multiply Accumulate Accumulate Long multiplies two unsigned 32-bit values to produce a 64-bit value, adds two unsigned 32-bit values, and writes the 64-bit result to two registers.

A1

\[
\begin{array}{cccccccccccc}
\text{cond} & \text{RdHi} & \text{RdLo} & \text{Rm} & \text{Rn} \\
\hline
=1111 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1
\end{array}
\]

A1 variant

\[
\text{UMAAL}\{<c>\}{<q>} <\text{RdLo}>, <\text{RdHi}>, <\text{Rn}>, <\text{Rm}>
\]

Decode for this encoding

\[
dLo = \text{UInt}(\text{RdLo}); \quad dHi = \text{UInt}(\text{RdHi}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

- If \( dHi = 15 \), then one of the following behaviors must occur:
  - The instruction is UNDEFINED.
  - The instruction executes as NOP.
  - The value in the destination register is UNKNOWN.

T1

\[
\begin{array}{cccccccccccc}
\text{cond} & \text{RdHi} & \text{RdLo} & \text{Rm} & \text{Rn} \\
\hline
1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0
\end{array}
\]

T1 variant

\[
\text{UMAAL}\{<c>\}{<q>} <\text{RdLo}>, <\text{RdHi}>, <\text{Rn}>, <\text{Rm}>
\]

Decode for this encoding

\[
dLo = \text{UInt}(\text{RdLo}); \quad dHi = \text{UInt}(\text{RdHi}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

- If \( dHi = 15 \), then one of the following behaviors must occur:
  - The instruction is UNDEFINED.
  - The instruction executes as NOP.
  - The value in the destination register is UNKNOWN.
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<RdLo>
Is the general-purpose source register holding the first addend and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.

<RdHi>
Is the general-purpose source register holding the second addend and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.

<Rn>
Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm>
Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = UInt(R[n]) * UInt(R[m]) + UInt(R[dHi]) + UInt(R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;}
F5.1.269   **UMLAL, UMLALS**

Unsigned Multiply Accumulate Long multiplies two unsigned 32-bit values to produce a 64-bit value, and accumulates this with a 64-bit value.

In A32 instructions, the condition flags can optionally be updated based on the result. Use of this option adversely affects performance on many implementations.

**A1**

| 31 | 28|27 26 25 24|23 22 21 20|19 | 16|15 | 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| !=1111 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | S | RdHi | RdLo | Rm | 1 | 0 | 0 | 1 | Rn |

**Flag setting variant**

Applies when S == 1.

`UMLALS{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>`

**Not flag setting variant**

Applies when S == 0.

`UMLAL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>`

**Decode for all variants of this encoding**

\[
\text{dLo} = \text{UInt}(RdLo); \quad \text{dHi} = \text{UInt}(RdHi); \quad \text{n} = \text{UInt}(Rn); \quad \text{m} = \text{UInt}(Rm); \quad \text{setflags} = (S == '1'); \]

\[
\text{if } \text{dLo} == 15 || \text{dHi} == 15 || \text{n} == 15 || \text{m} == 15 \text{ then UNPREDICTABLE;} \]

\[
\text{if } \text{dHi} == \text{dLo} \text{ then UNPREDICTABLE;} \]

**CONSTRAINED UNPREDICTABLE behavior**

If dHi == dLo, then one of the following behaviors must occur:

- The instruction is UNDEFINED.

- The instruction executes as NOP.

- The value in the destination register is UNKNOWN.

**T1**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | Rn | RdLo | RdHi | 0 | 0 | 0 | Rm |

**T1 variant**

`UMLAL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>`

**Decode for this encoding**

\[
\text{dLo} = \text{UInt}(RdLo); \quad \text{dHi} = \text{UInt}(RdHi); \quad \text{n} = \text{UInt}(Rn); \quad \text{m} = \text{UInt}(Rm); \quad \text{setflags} = \text{FALSE}; \]

\[
\text{if } \text{dLo} == 15 || \text{dHi} == 15 || \text{n} == 15 || \text{m} == 15 \text{ then UNPREDICTABLE;} \]

// ARMv8-A removes UNPREDICTABLE for R13

\[
\text{if } \text{dHi} == \text{dLo} \text{ then UNPREDICTABLE;} \]
**CONSTRAINED UNPREDICTABLE behavior**

If \( d_{Hi} = d_{Lo} \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The value in the destination register is **UNKNOWN**.

**Notes for all encodings**

For more information about the **CONSTRAINED UNPREDICTABLE behavior** of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<RdLo>` Is the general-purpose source register holding the lower 32 bits of the addend, and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.
- `<RdHi>` Is the general-purpose source register holding the upper 32 bits of the addend, and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.
- `<Rn>` Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    result = UInt(R[n]) * UInt(R[m]) + UInt(R[dHi]:R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;
    if setflags then
        PSTATE.N = result<63>;
        PSTATE.Z = IsZeroBit(result<63:0>);
        // PSTATE.C, PSTATE.V unchanged
```
F5.1.270   UMULL, UMULLS

Unsigned Multiply Long multiplies two 32-bit unsigned values to produce a 64-bit result.

In A32 instructions, the condition flags can optionally be updated based on the result. Use of this option adversely affects performance on many implementations.

A1

| 31 | 28|27 26 25 24 23 22 21 20|19 16|15 12|11  8 | 7  6 5  4 3 0 |
|----|----|----------------------|---|----|----|----|----|----|----|----|
| =1111 | 0 0 0 0 1 0 0 | S | RdHi | RdLo | Rm | 1 0 0 1 | Rn |

Flag setting variant

Applies when $S = 1$.

$\text{UMULL}\{<c>|{<q}>\} <RdLo>, <RdHi>, <Rn>, <Rm>$

Not flag setting variant

Applies when $S = 0$.

$\text{UMULL}\{<c>|{<q}>\} <RdLo>, <RdHi>, <Rn>, <Rm>$

Decode for all variants of this encoding

$dLo = \text{UInt}(RdLo)$; $dHi = \text{UInt}(RdHi)$; $n = \text{UInt}(Rn)$; $m = \text{UInt}(Rm)$; setflags = ($S = '1'$);

if $dLo == 15$ $||$ $dHi == 15$ $||$ $n == 15$ $||$ $m == 15$ then UNPREDICTABLE;

if $dHi == dLo$ then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If $dHi == dLo$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

T1

| 15 | 14 13 | 12 | 11 10 9 8 | 7 6 5 4 3 0 | 15 | 12 | 11  8 | 7  6 5  4 3 0 |
|----|----|----|---|----|----|----|----|---|----|----|----|----|----|----|----|----|
| 1 1 1 1 0 1 1 1 0 1 0 | Rn | RdLo | RdHi | 0 0 0 0 | Rm |

T1 variant

$\text{UMULL}\{<c>|{<q}>\} <RdLo>, <RdHi>, <Rn>, <Rm>$

Decode for this encoding

$dLo = \text{UInt}(RdLo)$; $dHi = \text{UInt}(RdHi)$; $n = \text{UInt}(Rn)$; $m = \text{UInt}(Rm)$; setflags = FALSE;

if $dLo == 15$ $||$ $dHi == 15$ $||$ $n == 15$ $||$ $m == 15$ then UNPREDICTABLE;

// ARMv8-A removes UNPREDICTABLE for R13
if $dHi == dLo$ then UNPREDICTABLE;
CONSTRUANED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

Notes for all encodings

For more information about the CONSTRUANED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<e> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<RdLo> Is the general-purpose destination register for the lower 32 bits of the result, encoded in the "RdLo" field.
<RdHi> Is the general-purpose destination register for the upper 32 bits of the result, encoded in the "RdHi" field.
<Rn> Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
<Rm> Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    result = UInt(R[n]) * UInt(R[m]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;
    if setflags then
        PSTATE.N = result<63>;
        PSTATE.Z = IsZeroBit(result<63:0>);
        // PSTATE.C, PSTATE.V unchanged
F5.1.271   UQADD16

Unsigned Saturating Add 16 performs two unsigned 16-bit integer additions, saturates the results to the 16-bit unsigned integer range $0 \leq x \leq 2^{16} - 1$, and writes the results to the destination register.

**A1**

A1 variant

UQADD16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[
\text{if } d = 15 \quad \text{|| } n = 15 \quad \text{|| } m = 15 \quad \text{then UNPREDICTABLE;}
\]

**T1**

T1 variant

UQADD16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

*Decode for this encoding*

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[
\text{if } d = 15 \quad \text{|| } n = 15 \quad \text{|| } m = 15 \quad \text{then UNPREDICTABLE;} \quad \text{// ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See *Standard assembler syntax fields* on page F2-2406.
- `<q>`  See *Standard assembler syntax fields* on page F2-2406.
- `<Rd>`  Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>`  Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>`  Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

\[
\text{if } \text{ConditionPassed()} \quad \text{then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{sum1} = \text{UInt}(R[n]|<15:0>) + \text{UInt}(R[m]|<15:0>);
\]
sum2 = UInt(R[n]<31:16>) + UInt(R[m]<31:16>);
R[d]<15:0> = UnsignedSat(sum1, 16);
R[d]<31:16> = UnsignedSat(sum2, 16);
F5.1.272   UQADD8

Unsigned Saturating Add 8 performs four unsigned 8-bit integer additions, saturates the results to the 8-bit unsigned integer range 0 <= x <= 2^8 - 1, and writes the results to the destination register.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16 15 12 11 10 9 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|   =1111| 0 1 1 0 0 1 1 0 | Rn | Rd | 1 |1|1|1|1|1|1|0|0|1 | Rm |
cond
```

A1 variant

UQADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

```plaintext
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
```

T1

```
|15 14 13 12|11 10 9 8 7 6 5 4 3 0 |15 14 13 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|1 |1|1|1|0|1|0|0|0 | Rn |1 |1|1 |1 | Rd |0 |1|0|1 | Rm |
```

T1 variant

UQADD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

```plaintext
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
```

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See **Standard assembler syntax fields on page F2-2406**.
- `<q>` See **Standard assembler syntax fields on page F2-2406**.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<7:0>) + UInt(R[m]<7:0>);
    sum2 = UInt(R[n]<15:8>) + UInt(R[m]<15:8>);
    sum3 = UInt(R[n]<23:16>) + UInt(R[m]<23:16>);
```
sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
R[d]<7:0>   = UnsignedSat(sum1, 8);
R[d]<15:8>  = UnsignedSat(sum2, 8);
R[d]<23:16> = UnsignedSat(sum3, 8);
R[d]<31:24> = UnsignedSat(sum4, 8);
F5.1.273  UQASX

Unsigned Saturating Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer addition and one unsigned 16-bit subtraction, saturates the results to the 16-bit unsigned integer range 0 <= x <= 2^{16} - 1, and writes the results to the destination register.

A1

```
| 31  | 28 | 27 26 25 24 | 23 22 21 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 0  |
|-----|----|-------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| cond| 1  | 1  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
```

A1 variant

UQASX(<c>{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

```
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 0  | 15 | 14 | 13 | 12 | 11 | 8  | 7  | 6  | 5  | 4  | 3  | 0  |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     | 1  | 1  | 1  | 1  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Rn | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | Rm |
```

T1 variant

UQASX(<c>{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rd>`  Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>`  Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>`  Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  diff = UInt(R[n]<15:0>) - UInt(R[m]<31:16>);
\[
\text{sum} = \text{UInt}(\text{R[n]<31:16>}) + \text{UInt}(\text{R[m]<15:0>});
\]
\[
\text{R[d]<15:0>} = \text{UnsignedSat}(\text{diff}, 16);
\]
\[
\text{R[d]<31:16>} = \text{UnsignedSat}(\text{sum}, 16);
\]
F5.1.274   UQSAX

Unsigned Saturating Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer subtraction and one unsigned 16-bit addition, saturates the results to the 16-bit unsigned integer range 0 <= x <= 2^16 - 1, and writes the results to the destination register.

A1

A1 variant

UQSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 \) || \( n == 15 \) || \( m == 15 \) then UNPREDICTABLE;

T1

T1 variant

UQSAX{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \( d == 15 \) || \( n == 15 \) || \( m == 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    sum  = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
```plaintext
diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
R[d]<15:0> = UnsignedSat(sum, 16);
R[d]<31:16> = UnsignedSat(diff, 16);
```

F5.1.275   UQSUB16

Unsigned Saturating Subtract 16 performs two unsigned 16-bit integer subtractions, saturates the results to the 16-bit unsigned integer range \(0 \leq x \leq 2^{16} - 1\), and writes the results to the destination register.

A1

\[
\begin{array}{cccccccccccccccc}
\end{array}
\]

\[
\begin{array}{cccccccccccccccc}
!=1111 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & Rn & Rd & [1][1][1][1][0][1][1][1] & Rm
\end{array}
\]

cond

A1 variant

UQSUB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 \quad \&\& \quad n == 15 \quad \&\& \quad m == 15\) then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccc}
| & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & Rn & Rd & [0][0][0][0][1][1][1][1] & Rm
\end{array}
\]

T1 variant

UQSUB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d == 15 \quad \&\& \quad n == 15 \quad \&\& \quad m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)    See Standard assembler syntax fields on page F2-2406.
\(<q>\)    See Standard assembler syntax fields on page F2-2406.
\(<Rd>\)   Is the general-purpose destination register, encoded in the "Rd" field.
\(<Rn>\)   Is the first general-purpose source register, encoded in the "Rn" field.
\(<Rm>\)   Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then

  EncodingSpecificOperations();
  diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
R[d]<15:0> = UnsignedSat(diff1, 16);
R[d]<31:16> = UnsignedSat(diff2, 16);
F5.1.276  UQSUB8

Unsigned Saturating Subtract 8 performs four unsigned 8-bit integer subtractions, saturates the results to the 8-bit unsigned integer range \(0 \leq x \leq 2^8 - 1\), and writes the results to the destination register.

A1

| 31 | 28| 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16| 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| !=1111 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | Rn | Rd | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Rm |

cond

A1 variant

UQSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d = 15 \quad || \quad n = 15 \quad || \quad m = 15\) then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

UQSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if \(d = 15 \quad || \quad n = 15 \quad || \quad m = 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Rd>\) Is the general-purpose destination register, encoded in the "Rd" field.

\(<Rn>\) Is the first general-purpose source register, encoded in the "Rn" field.

\(<Rm>\) Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then

EncodingSpecificOperations();

diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
R[d]<7:0> = UnsignedSat(diff1, 8);
R[d]<15:8> = UnsignedSat(diff2, 8);
R[d]<23:16> = UnsignedSat(diff3, 8);
R[d]<31:24> = UnsignedSat(diff4, 8);
F5.1.277 USAD8

Unsigned Sum of Absolute Differences performs four unsigned 8-bit subtractions, and adds the absolute values of the differences together.

A1

```
| 31 28|27 26 25 24|23 22 21 20|19 16|15 14 13 12|11 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
| !=1111 0 1 1 1 1 0 0 0 Rd 1 1 1 1 Rm 0 0 0 1 Rn |
```

**A1 variant**

USAD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ \text{if } d != 15 || n != 15 || m != 15 \text{ then UNPREDICTABLE;} \]

T1

```
| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 14 13 12|11 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 0 1 1 0 1 1 1 Rn 1 1 1 1 Rd 0 0 0 0 Rm |
```

**T1 variant**

USAD8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ \text{if } d != 15 || n != 15 || m != 15 \text{ then UNPREDICTABLE;} \quad \text{ARMv8-A removes UNPREDICTABLE for R13} \]

**Notes for all encodings**

For more information about the CONSTRANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `{<c>` See *Standard assembler syntax fields on page F2-2406*.
- `{<q>` See *Standard assembler syntax fields on page F2-2406*.
- `{<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `{<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `{<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

\[
\text{if } \text{ConditionPassed()} \text{ then} \\
\quad \text{EncodingSpecificOperations();} \\
\quad \text{absdiff1} = \text{Abs}(\text{UInt}(R[n]<7:0>)) - \text{UInt}(R[m]<7:0>)); \\
\quad \text{absdiff2} = \text{Abs}(\text{UInt}(R[n]<15:8>)) - \text{UInt}(R[m]<15:8>)); \\
\quad \text{absdiff3} = \text{Abs}(\text{UInt}(R[n]<23:16>)) - \text{UInt}(R[m]<23:16>)); \\
\]


absdiff4 = \text{Abs} (\text{UInt}(R[n]<31:24>) - \text{UInt}(R[m]<31:24>));
result = absdiff1 + absdiff2 + absdiff3 + absdiff4;
R[d] = \text{result}<31:0>;}
F5.1.278  USADA8

Unsigned Sum of Absolute Differences and Accumulate performs four unsigned 8-bit subtractions, and adds the absolute values of the differences to a 32-bit accumulate operand.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|
| l=1111 0 1 1 1 0 0 0 | Rd | l=1111 | Rm | 0 0 0 1 | Rn |

cond  Ra

A1 variant

USADA8{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

Decode for this encoding

if Ra == '1111' then SEE USAD8;
 d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

| 15 14 13 12|11 10 9 8 7 6 5 4 3 0 15 12|11 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 0 1 1 0 1 1 1 | Rn | l=1111 | Rd | 0 0 0 | Rm |

Ra

T1 variant

USADA8{<c>}{<q>} <Rd>, <Rn>, <Rm>, <Ra>

Decode for this encoding

if Ra == '1111' then SEE USAD8;
 d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

< >> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<Rd> Is the general-purpose destination register, encoded in the "Rd" field.
<Rn> Is the first general-purpose source register, encoded in the "Rn" field.
<Rm> Is the second general-purpose source register, encoded in the "Rm" field.
<Ra> Is the third general-purpose source register holding the addend, encoded in the "Ra" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    absdiff1 = Abs(UInt(R[n]<7:0>) - UInt(R[m]<7:0>));
    absdiff2 = Abs(UInt(R[n]<15:8>) - UInt(R[m]<15:8>));
    absdiff3 = Abs(UInt(R[n]<23:16>) - UInt(R[m]<23:16>));
    absdiff4 = Abs(UInt(R[n]<31:24>) - UInt(R[m]<31:24>));
    result = UInt(R[a]) + absdiff1 + absdiff2 + absdiff3 + absdiff4;
    R[d] = result<31:0>;
F5.1.279  USAT

Unsigned Saturate saturates an optionally-shifted signed value to a selected unsigned range.

This instruction sets PSTATE.Q to 1 if the operation saturates.

A1

 Unsigned Saturate saturates an optionally-shifted signed value to a selected unsigned range.

This instruction sets PSTATE.Q to 1 if the operation saturates.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20</th>
<th>16 15 12 11</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111 0 1 1 0 1 1 sat_imm  Rd imm5 sh 0 1 Rn</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

cond

Arithmetic shift right variant

Applies when sh == 1.

USAT{<c>{<q>} Rd, #imm, Rn, ASR #amount}

Logical shift left variant

Applies when sh == 0.

USAT{<c>{<q>} Rd, #imm, Rn} {, LSL #amount}

Decode for all variants of this encoding

d = UInt(Rd); n = UInt(Rn); saturate_to = UInt(sat_imm);
(shift_t, shift_n) = DecodeImmShift(sh:'0', imm5);
if d == 15 || n == 15 then UNPREDICTABLE;

T1

| 15 14 13 12 | 11 10 9 8 7 6 5 4 | 3 | 15 14 12 11 | 8 7 6 5 4 | 0 |
|-------------|----------------|----------------|-------|-------------|-------|-------|
| 1 1 1 1 0 | 0 1 1 1 0 sh 0 | Rn 0 imm3 Rd imm2(0) sat_imm |

Arithmetic shift right variant

Applies when sh == 1 && !(imm3 == 000 && imm2 == 00).

USAT{<c>{<q>} Rd, #imm, Rn, ASR #amount}

Logical shift left variant

Applies when sh == 0.

USAT{<c>{<q>} Rd, #imm, Rn} {, LSL #amount}

Decode for all variants of this encoding

if sh == '1' && (imm3:imm2) == '00000' then SEE USAT16;
    d = UInt(Rd); n = UInt(Rn); saturate_to = UInt(sat_imm);
    (shift_t, shift_n) = DecodeImmShift(sh:'0', imm5);
    if d == 15 || n == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<imm>
Is the bit position for saturation, in the range 0 to 31, encoded in the "sat_imm" field.

<Rn>
Is the general-purpose source register, encoded in the "Rn" field.

<amount>
For encoding A1: is the optional shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm5" field.
For encoding A1: is the shift amount, in the range 1 to 32 encoded in the "imm5" field as <amount> modulo 32.
For encoding T1: is the optional shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm3:imm2" field.
For encoding T1: is the shift amount, in the range 1 to 31 encoded in the "imm3:imm2" field as <amount>.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    operand = Shift(R[n], shift_t, shift_n, PSTATE.C); // PSTATE.C ignored
    (result, sat) = UnsignedSatQ(SInt(operand), saturate_to);
    R[d] = ZeroExtend(result, 32);
    if sat then
        PSTATE.Q = '1';
F5.1.280 USAT16

Unsigned Saturate 16 saturates two signed 16-bit values to a selected unsigned range.

This instruction sets PSTATE.Q to 1 if the operation saturates.

A1

\[
\begin{array}{cccccccccccccccc}
| 31 & 28|27 26 25 24|23 22 21 20|19 & 16|15 & 12|11 10 9 8 |7 6 5 4 |3 0 |
\end{array}
\]

cond = 1111 0 1 1 0 1 1 0

\[
\begin{array}{cccccccccccccccc}
| 0 | sat_imm & Rd & 1 & 1 & 1 & 1 | 0 & 0 1 1 0 1 |
\end{array}
\]

A1 variant

USAT16{<c>}{<q>} <Rd>, #<imm>, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); n = \text{UInt}(Rn); \text{saturate}_{-}to = \text{UInt}(\text{sat}_{-}imm);
\]

if \(d == 15 \text{ || } n == 15\) then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccc}
| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |
\end{array}
\]

\[
\begin{array}{cccccccccccccccc}
| 1 & 1 & 1 & 1 | 0 & 0 & 1 & 1 | 0 & 0 |
\end{array}
\]

Rn

\[
\begin{array}{cccccccccccccccc}
| 0 & 0 & 0 & 0 | Rd & 0 & 0 | 0 |
\end{array}
\]

sat_imm

T1 variant

USAT16{<c>}{<q>} <Rd>, #<imm>, <Rn>

Decode for this encoding

\[
d = \text{UInt}(Rd); n = \text{UInt}(Rn); \text{saturate}_{-}to = \text{UInt}(\text{sat}_{-}imm);
\]

if \(d == 15 \text{ || } n == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<Rd>
Is the general-purpose destination register, encoded in the "Rd" field.

<imm>
Is the bit position for saturation, in the range 0 to 15, encoded in the "sat_imm" field.

<Rn>
Is the general-purpose source register, encoded in the "Rn" field.

Operation for all encodings

if ConditionPassed() then

EncodingSpecificOperations();

\[
(\text{result1}, \text{sat1}) = \text{UnsignedSatQ}(\text{SInt}(R[n]<15:0>), \text{saturate}_{-}to);
\]

\[
(\text{result2}, \text{sat2}) = \text{UnsignedSatQ}(\text{SInt}(R[n]<31:16>), \text{saturate}_{-}to);
\]
R[d]<15:0> = ZeroExtend(result1, 16);
R[d]<31:16> = ZeroExtend(result2, 16);
if sat1 || sat2 then
    PSTATE.Q = '1';
F5.1.281 USAX

Unsigned Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer subtraction and one unsigned 16-bit addition, and writes the results to the destination register. It sets PSTATE.GE according to the results.

A1

```
|   | 31 | 28| 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 0  |
|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| 1| !=111| 0| 1| 1| 0| 0| 1| 0| 1| Rn| Rd| (1)|(1)|(1)|(0)| 1| 0| 1| Rm|
```

A1 variant

USAX{<c>}{<q>}{<Rd>,}<Rn>,<Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
\[
\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE;}
\]

T1

```
|   | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 0  | 15 | 14 | 13 | 12 | 11 | 8  | 7  | 6  | 5  | 4  | 3  | 0  |
|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| 1| 1| 1| 1| 1| 0| 1| 0| 1| 1| 0| Rn| 1 | 1 | 1 | 1 | Rd| 0 | 1| 0| 0| Rm|
```

T1 variant

USAX{<c>}{<q>}{<Rd>,}<Rn>,<Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]
\[
\text{if } d == 15 || n == 15 || m == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Rd>` Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>` Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>` Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

\[
\text{if } \text{ConditionPassed()} \text{ then}
\]
\[
\text{EncodingSpecificOperations();}
\]
\[
\text{sum} = \text{UInt}(R[n]<15:0>) + \text{UInt}(R[m]<31:16>);
\]
\[
\text{diff} = \text{UInt}(R[n]<31:16>) - \text{UInt}(R[m]<15:0>);
\]
R[d]<15:0> = sum<15:0>;
R[d]<31:16> = diff<15:0>;
PSTATE.GE<1:0> = if sum >= 0x10000 then '11' else '00';
PSTATE.GE<3:2> = if diff >= 0 then '11' else '00';
F5.1.282  USUB16

Unsigned Subtract 16 performs two 16-bit unsigned integer subtractions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the subtractions.

A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 1 1 | 1 0 0 1 0 1 | Rn | Rd | 1 | 1 | 1 | 1 | Rm |

Cond

A1 variant

USUB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1</td>
<td>Rn</td>
<td>1 1 1 1</td>
<td>Rd</td>
</tr>
</tbody>
</table>

T1 variant

USUB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

Decode for this encoding

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<!-- See Standard assembler syntax fields on page F2-2406. -->

<

See Standard assembler syntax fields on page F2-2406.

<

Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>

Is the first general-purpose source register, encoded in the "Rn" field.

<Rm>

Is the second general-purpose source register, encoded in the "Rm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
  diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
  R[d]<15:0> = diff1<15:0>;

---

F5 T32 and A32 Base Instruction Set Instruction Descriptions
F5.1 Alphabetical list of T32 and A32 base instruction set instructions

F5-3206  Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.  ARM DDI 0487A.k  _iss10775
Non-Confidential  ID092916
R[d]<31:16> = diff2<15:0>;
PSTATE.GE<1:0> = if diff1 >= 0 then '11' else '00';
PSTATE.GE<3:2> = if diff2 >= 0 then '11' else '00';
F5.1.283   USUB8

Unsigned Subtract 8 performs four 8-bit unsigned integer subtractions, and writes the results to the destination register. It sets PSTATE.GE according to the results of the subtractions.

**A1**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>Rd</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**A1 variant**

USUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{if } d == 15 \quad \text{|| } n == 15 \quad \text{|| } m == 15 \text{ then UNPREDICTABLE;}
\]

**T1**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 1  | 1  | 1  | 0  | 1  | 0  | 1  | Rn | Rd | 0  | 1  | 0  | 0  | Rm |

**T1 variant**

USUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{if } d == 15 \quad \text{|| } n == 15 \quad \text{|| } m == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- `<c>`  See Standard assembler syntax fields on page F2-2406.
- `<q>`  See Standard assembler syntax fields on page F2-2406.
- `<Rd>`  Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>`  Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>`  Is the second general-purpose source register, encoded in the "Rm" field.

**Operation for all encodings**

\[
\text{if } \text{ConditionPassed()} \text{ then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
diff1 = \text{UInt}(R[n]<7:0>) - \text{UInt}(R[m]<7:0>);
\]

\[
diff2 = \text{UInt}(R[n]<15:8>) - \text{UInt}(R[m]<15:8>);
\]

\[
diff3 = \text{UInt}(R[n]<23:16>) - \text{UInt}(R[m]<23:16>);
\]
diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
R[d]<7:0> = diff1<7:0>;
R[d]<15:8> = diff2<7:0>;
R[d]<23:16> = diff3<7:0>;
R[d]<31:24> = diff4<7:0>;
PSTATE.GE<0> = if diff1 >= 0 then '1' else '0';
PSTATE.GE<1> = if diff2 >= 0 then '1' else '0';
PSTATE.GE<2> = if diff3 >= 0 then '1' else '0';
PSTATE.GE<3> = if diff4 >= 0 then '1' else '0';
F5.1.284  **UXTAB**

Unsigned Extend and Add Byte extracts an 8-bit value from a register, zero-extends it to 32 bits, adds the result to the value in another register, and writes the final result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

### A1

<table>
<thead>
<tr>
<th>0 1 0 1 1 0</th>
<th>0 1 1 1 0 1</th>
<th>1 1 0</th>
<th>0 1 1 1 1</th>
<th>Rd rotate 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!111</td>
<td>!111</td>
<td></td>
<td>Rm</td>
<td></td>
</tr>
<tr>
<td>cond</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**A1 variant**

\[\text{UXTAB} \{\text{<c>}\} \{\text{<q>}\} \{<\text{Rd}>\} <\text{Rn}> <\text{Rm}> \{, \text{ROR} #\text{<amount>}\}\]

**Decode for this encoding**

if \( \text{Rn} = '1111' \) then SEE UXTB;
\( d = \text{UInt}(\text{Rd}); \) \( n = \text{UInt}(\text{Rn}); \) \( m = \text{UInt}(\text{Rm}); \) \( \text{rotation} = \text{UInt}(\text{rotate:'000'}) \);
if \( d = 15 \) \( || m = 15 \) then UNPREDICTABLE;

### T1

<table>
<thead>
<tr>
<th>0 1 1 0 1 0</th>
<th>0 1 0</th>
<th>1 1 1</th>
<th>1 1 0</th>
<th>1</th>
<th>1 1 1 1 1</th>
<th>Rd rotate 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rm</td>
</tr>
<tr>
<td>!111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**T1 variant**

\[\text{UXTAB} \{\text{<c>}\} \{\text{<q>}\} \{<\text{Rd}>\} <\text{Rn}> <\text{Rm}> \{, \text{ROR} #\text{<amount>}\}\]

**Decode for this encoding**

if \( \text{Rn} = '1111' \) then SEE UXTB;
\( d = \text{UInt}(\text{Rd}); \) \( n = \text{UInt}(\text{Rn}); \) \( m = \text{UInt}(\text{Rm}); \) \( \text{rotation} = \text{UInt}(\text{rotate:'000'}) \);
if \( d = 15 \) \( || m = 15 \) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<c>**  See Standard assembler syntax fields on page F2-2406.
- **<q>**  See Standard assembler syntax fields on page F2-2406.
- **<Rd>**  Is the general-purpose destination register, encoded in the "Rd" field.
- **<Rn>**  Is the first general-purpose source register, encoded in the "Rn" field.
- **<Rm>**  Is the second general-purpose source register, encoded in the "Rm" field.
- **<amount>**  Is the rotate amount, encoded in the "rotate" field. It can have the following values:
  - omitted when rotate = 00
  - 8 when rotate = 01
16 when rotate = 10
24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = R[n] + ZeroExtend(rotated<7:0>, 32);
F5.1.285   UXTAB16

Unsigned Extend and Add Byte 16 extracts two 8-bit values from a register, zero-extends them to 16 bits each, adds the results to two 16-bit values from another register, and writes the final results to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

A1

```
| 31 | 28|27 26 25 24|23 22 21 20|19 | 16|15 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |
|----|----|--------|--------|----|----|----|----|----|----|
| !=1111 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | !=1111 | Rd | rotate | 0 | 0 | 1 | 1 | 1 | Rm |
```

cond

A1 variant

UXTAB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, ROR #<amount>}

**Decode for this encoding**

if Rn == '1111' then SEE UXTB16;

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');
\]

if d == 15 || m == 15 then UNPREDICTABLE;

T1

```
| 15 | 14 | 13 | 12|11 |10 9 | 8 | 7 6 5 4 | 3 | 0 | 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | !=1111 | 1 | 1 | 1 | 1 | Rd | 1 | rotate | Rm |
```

cnd

T1 variant

UXTAB16{<c>}{<q>} {<Rd>,} <Rn>, <Rm> {, ROR #<amount>}

**Decode for this encoding**

if Rn == '1111' then SEE UXTB16;

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');
\]

if d == 15 || m == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>`  See [Standard assembler syntax fields on page F2-2406](#).
- `<q>`  See [Standard assembler syntax fields on page F2-2406](#).
- `<Rd>`  Is the general-purpose destination register, encoded in the "Rd" field.
- `<Rn>`  Is the first general-purpose source register, encoded in the "Rn" field.
- `<Rm>`  Is the second general-purpose source register, encoded in the "Rm" field.
- `<amount>`  Is the rotate amount, encoded in the "rotate" field. It can have the following values:

  - omitted when rotate = 00
  - 8 when rotate = 01
16 when rotate = 10
24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0>  = R[n]<15:0> + ZeroExtend(rotated<7:0>, 16);
    R[d]<31:16> = R[n]<31:16> + ZeroExtend(rotated<23:16>, 16);
F5.1.286  UXTAH

Unsigned Extend and Add Halfword extracts a 16-bit value from a register, zero-extends it to 32 bits, adds the result to a value from another register, and writes the final result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

A1

```
|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9|8|7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|
|!=1111|0|1|0|1|1|1|!=1111|Rd|rotate:0|0|1|1|1|Rm|
```

Cond  
Rn

A1 variant

\[\text{UXTAH} \{\text<c>\} \{\text<q>\} \{\text<Rd>,\} \text<Rn>, \text<Rm> \{, \text{ROR} \#\text<amount>\}\]

Decode for this encoding

if Rn == '1111' then SEE UXTH;
\[d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm}); \ \text{rotation} = \text{UInt}(\text{rotate:'000'});\]
if d == 15 || m == 15 then UNPREDICTABLE;

T1

```
|15|14|13|12|11|10|9|8|7|6|5|4|3|0|1|1|1|0|0|0|0|1|!=1111|1|1|1|1|Rd|1|0|rotate|Rm|
```

Cond  
Rn

T1 variant

\[\text{UXTAH} \{\text<c>\} \{\text<q>\} \{\text<Rd>,\} \text<Rn>, \text<Rm> \{, \text{ROR} \#\text<amount>\}\]

Decode for this encoding

if Rn == '1111' then SEE UXTH;
\[d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm}); \ \text{rotation} = \text{UInt}(\text{rotate:'000'});\]
if d == 15 || m == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)  See Standard assembler syntax fields on page F2-2406.
\(<q>\)  See Standard assembler syntax fields on page F2-2406.
\(<\text{Rd}>\)  Is the general-purpose destination register, encoded in the "Rd" field.
\(<\text{Rn}>\)  Is the first general-purpose source register, encoded in the "Rn" field.
\(<\text{Rm}>\)  Is the second general-purpose source register, encoded in the "Rm" field.
\(<\text{amount}>\)  Is the rotate amount, encoded in the "rotate" field. It can have the following values:
\[\text{omitted} \quad \text{when rotate} = 00\]
\[8 \quad \text{when rotate} = 01\]
16 when rotate = 10
24 when rotate = 11

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = R[n] + ZeroExtend(rotated<15:0>, 32);
F5.1.287   UXTB

Unsigned Extend Byte extracts an 8-bit value from a register, zero-extends it to 32 bits, and writes the result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

A1

| [31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |cond |
|-----------------------------------------------|
| ![31 28 27 26 25 24 23 22 21 20 19 18 17 16 15 12 11 10 9 8 7 6 5 4 3 0](image)| Rd | rotate | 0 | 1 | 1 | 1 | 1 | Rm |

A1 variant

UXTB{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

Decode for this encoding

\[
d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{rotation} = \text{UInt}(\text{rotate}:'000'); \\
\text{if} \ d == 15 \ || \ m == 15 \ \text{then UNPREDICTABLE};
\]

T1

| [15 14 13 12|11 10 9 8 | 7 6 5 | 3 | 2 | 0 | | | | | | | | |
|---------------------------------------------------------------|
| ![15 14 13 12 11 10 9 8 7 6 5 3 2 0](image) | Rd | 1 | 1 | 0 | 0 | 1 | 1 | Rm |

T1 variant

UXTB{<c>}{<q>} {<Rd>,} <Rm>

Decode for this encoding

\[
d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{rotation} = 0;
\]

T2

| [15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 2 | 1 | 0 |15 14 13 12|11 | 8 | 7 6 5 4 | 3 | 0 | |
|---------------------------------------------------------------|
| ![15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 8 7 6 5 4 3 0](image) | Rd | 1 | 0 | rotate | Rm |

T2 variant

UXTB{<c>}.W {<Rd>,} <Rm> // <Rd>, <Rm> can be represented in T1
UXTB{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

Decode for this encoding

\[
d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{rotation} = \text{UInt}(\text{rotate}:'000'); \\
\text{if} \ d == 15 \ || \ m == 15 \ \text{then UNPREDICTABLE}; // ARMv8-A removes UNPREDICTABLE for R13
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<Rm> Is the general-purpose source register, encoded in the "Rm" field.

<amount> Is the rotate amount, encoded in the "rotate" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>when rotate = 00</td>
</tr>
<tr>
<td>8</td>
<td>when rotate = 01</td>
</tr>
<tr>
<td>16</td>
<td>when rotate = 10</td>
</tr>
<tr>
<td>24</td>
<td>when rotate = 11</td>
</tr>
</tbody>
</table>

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = ZeroExtend(rotated<7:0>, 32);
F5.1.288   UXTB16

Unsigned Extend Byte 16 extracts two 8-bit values from a register, zero-extends them to 16 bits each, and writes the results to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>! = 1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

A1 variant

UXTB16{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

Decode for this encoding

d = UInt(Rd);  m = UInt(Rm);  rotation = UInt(rotate:'000');
if d == 15 || m == 15 then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 14 13 12</th>
<th>11 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

T1 variant

UXTB16{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

Decode for this encoding

d = UInt(Rd);  m = UInt(Rm);  rotation = UInt(rotate:'000');
if d == 15 || m == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<e>  See Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<Rd>  Is the general-purpose destination register, encoded in the "Rd" field.

<Rm>  For encoding A1: is the general-purpose source register, encoded in the "Rm" field.
For encoding T1: is the second general-purpose source register, encoded in the "Rm" field.

<amount>  Is the rotate amount, encoded in the "rotate" field. It can have the following values:
(omitted) when rotate = 00
8     when rotate = 01
16    when rotate = 10
24    when rotate = 11
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0> = ZeroExtend(rotated<7:0>, 16);
    R[d]<31:16> = ZeroExtend(rotated<23:16>, 16);
F5.1.289   UXTH

Unsigned Extend Halfword extracts a 16-bit value from a register, zero-extends it to 32 bits, and writes the result to the destination register. The instruction can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

A1

![Instruction Format](image)

**A1 variant**

UXTH{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');
\]

if \(d == 15 || m == 15\) then UNPREDICTABLE;

T1

![Instruction Format](image)

**T1 variant**

UXTH{<c>}{<q>} {<Rd>,} <Rm>

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = 0;
\]

T2

![Instruction Format](image)

**T2 variant**

UXTH{<c>}.W {<Rd>,} <Rm> // <Rd>, <Rm> can be represented in T1
UXTH{<c>}{<q>} {<Rd>,} <Rm> {, ROR #<amount>}

**Decode for this encoding**

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');
\]

if \(d == 15 || m == 15\) then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<<> See Standard assembler syntax fields on page F2-2406.
<<q> See Standard assembler syntax fields on page F2-2406.
<<Rd> Is the general-purpose destination register, encoded in the "Rd" field.
<<Rm> Is the general-purpose source register, encoded in the "Rm" field.
<<amount> Is the rotate amount, encoded in the "rotate" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>rotate = 00</td>
</tr>
<tr>
<td>8</td>
<td>rotate = 01</td>
</tr>
<tr>
<td>16</td>
<td>rotate = 10</td>
</tr>
<tr>
<td>24</td>
<td>rotate = 11</td>
</tr>
</tbody>
</table>

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = ZeroExtend(rotated<15:0>, 32);
F5.1.290   WFE

Wait For Event is a hint instruction that permits the PE to enter a low-power state until one of a number of events occurs, including events signaled by executing the SEV instruction on any PE in the multiprocessor system. For more information, see Wait For Event and Send Event on page G1-3872.

As described in Wait For Event and Send Event on page G1-3872, the execution of a WFE instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level, see:

- Traps to Undefined mode of EL0 execution of WFE and WFI instructions on page G1-3888.
- Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page G1-3904.
- Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode on page G1-3915.

A1

\[
\begin{array}{ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();
  if EventRegistered() then
    ClearEventRegister();
  else
    if PSTATE.EL == EL0 then
      // Check for traps described by the OS.
      AArch32.CheckForWxFxTrap(EL1, TRUE);
    if HaveEL(EL2) && IsNotSecure() && PSTATE.EL IN {EL0,EL1} then
      // Check for traps described by the Hypervisor.
      AArch32.CheckForWxFxTrap(EL2, TRUE);
    if HaveEL(EL3) && PSTATE.M != M32_Monitor then
      // Check for traps described by the Secure Monitor.
      AArch32.CheckForWxFxTrap(EL3, TRUE);
  WaitForEvent();
F5.1.291 WFI

Wait For Interrupt is a hint instruction that permits the PE to enter a low-power state until one of a number of asynchronous events occurs. For more information, see Wait For Interrupt on page G1-3875.

As described in Wait For Interrupt on page G1-3875, the execution of a WFI instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level, see:

- Traps to Undefined mode of EL0 execution of WFE and WFI instructions on page G1-3888.
- Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page G1-3904.
- Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode on page G1-3915.

A1

```assembly
<table>
<thead>
<tr>
<th>31 28 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 0</td>
</tr>
</tbody>
</table>
```

**A1 variant**

WFI{<c>}{<q>}

*Decode for this encoding*

// No additional decoding required

T1

```assembly
<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1</td>
</tr>
</tbody>
</table>
```

**T1 variant**

WFI{<c>}{<q>}

*Decode for this encoding*

// No additional decoding required

T2

```assembly
<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1</td>
</tr>
</tbody>
</table>
```

**T2 variant**

WFI{<c>}.W

*Decode for this encoding*

// No additional decoding required
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
if !InterruptPending() then
    if PSTATE.EL == EL0 then
        // Check for traps described by the OS.
        AArch32.CheckForWxTrap(EL1, FALSE);
    if HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} then
        // Check for traps described by the Hypervisor.
        AArch32.CheckForWxTrap(EL2, FALSE);
    if HaveEL(EL3) && PSTATE.M != M32_Monitor then
        // Check for traps described by the Secure Monitor.
        AArch32.CheckForWxTrap(EL3, FALSE);
    WaitForInterrupt();
F5.1.292  YIELD

YIELD is a hint instruction. Software with a multithreading capability can use a YIELD instruction to indicate to the PE that it is performing a task, for example a spin-lock, that could be swapped out to improve overall system performance. The PE can use this hint to suspend and resume multiple software threads if it supports the capability.

For more information about the recommended use of this instruction see *The Yield instruction* on page F1-2385.

A1

```
| 31  | 28 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     |  0 |  1 |  1 |  0 |  0 |  0 |  0 |  0 | 1  |  1 |  1 |  1 |  1 |  0 |  0 |  0 |  1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |
```

cond

A1 variant

YIELD{<c>}{<q>}

*Decode for this encoding*

// No additional decoding required

T1

```
| 31  | 28 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     |  1 |  0 |  1 |  1 |  1 |  1 |  1 | 0  |  0 |  1 |  0 |  0 |  0 |  1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |
```

T1 variant

YIELD{<c>}{<q>}

*Decode for this encoding*

// No additional decoding required

T2

```
| 31  | 28 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     |  1 |  1 |  1 |  0 |  0 |  1 |  1 |  0 |  1 | 0  |  (1)(1)(1)(1)| 1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |
```

T2 variant

YIELD{<c>}.W

*Decode for this encoding*

// No additional decoding required

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*. 
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

><
See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();
    Hint_Yield();
F5.2 Encoding and use of Banked register transfer instructions

Software executing at EL1 or higher can use the MRS (Banked register) and MSR (Banked register) instructions to transfer values between the general-purpose registers and Special-purpose registers. One particular use of these instructions is for a hypervisor to save or restore the register values of a Guest OS. The following sections give more information about these instructions:

- Register arguments in the Banked register transfer instructions.
- Usage restrictions on the Banked register transfer instructions on page F5-3229.
- Encoding the register argument in the Banked register transfer instructions on page F5-3230.
- Pseudocode support for the Banked register transfer instructions on page F5-3231.

For descriptions of the instructions see MRS (Banked register) on page F5-2832 and MSR (Banked register) on page F5-2836.

F5.2.1 Register arguments in the Banked register transfer instructions

Figure F5-1 shows the Banked general-purpose registers and Special-purpose registers:

![Figure F5-1 Banking of general-purpose and Special-purpose registers](image)

Software using an MRS (Banked register) or MSR (Banked register) instruction specifies one of these registers using a name shown in Figure F5-1, or an alternative name for SP or LR. These registers can be grouped as follows:

R8-R12 Each of these registers has two Banked copies, _usr and _fiq, for example R8_usr and R8_fiq.
SP

There is a Banked copy of SP for every mode except System mode. For example, SP_svc is the SP for Supervisor mode.

LR

There is a Banked copy of LR for every mode except System mode and Hyp mode. For example, LR_svc is the LR for Supervisor mode.

SPSR

There is a Banked copy of SPSR for every mode except System mode and User mode.

ELR_hyp

Except for the operations provided by MRS (Banked register) and MSR (Banked register), ELR_hyp is accessible only from Hyp mode. It is not Banked.

F5.2.2 Usage restrictions on the Banked register transfer instructions

MRS (Banked register) and MSR (Banked register) instructions are CONSTRAINED UNPREDICTABLE if any of the following applies:

- The instruction is executed in User mode.
- The instruction accesses a Banked register that is not implemented, or that either:
  - Is not accessible from the current Privilege level and Security state.
  - Can be accessed from the current mode by using a different instruction.

MSR/MRS Banked registers on page K1-5477 describes the permitted CONSTRAINED UNPREDICTABLE behavior.

An MRS (Banked register) or an MSR (Banked register) executed:

- At Non-secure EL1 cannot access any Hyp mode Banked registers.
- At Non-secure EL1 or EL2 cannot access any Monitor mode Banked registers.
- In a Secure mode other than Monitor mode cannot access any Hyp Banked registers.

This means that the Banked registers that MRS (Banked register) and MSR (Banked register) instructions cannot access are:

From Monitor mode

- The current mode registers R8_usr-R12_usr, SP_mon, LR_mon, and SPSR_mon.

From Hyp mode

- The Monitor mode registers SP_mon, LR_mon, and SPSR_mon.
- The current mode registers R8_usr-R12_usr, SP_hyp, LR_usr, and SPSR_hyp.

Note MRS (Banked register) and MSR (Banked register) instructions can access the current mode register ELR_hyp.

From FIQ mode

- From Non-secure EL1, the Monitor mode registers SP_mon, LR_mon, and SPSR_mon.
- The Hyp mode registers SP_hyp, SPSR_hyp, and ELR_hyp.
- The current mode registers R8_fiq-R12_fiq, SP_fiq, LR_fiq, and SPSR_fiq.

From System mode

- From Non-secure EL1, the Monitor mode registers SP_mon, LR_mon, and SPSR_mon.
- The Hyp mode registers SP_hyp, SPSR_hyp, and ELR_hyp.
- The current mode registers R8_usr-R12_usr, SP_usr, and LR_usr.

From Supervisor mode, Abort mode, Undefined mode, and IRQ mode

- From Non-secure EL1, the Monitor mode registers SP_mon, LR_mon, and SPSR_mon.
- The Hyp mode registers SP_hyp, SPSR_hyp, and ELR_hyp.
- The current mode registers R8_usr-R12_usr, SP_<current_mode>, LR_<current_mode>, and SPSR_<current_mode>.
If EL3 is using AArch64, all `MRS` (Banked register) and `MSR` (Banked register) accesses to the Monitor mode registers from Secure EL1 modes are trapped to EL3. See Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.

For more information, see:
- Encoding the register argument in the Banked register transfer instructions.
- Pseudocode support for the Banked register transfer instructions on page F5-3231.
- `MRS (Banked register)` on page F5-2832.
- `MSR (Banked register)` on page F5-2836.

**Note**

CONSTRAINED UNPREDICTABLE behavior must not give access to registers that are not accessible from the current Privilege level and Security state.

### F5.2.3 Encoding the register argument in the Banked register transfer instructions

The `MRS` (Banked register) and `MSR` (Banked register) instructions include a 5-bit field, SYSm, and an R bit, that together encode the register argument for the instruction.

When the R bit is set to 0, the argument is a register other than a Banked copy of the SPSR, and Table F5-1 shows how the SYSm field defines the required register argument. In this table, CONST. UNPREDICTABLE indicates that behavior is CONSTRAINED UNPREDICTABLE.

<table>
<thead>
<tr>
<th>SYSm&lt;2:0&gt;</th>
<th>0b00</th>
<th>0b01</th>
<th>0b10</th>
<th>0b11</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000</td>
<td>R8_usr</td>
<td>R8_fiq</td>
<td>LR_irq</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
<tr>
<td>0b001</td>
<td>R9_usr</td>
<td>R9_fiq</td>
<td>SP_irq</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
<tr>
<td>0b010</td>
<td>R10_usr</td>
<td>R10_fiq</td>
<td>LR_svc</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
<tr>
<td>0b011</td>
<td>R11_usr</td>
<td>R11_fiq</td>
<td>SP_svc</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
<tr>
<td>0b100</td>
<td>R12_usr</td>
<td>R12_fiq</td>
<td>LR_abt</td>
<td>LR_mon</td>
</tr>
<tr>
<td>0b101</td>
<td>SP_usr</td>
<td>SP_fiq</td>
<td>SP_abt</td>
<td>SP_mon</td>
</tr>
<tr>
<td>0b110</td>
<td>LR_usr</td>
<td>LR_fiq</td>
<td>LR_und</td>
<td>ELR_hyp</td>
</tr>
<tr>
<td>0b111</td>
<td>CONST. UNPREDICTABLE</td>
<td>CONST. UNPREDICTABLE</td>
<td>SP_und</td>
<td>SP_hyp</td>
</tr>
</tbody>
</table>

When the R bit is set to 1, the argument is a Banked copy of the SPSR, and Table F5-2 shows how the SYSm field defines the required register argument. In this table, CONST. UNPREDICTABLE indicates that behavior is CONSTRAINED UNPREDICTABLE.

<table>
<thead>
<tr>
<th>SYSm&lt;2:0&gt;</th>
<th>0b00</th>
<th>0b01</th>
<th>0b10</th>
<th>0b11</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000</td>
<td>CONST. UNPREDICTABLE</td>
<td>CONST. UNPREDICTABLE</td>
<td>SPSR_irq</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
<tr>
<td>0b001</td>
<td>CONST. UNPREDICTABLE</td>
<td>CONST. UNPREDICTABLE</td>
<td>CONST. UNPREDICTABLE</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
<tr>
<td>0b010</td>
<td>CONST. UNPREDICTABLE</td>
<td>CONST. UNPREDICTABLE</td>
<td>SPSR_svc</td>
<td>CONST. UNPREDICTABLE</td>
</tr>
</tbody>
</table>
F5.2.4 Pseudocode support for the Banked register transfer instructions

The pseudocode functions BankedRegisterAccessValid() and SPSRaccessValid() check the validity of MRS (Banked register) and MSR (Banked register) accesses. That is, they filter the accesses that are CONSTRAINED UNPREDICTABLE either because:

- They attempt to access a register that Usage restrictions on the Banked register transfer instructions on page F5-3229 shows is not accessible.

- They use an SYSm<4:0> encoding that Encoding the register argument in the Banked register transfer instructions on page F5-3230 shows as CONSTRAINED UNPREDICTABLE.

BankedRegisterAccessValid() applies to accesses to the banked general-purpose registers, or to ELR_hyp, and SPSRaccessValid() applies to accesses to the SPSRs.
Chapter F6
T32 and A32 Advanced SIMD and floating-point Instruction Descriptions

This chapter describes each instruction. It contains the following sections:

• Alphabetical list of floating-point and Advanced SIMD instructions on page F6-3234.

Note

Some headings in this chapter use the term floating-point register. This is an abbreviated description, and means a register in the Advanced SIMD and floating-point register file.
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions

This section lists every floating-point and Advanced SIMD instruction in the T32 and A32 instruction sets. For details of the format used see Format of instruction descriptions on page F2-2402.

This section is formatted so that each instruction description starts on a new page.
F6.1.1 AESD

AES single round decryption.

A1

\begin{verbatim}
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8|7 6 5 4|3 2 1 0|0|
|1 1 1 1 |0 0 1 1 |D 1|1|size 0 0 |Vd 0 0 1 1 |0 |M 0 |Vm |
\end{verbatim}

**A1 variant**

AESD.<dt> <Qd>, <Qm>

*Decode for this encoding*

\begin{verbatim}
if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
\end{verbatim}

T1

\begin{verbatim}
|15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 12|11 10 9 8|7 6 5 4|3 0 |
|1 1 1 1 |1 1 1|1|D 1|size 0 0 |Vd 0 0 1 1 |0 |M 0 |Vm |
\end{verbatim}

**T1 variant**

AESD.<dt> <Qd>, <Qm>

*Decode for this encoding*

\begin{verbatim}
if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
\end{verbatim}

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<dt> Is the data type, encoded in the "size" field. It can have the following values:

- 8 when size = 00

The following encodings are reserved:

- size = 01
- size = 1x

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckCryptoEnabled32();
    op1 = Q[d>>1]; op2 = Q[m>>1];
    Q[d>>1] = AESInvSubBytes(AESInvShiftRows(op1 EOR op2));
F6.1.2 AESE

AES single round encryption.

A1

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8|7 6 5 4|3 0]
 1 1 1 1 0 0 1 1 | D 1 1 | size 0 0 | Vd | 0 0 1 1 0 0 | M 0 | Vm
```

A1 variant

AESE.<dt> <Qd>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);

T1

```
[15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 12|11 10 9 8|7 6 5 4|3 0]
 1 1 1 1 1 1 1 | D 1 1 | size 0 0 | Vd | 0 0 1 1 0 0 | M 0 | Vm
```

T1 variant

AESE.<dt> <Qd>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<dt> Is the data type, encoded in the "size" field. It can have the following values:

- 8 when size = 00

The following encodings are reserved:

- size = 01
- size = 1x

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckCryptoEnabled32();
    op1 = Q[d>>1]; op2 = Q[m>>1];
    Q[d>>1] = AESSubBytes(AESShiftRows(op1 EOR op2));
# AESIMC

AES inverse mix columns.

## A1

The instructions A1 and T1 vary in behavior when size is 00 or 01. In particular, the `d` and `m` registers are defined differently in the two cases.

### A1 variant

AESIMC.\(<dt\> <Qd>, <Qm>\)

**Decode for this encoding**

```c
if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
```

### T1 variant

AESIMC.\(<dt\> <Qd>, <Qm>\)

**Decode for this encoding**

```c
if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
```

## Assembler symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>(&lt;dt&gt;)</td>
<td>Is the data type, encoded in the &quot;size&quot; field. It can have the following values:</td>
</tr>
<tr>
<td>8</td>
<td>when size = 00</td>
</tr>
<tr>
<td>The following encodings are reserved:</td>
<td></td>
</tr>
<tr>
<td>• size = 01.</td>
<td></td>
</tr>
<tr>
<td>• size = 1x.</td>
<td></td>
</tr>
<tr>
<td>(&lt;Qd&gt;)</td>
<td>Is the 128-bit name of the SIMD&amp;FP destination register, encoded in the &quot;D:Vd&quot; field as (&lt;Qd&gt;*2.</td>
</tr>
<tr>
<td>(&lt;Qm&gt;)</td>
<td>Is the 128-bit name of the SIMD&amp;FP source register, encoded in the &quot;M:Vm&quot; field as (&lt;Qm&gt;*2.</td>
</tr>
</tbody>
</table>

## Operation for all encodings

```c
if ConditionPassed() then
    EncodingSpecific Operations(); CheckCryptoEnabled32();
    Q[|d|1] = AESInvMixColumns(Q[|m|1]);
```
F6.1.4 AESMC

AES mix columns.

A1

| 1 1 1 1 0 0 1 1 | 1 | D | 1 | 1 | Vd | 0 | 0 | 1 | 1 | 1 | 0 | M | 0 | Vm |

A1 variant

AESMC.<dt> <Qd>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);

T1

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | D | 1 | 1 | Vd | 0 | 0 | 1 | 1 | 1 | 0 | M | 0 | Vm |

T1 variant

AESMC.<dt> <Qd>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if size != '00' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<dt> Is the data type, encoded in the "size" field. It can have the following values:
8 when size = 00
The following encodings are reserved:
• size = 0L
• size = 1x

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckCryptoEnabled32();
    Q[d>>1] = AESMixColumns(Q[m>>1]);
F6.1.5   FLDMDBX, FLDMIAX

FLDMX loads multiple SIMD&FP registers from consecutive locations in the Advanced SIMD and floating-point register file using an address from a general-purpose register.

ARM deprecates use of FLDMDBX and FLDMIAX, except for disassembly purposes, and reassembly of disassembled code.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7</th>
<th>1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1 1 0</td>
</tr>
<tr>
<td>cond</td>
<td>imm8&lt;0&gt;</td>
</tr>
</tbody>
</table>

Decrement Before variant

Applies when \( P == 1 \) \&\& \( U == 0 \) \&\& \( W == 1 \).

FLDMDBX{<c>}{<q>} <Rn>!, <dreglist>

Increment After variant

Applies when \( P == 0 \) \&\& \( U == 1 \).

FLDMIAX{<c>}{<q>} <Rn>{!}, <dreglist>

Decode for all variants of this encoding

if \( P == '0' \) \&\& \( U == '0' \) \&\& \( W == '0' \) then SEE "Related encodings";
if \( P == '1' \) \&\& \( U == '0' \) then SEE VLDR;
if \( P == U \) \&\& \( W == '1' \) then UNDEFINED;
// Remaining combinations are PWU = 010 (IA without !), 011 (IA with !), 101 (DB with !)
single_regs = FALSE; add = (U == '1'); wback = (W == '1');
d = UInt(D;Vd); n = UInt(Rn); imm32 = ZeroExtend(imm8;'00', 32);
regs = UInt(imm8) DIV 2; // If UInt(imm8) is odd, see "FLDMX".
if n == 15 \&\& (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
if imm8<0> == '1' \&\& (d+regs) > 16 then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \( \text{regs} == 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VLDM with the same addressing mode but loads no registers.

If \( \text{regs} > 16 \) \&\& \( (d+\text{regs}) > 16 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
T1

\begin{verbatim}
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
<th>15 12 11 10 9 8</th>
<th>7</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0</td>
<td>P</td>
<td>U</td>
<td>D</td>
<td>W</td>
<td>Rn</td>
<td>Vd</td>
<td>1 0 1 1</td>
</tr>
</tbody>
</table>

Decrement Before variant

Applies when \( P == 1 \&\& \ U == 0 \&\& \ W == 1 \).

\( \text{FLDMDBX}\{<c>\}{<q>} <Rn>!, \ <dreglist> \)

Increment After variant

Applies when \( P == 0 \&\& \ U == 1 \).

\( \text{FLDMIAX}\{<c>\}{<q>} <Rn>\{!\}, \ <dreglist> \)

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } P & = '0' \&\& \ U == '0' \&\& \ W == '0' \text{ then SEE "Related encodings";} \\
\text{if } P & = '1' \&\& \ W == '0' \text{ then SEE VLDR;} \\
\text{if } P & == U \&\& \ W == '1' \text{ then UNDEFINED;} \\
& \text{ // Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !) }
\end{align*}
\]

\[
\begin{align*}
single_{\text{regs}} & = \text{FALSE}; \\
add & = (U == '1'); \\
wback & = (W == '1'); \\
d & = \text{UInt}(D:\text{Vd}); \\
n & = \text{UInt}(Rn); \\
\text{imm32} & = \text{ZeroExtend}(\text{imm8<0> : 00', 32}); \\
\text{regs} & = \text{UInt}(\text{imm8}) \text{ DIV 2;} \\
& \text{ // If UInt(imm8) is odd, see "FLDMX".} \\
& \text{if n == 15 \&\& (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;}
\end{align*}
\]

\[
\begin{align*}
& \text{if regs == 0 || (d+regs) > 16 then UNPREDICTABLE;} \\
& \text{if imm8<0> == '1' && (d+regs) > 16 then UNPREDICTABLE;}
\end{align*}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( \text{regs} == 0 \), then one of the following behaviors must occur:

\begin{itemize}
\item The instruction is UNDEFINED.
\item The instruction executes as NOP.
\item The instruction operates as a VLDM with the same addressing mode but loads no registers.
\end{itemize}

If \( \text{regs} > 16 || (d+regs) > 16 \), then one of the following behaviors must occur:

\begin{itemize}
\item The instruction is UNDEFINED.
\item The instruction executes as NOP.
\item One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
\end{itemize}

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K.1 Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: See Advanced SIMD and floating-point 64-bit move on page F3-2448 for the T32 instruction set, or Advanced SIMD and floating-point 64-bit move on page F4-2532 for the A32 instruction set.

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.
<Rn> Is the general-purpose base register, encoded in the "Rn" field. If writeback is not specified, the PC can be used.

! Specifies base register writeback. Encoded in the "W" field as 1 if present, otherwise 0.

<dreglist> Is the list of consecutively numbered 64-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list plus one. The list must contain at least one register, all registers must be in the range D0-D15, and must not contain more than 16 registers.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  address = if add then R[n] else R[n]-imm32;
  for r = 0 to regs-1
    if single_regs then
      S[d+r] = MemA[address,4]; address = address+4;
    else
      word1 = MemA[address,4]; word2 = MemA[address+4,4]; address = address+8;
      // Combine the word-aligned words in the correct order for current endianness.
      D[d+r] = if BigEndian() then word1:word2 else word2:word1;
    if wback then R[n] = if add then R[n]+imm32 else R[n]-imm32;
F6.1.6 FSTMDBX, FSTMIAX

FSTMX stores multiple SIMD&FP registers from the Advanced SIMD and floating-point register file to consecutive locations in using an address from a general-purpose register.

ARM deprecates use of FLDMDBX and FLDMIAX, except for disassembly purposes, and reassembly of disassembled code.

Depending on settings in the CPACR, NSACR, HCPTL, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Decrement Before variant

Applies when \( P == 1 \) && \( U == 0 \) && \( W == 1 \).

FSTMDBX{<c>}{<q>} <Rn>!, <dreglist>

Increment After variant

Applies when \( P == 0 \) && \( U == 1 \).

FSTMIAX{<c>}{<q>} <Rn>{!}, <dreglist>

Decode for all variants of this encoding

if \( P == '0' \) && \( U == '0' \) && \( W == '0' \) then SEE "Related encodings";
if \( P == '1' \) && \( W == '0' \) then SEE VSTR;
if \( P == U && W == '1' \) then UNDEFINED;
// Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !)
single_regs = FALSE; add = (U == '1'); wback = (W == '1');
d = UInt(D>Vd); n = UInt(Rn);imm32 = ZeroExtend(imm8:00', 32);
regs = UInt(imm8) DIV 2; // If UInt(imm8) is odd, see "FSTMX".
if n == 15 && (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
if regs == 0 || (regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
if imm8<0> == '1' && (d+regs) > 16 then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \( \text{regs} == 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VSTM with the same addressing mode but stores no registers.

If \( \text{regs} > 16 \) || (\( d+\text{regs} \) > 16), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
### T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>D</td>
<td>W</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>imm8&lt;7:1&gt;</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>imm8&lt;0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Decrement Before variant

Applies when \( P = 1 \land U = 0 \land W = 1 \).

\[
\text{FSTMDBX}\{<c>\}{<q>} \text{<Rn>!, <dreglist>}
\]

#### Increment After variant

Applies when \( P = 0 \land U = 1 \).

\[
\text{FSTMIAX}\{<c>\}{<q>} \text{<Rn>{!}, <dreglist>}
\]

#### Decode for all variants of this encoding

\[
\begin{align*}
\text{if } P &= '0' \land U = '0' \land W = '0' \text{ then SEE "Related encodings";} \\
\text{if } P &= '1' \land W = '0' \text{ then SEE VSTR;} \\
\text{if } P &= U \land W = '1' \text{ then UNDEFINED;} \\
// \text{Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !)} \\
\text{single_regs} &= \text{FALSE}; \\
\text{add} &= (U = '1'); \\
\text{wback} &= (W = '1'); \\
\text{d} &= \text{UInt}(D;Vd); \\
\text{n} &= \text{UInt}(Rn); \\
\text{imm32} &= \text{ZeroExtend}(\text{imm8:00'}, 32); \\
\text{regs} &= \text{UInt}(\text{imm8}) \text{ DIV} 2; \\
&// \text{If UInt(imm8) is odd, see "FSTMX".} \\
\text{if } n &= 15 \land (\text{wback} \land \text{CurrentInstrSet()} != \text{InstrSet_A32}) \text{ then UNPREDICTABLE;} \\
\text{if } \text{regs} &= 0 \land \text{regs} > 16 \land (\text{d+regs}) > 32 \text{ then UNPREDICTABLE;} \\
\text{if } \text{imm8<0>} &= '1' \land (\text{d+regs}) > 16 \text{ then UNPREDICTABLE;}
\end{align*}
\]

#### CONSTRAINED UNPREDICTABLE behavior

If \( \text{regs} = 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VSTM with the same addressing mode but stores no registers.

If \( \text{regs} > 16 \land (\text{d+regs}) > 16 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

#### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: See Advanced SIMD and floating-point 64-bit move on page F3-2448 for the T32 instruction set, or Advanced SIMD and floating-point 64-bit move on page F4-2532 for the A32 instruction set.

#### Assembler symbols

\(<c>\) \quad \text{See Standard assembler syntax fields on page F2-2406.}

\(<q>\) \quad \text{See Standard assembler syntax fields on page F2-2406.}
<Rn>  Is the general-purpose base register, encoded in the "Rn" field. If writeback is not specified, the PC can be used. However, ARM deprecates use of the PC.

!  Specifies base register writeback. Encoded in the "W" field as 1 if present, otherwise 0.

<dreglist>  Is the list of consecutively numbered 64-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list plus one. The list must contain at least one register, all registers must be in the range D0-D15, and must not contain more than 16 registers.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
    address = if add then R[n] else R[n]-imm32;
    for r = 0 to regs-1
        if single_regs then
            MemA[address,4] = S[d+r];  address = address+4;
        else
            // Store as two word-aligned words in the correct order for current endianness.
            MemA[address,4] = if BigEndian() then D[d+r]<63:32> else D[d+r]<31:0>;
            MemA[address+4,4] = if BigEndian() then D[d+r]<31:0> else D[d+r]<63:32>;
            address = address+8;
        if wback then R[n] = if add then R[n]+imm32 else R[n]-imm32;
```
F6.1.7 SHA1C

SHA1 hash update (choose).

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>Vn</td>
<td>Vd</td>
</tr>
</tbody>
</table>
```

A1 variant

SHA1C.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

```
if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 1 1 0</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 0 0</td>
<td>N</td>
<td>Q</td>
</tr>
</tbody>
</table>
```

T1 variant

SHA1C.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

```
if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
```

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<Qd>` Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>`.2.
- `<Qn>` Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as `<Qn>`.2.
- `<Qm>` Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>`.2.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckCryptoEnabled12();
  X = Q[d>>1];
  Y = Q[n>>1]<31:0>; // Note: 32 bits wide
W = Q[m>>1];
for e = 0 to 3
  t = SHAchoose(X<63:32>, X<95:64>, X<127:96>);
  Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
  X<63:32> = ROL(X<63:32>, 30);
  <Y, X> = ROL(Y:X, 32);
Q[d>>1] = X;
F6.1.8 SHA1H

SHA1 fixed rotate.

**A1**

```
<table>
<thead>
<tr>
<th>D</th>
<th>Vd</th>
<th>size</th>
<th>Qm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1 0</td>
<td>0</td>
</tr>
</tbody>
</table>
```

*SHA1H.32 <Qd>, <Qm>*

**Decode for this encoding**

if ! HaveCryptoExt() then UNDEFINED;
if size != '10' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);

**T1**

```
<table>
<thead>
<tr>
<th>D</th>
<th>Vd</th>
<th>size</th>
<th>Qm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1 0</td>
<td>0</td>
</tr>
</tbody>
</table>
```

*SHA1H.32 <Qd>, <Qm>*

**Decode for this encoding**

if ! HaveCryptoExt() then UNDEFINED;
if size != '10' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

*<Qd>* Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

*<Qm>* Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations(); CheckCryptoEnabled32();
    Q[d+1] = ZeroExtend(ROL(Q[m+1]c11;0<6>, 30), 128);
F6.1.9 SHA1M

SHA1 hash update (majority).

A1

\[
\begin{array}{cccccccccccccccccccc}
\hline
1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & D & 1 & 0 & Vn & Vd & 1 & 1 & 0 & 0 & N & Q & M & 0 & Vm
\end{array}
\]

A1 variant

SHA1M.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

\[
\begin{array}{cccccccccccccccccccc}
& 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
\hline
1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & D & 1 & 0 & Vn & Vd & 1 & 1 & 0 & 0 & N & Q & M & 0 & Vm
\end{array}
\]

T1 variant

SHA1M.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckCryptoEnabled32();
  X = Q[d>>1];
  Y = Q[n>>1]<31:0>; // Note: 32 bits wide
W = Q[m>>1];
for e = 0 to 3
    t = SHAmajority(X<63:32>, X<95:64>, X<127:96>);
    Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
    X<63:32> = ROL(X<63:32>, 30);
    <Y, X> = ROL(Y:X, 32);
    Q[d>>1] = X;
F6.1.10 SHA1P

SHA1 hash update (parity).

A1

\[
\begin{array}{cccccccccccccccccccc}
| & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & D & 0 & 1 & Vn & Vd & 1 & 1 & 0 & 0 & N & Q & M & 0 & Vm |
\end{array}
\]

A1 variant

SHA1P.32 <Qd>, <Qn>, <Qm>

\[\text{Decode for this encoding}\]

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

\[
\begin{array}{cccccccccccccccccccc}
| & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & D & 0 & 1 & Vn & Vd & 1 & 1 & 0 & 0 & N & Q & M & 0 & Vm |
\end{array}
\]

T1 variant

SHA1P.32 <Qd>, <Qn>, <Qm>

\[\text{Decode for this encoding}\]

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<Qd>\) Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>\)*2.

\(<Qn>\) Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>\)*2.

\(<Qm>\) Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>\)*2.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckCryptoEnabled32();
  X = Q[d>>1];
  Y = Q[n>>1]<31:D>; // Note: 32 bits wide
W = Q[m>>1];
for e = 0 to 3
  t = SHAparity(X<63:32>, X<95:64>, X<127:96>);
  Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
  X<63:32> = ROL(X<63:32>, 30);
  <Y, X> = ROL(Y:X, 32);
Q[d>>1] = X;
F6.1.11 SHA1SU0

SHA1 schedule update 0.

A1

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8| 7 6 5 4| 3 0 |
|-----------|----------|----------|----|----|----------|------|
| 1 1 1 1 0 0 1 0 | D 1 1 | Vn | Vd | 1 1 0 0 | N Q M 0 | Vm |
```

A1 variant

SHA1SU0.32 <Qd>, <Qn>, <Qm>

*Decode for this encoding*

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

```
| 15 14 13 12|11 10 9 8| 7 6 5 4| 3 0 |15 12|11 10 9 8| 7 6 5 4| 3 0 |
|----------|----------|------|----|----|----------|------|
| 1 1 1 0 1 1 1 0 | D 1 1 | Vn | Vd | 1 1 0 0 | N Q M 0 | Vm |
```

T1 variant

SHA1SU0.32 <Qd>, <Qn>, <Qm>

*Decode for this encoding*

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

*Notes for all encodings*

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

*Assembler symbols*

- `<Qd>` is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.
- `<Qn>` is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as `<Qn>*2.
- `<Qm>` is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>*2.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckCryptoEnabled32();
  op1 = \texttt{Q[d>>1]}; op2 = \texttt{Q[m>>1]}; op3 = \texttt{Q[m>>1]};
  op2 = \texttt{op2<63:0> : op1<127:64>};
  \texttt{Q[d>>1] = op1 EOR op2 EOR op3};
F6.1.12 SHA1SU1

SHA1 schedule update 1.

A1

\[
\begin{array}{cccccccccccccccccccc}
\end{array}
\begin{array}{cccccccccccccccccccc}
| 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 | D | 1 & 1 | size | 1 & 0 | Vd | 0 & 0 & 1 & 1 & 1 | 0 | M | 0 | Vm |
\end{array}
\]

A1 variant

SHA1SU1.32 <Qd>, <Qm>

Decode for this encoding

\[
\begin{align*}
\text{if } ! \text{ HaveCryptoExt()} & \text{ then UNDEFINED;} \\
\text{if } \text{ size } \neq '10' & \text{ then UNDEFINED;} \\
\text{if } (Vd_{<0>} \neq '1') & \text{ or } (Vm_{<0>} \neq '1') \text{ then UNDEFINED;} \\
\text{d} & = \text{ UInt}(D:Vd); \quad m = \text{ UInt}(M:Vm);
\end{align*}
\]

T1

\[
\begin{array}{cccccccccccccccccccc}
| & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\begin{array}{cccccccccccccccccccc}
| 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 | D | 1 & 1 | size | 1 & 0 | Vd | 0 & 0 & 1 & 1 & 1 | 0 | M | 0 | Vm |
\end{array}
\]

T1 variant

SHA1SU1.32 <Qd>, <Qm>

Decode for this encoding

\[
\begin{align*}
\text{if } ! \text{ HaveCryptoExt()} & \text{ then UNDEFINED;} \\
\text{if } \text{ size } \neq '10' & \text{ then UNDEFINED;} \\
\text{if } (Vd_{<0>} \neq '1') & \text{ or } (Vm_{<0>} \neq '1') \text{ then UNDEFINED;} \\
\text{d} & = \text{ UInt}(D:Vd); \quad m = \text{ UInt}(M:Vm);
\end{align*}
\]

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

- `<Qd>` is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.
- `<Qm>` is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>*2.

Operation for all encodings

\[
\begin{align*}
\text{if } \text{ ConditionPassed()} & \text{ then} \\
& \text{EncodingSpecificOperations(); CheckCryptoEnabled32();} \\
& X = Q[d>>1]; \quad Y = Q[m>>1]; \\
& T = X \text{ EOR LSR}(Y, 32); \\
& W_0 = \text{ ROL}(T<31:0>, 1); \\
& W_1 = \text{ ROL}(T<63:32>, 1); 
\end{align*}
\]
W2 = ROL(T<95:64>, 1);
W3 = ROL(T<127:96>, 1) EOR ROL(T<31:0>, 2);
F6.1.13 SHA256H

SHA256 hash update part 1.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4 |3 0 |
|-----------|-----------|-----------|-----|-----|-----|-------|
| 1 1 1 1 | 0 0 1 1 | D 0 0 | Vn | Vd | 1 1 0 | N Q | M 0 | Vm |

A1 variant

SHA256H.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 1 1 0</td>
<td>D 0 0</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 0</td>
<td>N Q</td>
<td>M 0</td>
</tr>
</tbody>
</table>

T1 variant

SHA256H.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckCryptoEnabled32();
    X = Q[d>>1]; Y = Q[n>>1]; W = Q[m>>1]; part1 = TRUE;
    Q[d>>1] = SHA256Hash(X, Y, W, part1);
F6.1.14 SHA256H2

SHA256 hash update part 2.

A1

\[
\begin{array}{cccccccccccccccccccc}
\hline
& 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & D & 0 & 1 & Vn & Vd & 1 & 1 & 0 & N & Q & M & 0 & Vm \\
\end{array}
\]

A1 variant

SHA256H2.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<> = '1' || Vn<> = '1' || Vm<> = '1' then UNDEFINED;
d = UInt(D>Vd); n = UInt(N>Vn); m = UInt(M>Vm);

T1

\[
\begin{array}{cccccccccccccccccccc}
| & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\hline
& 1 & 1 & 1 & 1 & 1 & 1 & 0 & D & 0 & 1 & Vn & Vd & 1 & 1 & 0 & N & Q & M & 0 & Vm \\
\end{array}
\]

T1 variant

SHA256H2.32 <Qd>, <Qn>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<> = '1' || Vn<> = '1' || Vm<> = '1' then UNDEFINED;
d = UInt(D>Vd); n = UInt(N>Vn); m = UInt(M>Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckCryptoEnabled32();
    X = Q[d<>1]; Y = Q[<d>1]; W = Q[<m>1]; part1 = FALSE;
    Q[d<>1] = SHA256Hash(X, Y, W, part1);
F6.1.15 SHA256SU0

SHA256 schedule update 0.

A1

|1 1 1 1 0 0 1 1 1|D|1 1|size|1 0| Vd |0|0|1|1|1|M |0 |Vm |

A1 variant

SHA256SU8.32 <Qd>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if size != '10' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);

T1

|1 1 1 1 1 1 1 1 1|D|1 1|size|1 0| Vd |0|0|1|1|1|M |0 |Vm |

T1 variant

SHA256SU8.32 <Qd>, <Qm>

Decode for this encoding

if ! HaveCryptoExt() then UNDEFINED;
if size != '10' then UNDEFINED;
if Vd<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation for all encodings

if ConditionPassed() then
  bits(128) result;
  EncodingSpecificOperations(); CheckCryptoEnabled32();
  X = Q[d>>1]; Y = Q[m>>1];
  T = Y<31:0> : X<127:32>;
  for e = 0 to 3
    elt = Elem[T, e, 32];
elt = ROR(elt, 7) EOR ROR(elt, 18) EOR LSR(elt, 3);
Elem[result, e, 32] = elt + Elem[X, e, 32];
Q[d>>1] = result;
F6.1.16   SHA256SU1

SHA256 schedule update 1.

A1

\[
\begin{array}{cccccccccccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & D & 1 & 0 & Vn & Vd & 1 & 1 & 0 & N & Q & M & 0 & Vm
\end{array}
\]

**A1 variant**

SHA256SU1.32 <Qd>, <Qn>, <Qm>

**Decode for this encoding**

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

\[
\begin{array}{cccccccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & D & 1 & 0 & Vn & Vd & 1 & 1 & 0 & N & Q & M & 0 & Vm
\end{array}
\]

**T1 variant**

SHA256SU1.32 <Qd>, <Qn>, <Qm>

**Decode for this encoding**

if ! HaveCryptoExt() then UNDEFINED;
if Q != '1' then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- **<Qd>** Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- **<Qn>** Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- **<Qm>** Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

if ConditionPassed() then
  bits(128) result;
  EncodingSpecificOperations(); CheckCryptoEnabled12();
  X = Q[d>>1]; Y = Q[n>>1]; Z = Q[m>>1];
T0 = Z<31:0> : Y<127:32>;

T1 = Z<127:64>;
for e = 0 to 1
  elt = Elem[T1, e, 32];
  elt = ROR(elt, 17) EOR ROR(elt, 19) EOR LSR(elt, 10);
  elt = elt + Elem[X, e, 32] + Elem[T0, e, 32];
  Elem[result, e, 32] = elt;

T1 = result<63:0>;
for e = 2 to 3
  elt = Elem[T1, e - 2, 32];
  elt = ROR(elt, 17) EOR ROR(elt, 19) EOR LSR(elt, 10);
  elt = elt + Elem[X, e, 32] + Elem[T0, e, 32];
  Elem[result, e, 32] = elt;

Q[d>>1] = result;
F6.1.17   VABA

Vector Absolute Difference and Accumulate subtracts the elements of one vector from the corresponding elements of another vector, and accumulates the absolute values of the results into the elements of the destination vector.

Operand and result elements are all integers of the same length.

Depending on settings in the CPACR, NSACR, and HCPTCR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 | 16 | 15 | 12 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-------------|-------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | U | 0 | D | size | Vn | Vd | 0 | 1 | 1 | 1 | N | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VABA{<c>}{<q>}.<dt> <db>, <dn>, <dm>

128-bit SIMD vector variant

Applies when Q == 1.

VABA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1');  long_destination = FALSE;
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12 | 11 10 9 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| 1 | 1 | 1 | U | 1 | 1 | 1 | 0 | D | size | Vn | Vd | 0 | 1 | 1 | 1 | N | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VABA{<c>}{<q>}.<dt> <db>, <dn>, <dm>

128-bit SIMD vector variant

Applies when Q == 1.

VABA{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1');  long_destination = FALSE;
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
Assembler symbols

< > For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

< p > See Standard assembler syntax fields on page F2-2406.

< dt > Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

< Qd > Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as < Qd >*2.

< Qn > Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as < Qn >*2.

< Qm > Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as < Qm >*2.

< Dd > Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

< Dn > Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

< Dm > Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations(); CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         op1 = Elem[Din[n+r],e,esize];
         op2 = Elem[Din[m+r],e,esize];
         absdiff = Abs(Int(op1,unsigned) - Int(op2,unsigned));
         if long_destination then
            Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + absdiff;
         else
            Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + absdiff;

   _iss10775
F6.1.18 VABAL

Vector Absolute Difference and Accumulate Long subtracts the elements of one vector from the corresponding elements of another vector, and accumulates the absolute values of the results into the elements of the destination vector.

Operand elements are all integers of the same length, and the result elements are double the length of the operands.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
|111 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0 |
|1 1 1 1 0 0 1 |U 1 |D |l=11| Vn |Vd |0 1 0 1 |N 0 |M 0 |Vm |
```

size

A1 variant

VABAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<> == '1' then UNDEFINED;
unsigned = (U == '1'); long_destination = TRUE;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

T1

```
|111 14 13 12|11 10 9 8 7 6 5 4 3 0 |
|1 1 1 |U 1 1 1 1 |D |l=11| Vn |Vd |0 1 0 1 |N 0 |M 0 |Vm |
```

size

T1 variant

VABAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<> == '1' then UNDEFINED;
unsigned = (U == '1'); long_destination = TRUE;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.
<dt>
Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- S8 when \( U = 0 \) and \( size = 00 \)
- S16 when \( U = 0 \) and \( size = 01 \)
- S32 when \( U = 0 \) and \( size = 10 \)
- U8 when \( U = 1 \) and \( size = 00 \)
- U16 when \( U = 1 \) and \( size = 01 \)
- U32 when \( U = 1 \) and \( size = 10 \)

<dt>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<qd>^2\).

<dt>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<dt>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[Din[n+r],e,esize];
            op2 = Elem[Din[m+r],e,esize];
            absdiff = Abs(Int(op1,unsigned) - Int(op2,unsigned));
            if long_destination then
                Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + absdiff;
            else
                Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + absdiff;
```
F6.1.19 VABD (floating-point)

Vector Absolute Difference (floating-point) subtracts the elements of one vector from the corresponding elements of another vector, and places the absolute values of the results in the elements of the destination vector.

Operand and result elements are all single-precision floating-point numbers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 6 5 4 | 3 0 |
| 1 1 1 1 0 0 1 1 0 1 | Vn | Vd | 1 1 0 1 | N Q M 0 | Vm |
```

64-bit SIMD vector variant

Applies when Q == 0.

VABD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VABD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

```
| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 0 | 12|11 10 9 8 | 7 6 5 4 | 3 0 |
| 1 1 1 1 1 1 1 0 | D 1 | sz | Vn | Vd | 1 1 0 1 | N Q M 0 | Vm |
```

64-bit SIMD vector variant

Applies when Q == 0.

VABD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VABD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
Assembler symbols

<\> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<\> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Elem[D[n+r],e,esize];  op2 = Elem[D[m+r],e,esize];
      Elem[D[d+r],e,esize] = FPAbs(FPSub(op1,op2,StandardFPSCRValue()));
F6.1.20 VABD (integer)

Vector Absolute Difference (integer) subtracts the elements of one vector from the corresponding elements of another vector, and places the absolute values of the results in the elements of the destination vector.

Operand and result elements are all integers of the same length.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0 |
|---------------|---------------|---------------|
| 1 1 1 0 0 1 0 0 0 | D size | Vn | Vd | 0 1 1 1 N | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VABD{<c>}{<q>}.<dt>{<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VABD{<c>}{<q>}.<dt>{<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1'); long_destination = FALSE;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 12 11 10 9 8 7 6 5 4 3 0 |
|---------------|---------------|---------------|
| 1 1 1 1 1 0 | D size | Vn | Vd | 0 1 1 1 N | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VABD{<c>}{<q>}.<dt>{<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VABD{<c>}{<q>}.<dt>{<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1'); long_destination = FALSE;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

\(<c>\>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\>
See Standard assembler syntax fields on page F2-2406.

\(<dt>\>
Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- S8 when \(U = 0\), size = 00
- S16 when \(U = 0\), size = 01
- S32 when \(U = 0\), size = 10
- U8 when \(U = 1\), size = 00
- U16 when \(U = 1\), size = 01
- U32 when \(U = 1\), size = 10

\(<Qd>\>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

\(<Qn>\>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

\(<Qm>\>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

\(<Dd>\>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\(<Dn>\>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

\(<Dm>\>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r],e,esize];
            op2 = Elem[D[n+r],e,esize];
            absdiff = Abs(Int(op1,unsigned) - Int(op2,unsigned));
            if long_destination then
                Elem[Q[d>>1],e,2*esize] = absdiff<2*esize-1:0>;
            else
                Elem[D[d+r],e,esize] = absdiff<esize-1:0>;
```
F6.1.21 VABDL (integer)

Vector Absolute Difference Long (integer) subtracts the elements of one vector from the corresponding elements of another vector, and places the absolute values of the results in the elements of the destination vector.

Operand elements are all integers of the same length, and the result elements are double the length of the operands.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0]
1 1 1 1 0 0 1 | U | 1 | D |1=11 Vn Vd 0 1 1 1 N 0 M 0 Vm
size
```

A1 variant

VABDL{<c>{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); long_destination = TRUE;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

T1

```
[15 14 13|12|11 10 9 8 7 6 5 4 3 0]
1 1 1 | U | 1 1 1 1 | D |1=11 Vn Vd 0 1 1 1 N 0 M 0 Vm
size
```

T1 variant

VABDL{<c>{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); long_destination = TRUE;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<>

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<>

See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- **S8** when $U = 0$, size = 00
- **S16** when $U = 0$, size = 01
- **S32** when $U = 0$, size = 10
- **U8** when $U = 1$, size = 00
- **U16** when $U = 1$, size = 01
- **U32** when $U = 1$, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

### Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[Din[n+r],e,esize];
            op2 = Elem[Din[m+r],e,esize];
            absdiff = Abs(Int(op1, unsigned) - Int(op2, unsigned));
            if long_destination then
                Elem[Q[d>>1],e,2*esize] = absdiff<2*esize-1:0>;
            else
                Elem[D[d+r],e,esize] = absdiff<esize-1:0>;

F6.1.22  VABS

Vector Absolute takes the absolute value of each element in a vector, and places the results in a second vector. The floating-point version only clears the sign bit.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see  Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when Q == 0.

\[ VABS\{<c>\}{<q>}.<dt> <Dd>, <Dm> \]

128-bit SIMD vector variant

Applies when Q == 1.

\[ VABS\{<c>\}{<q>}.<dt> <Qd>, <Qm> \]

Decode for all variants of this encoding

\[
\text{if size} == '11' \text{ || (F == '1' && size != '10')} \text{ then UNDEFINED;}
\]
\[
\text{if Q == '1' && (Vd<0> == '1' || Vm<0> == '1')} \text{ then UNDEFINED;}
\]
\[
\text{advsimd} = \text{TRUE}; \text{ floating_point} = (F == '1');
\]
\[
\text{esize} = 8 < \text{UInt(size)}; \text{ elements} = 64 \text{ DIV esize};
\]
\[
d = \text{UInt(D:Vd)}; \text{ m} = \text{UInt(M:Vm)}; \text{ regs} = \text{if Q == '0' then 1 else 2;}
\]

A2

Single-precision scalar variant

Applies when size == 10.

\[ VABS\{<c>\}{<q>}.F32 <Sd>, <Sm> \]

Double-precision scalar variant

Applies when size == 11.

\[ VABS\{<c>\}{<q>}.F64 <Dd>, <Dm> \]

Decode for all variants of this encoding

\[
\text{if FPSCR.Len != '000' || FPSCR.Stride != '00'} \text{ then UNDEFINED;}
\]
\[
\text{if size != '1x'} \text{ then UNDEFINED;}
\]
\[
\text{advsimd} = \text{FALSE;}
\]
\[
\text{case size of}
\]
\[
\text{when '10' esize == 32; d} = \text{UInt(D:Vd)}; \text{ m} = \text{UInt(Vm:M)};
\]
\[
\text{when '11' esize == 64; d} = \text{UInt(D:Vd)}; \text{ m} = \text{UInt(M:Vm)};
\]
F6 T32 and A32 Advanced SIMD and floating-point Instruction Descriptions
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions

T1

| 15 14 13 12|11 10 9 8| 7 6 5 4 | 3 2 1 0| 15 | 12|11 10 9 8| 7 6 5 4 | 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 1 1 1 1 1 D 1 1 | size 0 1 | Vd 0 | F 1 1 0 | Q M 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VABS{<c>}{<q>}{<dt>}{<Dd>}, {<Dm>}

128-bit SIMD vector variant

Applies when Q == 1.

VABS{<c>}{<q>}{<dt>}{<Qd>}, {<Qm>}

Decode for all variants of this encoding

if size == '11' || (F == '1' & size != '10') then UNDEFINED;
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T2

| 15 14 13 12|11 10 9 8| 7 6 5 4 | 3 2 1 0| 15 | 12|11 10 9 8| 7 6 5 4 | 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 1 1 1 0 1 D 1 1 | size 0 0 0 | Vd 1 | 0 | x 1 | 1 | M 0 | Vm |

Single-precision scalar variant

Applies when size == 10.

VABS{<c>}{<q>}{<F32>}{<Sd>}, {<Sm>}

Double-precision scalar variant

Applies when size == 11.

VABS{<c>}{<q>}{<F64>}{<Dd>}, {<Dm>}

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

Assembler symbols

<>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "F:size" field. It can have the following values:
  S8  when F = 0, size = 00
  S16 when F = 0, size = 01
  S32 when F = 0, size = 10
  F32 when F = 1, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>∗2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>∗2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
  if advsimd then  // Advanced SIMD instruction
    for r = 0 to regs-1
      for e = 0 to elements-1
        if floating_point then
          Elem[D[d+r],e,esize] = FPAbs(Elem[D[m+r],e,esize]);
        else
          result = Abs(SInt(Elem[D[m+r],e,esize]));
          Elem[D[d+r],e,esize] = result<esize-1:0>;
        end
      end
    end
  else  // VFP instruction
    case esize of
      when 32 S[d] = FPAbs(S[m]);
      when 64 D[d] = FPAbs(D[m]);
    end
F6.1.23  VACGE

Vector Absolute Compare Greater Than or Equal takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is greater than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operands and result can be quadword or doubleword vectors. They must all be the same size.

The operand vector elements must be 32-bit floating-point numbers.

The result vector elements are 32-bit fields.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instruction VACLE. The pseudo-instruction is never the preferred disassembly.

A1

64-bit SIMD vector variant

Applies when Q == 0.

VACGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VACGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
or_equal = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant

Applies when Q == 0.

VACGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VACGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
or_equal = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VACLE</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = FPAbs(Elem[D[n+r],e,esize]);  op2 = FPAbs(Elem[D[m+r],e,esize]);
      if or_equal then
        test_passed = FPCompareGE(op1, op2, StandardFPSCRValue());
      else
        test_passed = FPCompareGT(op1, op2, StandardFPSCRValue());
      Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.24  VACLE

Vector Absolute Compare Less Than or Equal takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This instruction is a pseudo-instruction of the VACGE instruction. This means that:

- The encodings in this description are named to match the encodings of VACGE.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VACGE gives the operational pseudocode for this instruction.

A1

64-bit SIMD vector variant

Applies when Q == 0.

VACLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

is equivalent to

VACGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.

VACLE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

is equivalent to

VACGE{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>

and is never the preferred disassembly.

T1

64-bit SIMD vector variant

Applies when Q == 0.

VACLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

is equivalent to

VACGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>

and is never the preferred disassembly.
128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VACLE}\{<c>\}{<q>}.<dt> \{<Qd>, }<Qm>, <Qn> \]

is equivalent to

\[ \text{VACGE}\{<c>\}{<q>}.<dt> <Qd>, <Qm>, <Qn> \]

and is never the preferred disassembly.

Assembler symbols

\(<Dm>\)

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

\(<Dn>\)

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

\(<Qm>\)

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>*2\).

\(<Qn>\)

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>*2\).

\(<c>\)

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\)

See Standard assembler syntax fields on page F2-2406.

\(<dt>\)

Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

\(<d32>\)

When \( sz = 0 \)

\(<Qd>\)

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>*2\).

\(<Dd>\)

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation for all encodings

The description of VACGE gives the operational pseudocode for this instruction.
F6.1.25 VACGT

Vector Absolute Compare Greater Than takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is greater than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operands and result can be quadword or doubleword vectors. They must all be the same size.

The operand vector elements must be 32-bit floating-point numbers.

The result vector elements are 32-bit fields.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instruction VACL. The pseudo-instruction is never the preferred disassembly.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VACGT}\{\text{<c>}\}{\text{<q>}}.{\text{<dt>}} \{\text{<Dd>}, \text{<Dn>}, \text{<Dm>}}
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VACGT}\{\text{<c>}\}{\text{<q>}}.{\text{<dt>}} \{\text{<Qd>}, \text{<Qn>}, \text{<Qm>}}
\]

Decode for all variants of this encoding

If \( Q = '1' \) \&\& \( (Vd<D> = '1' \| \ Vn<D> = '1' \| \ Vm<D> = '1') \) then UNDEFINED;
if \( sz = '1' \) then UNDEFINED;
or_equal = \( (op = '0') \);
esize = 32; elements = 2;
d = UInt(D>Vd); n = UInt(N>Vn); m = UInt(M>Vm); regs = if \( Q = '0' \) then 1 else 2;

T1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VACGT}\{\text{<c>}\}{\text{<q>}}.{\text{<dt>}} \{\text{<Dd>}, \text{<Dn>}, \text{<Dm>}}
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VACGT}\{\text{<c>}\}{\text{<q>}}.{\text{<dt>}} \{\text{<Qd>}, \text{<Qn>}, \text{<Qm>}}
\]
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
or_equal = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VACLT</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

$c$  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

$q$  See Standard assembler syntax fields on page F2-2406.

$dt$  Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

F32 when sz = 0

$Qd$  Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as $Qd$.*2.

$Qn$  Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as $Qn$.*2.

$Qm$  Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as $Qm$.*2.

$Dd$  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

$Dn$  Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

$Dm$  Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = FPAbs(Elem[D[n+r],e,esize]);  op2 = FPAbs(Elem[D[m+r],e,esize]);
            if or_equal then
                test_passed = FPCompareGE(op1, op2, StandardFPSCRValue());
            else
                test_passed = FPCompareGT(op1, op2, StandardFPSCRValue());
            Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
**F6.1.26 VACLT**

Vector Absolute Compare Less Than takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This instruction is a pseudo-instruction of the VACGT instruction. This means that:

- The encodings in this description are named to match the encodings of VACGT.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VACGT gives the operational pseudocode for this instruction.

**A1**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 0 1 1 0</td>
<td>D</td>
<td>1</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 1 0</td>
<td>N Q M</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VACLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>

and is never the preferred disassembly.

**128-bit SIMD vector variant**

Applies when Q == 1.

VACLT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>

and is never the preferred disassembly.

**T1**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1 1 0</td>
<td>D</td>
<td>1</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 1 0</td>
<td>N Q M</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VACLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

is equivalent to

VACGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>

and is never the preferred disassembly.
128-bit SIMD vector variant

Applies when Q == 1.

\[
\text{VACLT}\{<c>\}\{<q>\}.<dt>\{<Qd>, }<Qn>, <Qm> \\
\]

is equivalent to

\[
\text{VACGT}\{<c>\}\{<q>\}.<dt>\ <Qd>, <Qm>, <Qn> \\
\]

and is never the preferred disassembly.

Assembler symbols

\[
<Dm> \quad \text{Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.} \\
<Dn> \quad \text{Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.} \\
<Qm> \quad \text{Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as} \quad <Qm>^*2. \\
<Qn> \quad \text{Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as }<Qn>^*2. \\
<c> \quad \text{For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be} \quad \text{unconditional.} \\
\quad \text{For encoding T1: see Standard assembler syntax fields on page F2-2406.} \\
<\phi> \quad \text{See Standard assembler syntax fields on page F2-2406.} \\
<dt> \quad \text{Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following} \quad \text{values:} \\
\quad \text{F32 when sz = 0} \\
<Qd> \quad \text{Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as }<Qd>^*2. \\
<Qd> \quad \text{Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.} \\

Operation for all encodings

The description of VACGT gives the operational pseudocode for this instruction.
F6.1.27 VADD (floating-point)

Vector Add (floating-point) adds corresponding elements in two vectors, and places the results in the destination vector.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VADD}\{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm>
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VADD}\{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm>
\]

Decode for all variants of this encoding

if \( Q == '1' \&\& (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') \) then UNDEFINED;
if \( sz == '1' \) then UNDEFINED;
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

A2

Single-precision scalar variant

Applies when \( size == 10 \).

\[
\text{VADD}\{<c>\}{<q>}.F32 \{<Sd>,} <Sn>, <Sm>
\]

Double-precision scalar variant

Applies when \( size == 11 \).

\[
\text{VADD}\{<c>\}{<q>}.F64 \{<Dd>,} <Dn>, <Dm>
\]

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE;
case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12 11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 1 1 0</td>
<td>D 0</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 1 0</td>
<td>N Q M 0</td>
<td>Vm</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**
Applies when Q == 0.

\[
\text{VADD}\{<c>\}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
\]

**128-bit SIMD vector variant**
Applies when Q == 1.

\[
\text{VADD}\{<c>\}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
\]

**Decode for all variants of this encoding**
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12 11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 1 1 0</td>
<td>0</td>
<td>D 1 1</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 1 x</td>
<td>N 0 M 0</td>
<td>Vm</td>
</tr>
</tbody>
</table>

**Single-precision scalar variant**
Applies when size == 10.

\[
\text{VADD}\{<c>\}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
\]

**Double-precision scalar variant**
Applies when size == 11.

\[
\text{VADD}\{<c>\}{<q>}.F64 {<Dd>,} <Dn>, <Dm>
\]

**Decode for all variants of this encoding**
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D);  n = UInt(Vn:N);  m = UInt(M:Vm);
  when '11' esize = 64; d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);

**Assembler symbols**

\(<c>\)
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

\(<q>\)
See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
  F32 when sz = 0
<qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <qd>*2.
<qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <qn>*2.
<qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.
<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
  if advsimd then // Advanced SIMD instruction
    for r = 0 to regs-1
      for e = 0 to elements-1
        Elem[D[dr],e,esize] = FPAdd(Elem[D[nr],e,esize], Elem[D[mr],e,esize], StandardFPSCRValue());
  else // VFP instruction
    case esize of
      when 32
        S[d] = FPAdd(S[n], S[m], FPSCR);
      when 64
        D[d] = FPAdd(D[n], D[m], FPSCR);
**F6.1.28 VADD (integer)**

Vector Add (integer) adds corresponding elements in two vectors, and places the results in the destination vector.

Depending on settings in the CPACR, NSACR, and HCPTCR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**A1**

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 18 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-------------|-------------|-------------|-------|----|----|----|----|----|----|----|----|----|----|----|----|---|---|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | D | size | Vn | Vd | 1 | 0 | 0 | 0 | N | Q | M | 0 | Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VADD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

\[ esize = 8 << \text{UInt(size)}; \text{elements} = 64 \text{ DIV} esize; \]

\[ d = \text{UInt(D:Vd)}; n = \text{UInt(N:Vn)}; m = \text{UInt(M:Vm)}; \text{regs} = \text{if Q == '0' then 1 else 2}; \]

**T1**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | D | size | Vn | Vd | 1 | 0 | 0 | 0 | N | Q | M | 0 | Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VADD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

\[ esize = 8 << \text{UInt(size)}; \text{elements} = 64 \text{ DIV} esize; \]

\[ d = \text{UInt(D:Vd)}; n = \text{UInt(N:Vn)}; m = \text{UInt(M:Vm)}; \text{regs} = \text{if Q == '0' then 1 else 2}; \]

**Assembler symbols**

\(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.
</q>

<dtt>
Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
  I8     when size = 00
  I16    when size = 01
  I32    when size = 10
  I64    when size = 11
</dtt>

<qdd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <qdd>*2.
</qdd>

<qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <qn>*2.
</qn>

<qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.
</qm>

<qd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
</qd>

<qn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
</qn>

<qm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
</qm>

**Operation for all encodings**

```
if ConditionPassed() then
   EncodingSpecificOperations();  CheckAdvSIMDEnabled();
   for r = 0 to regs-1
     for e = 0 to elements-1
       Elem[D[d+r],e,esize] = Elem[D[n+r],e,esize] + Elem[D[m+r],e,esize];
```
F6.1.29 VADDHN

Vector Add and Narrow, returning High Half adds corresponding elements in two quadword vectors, and places the most significant half of each result in a doubleword vector. The results are truncated. For rounded results, see VRADDHN.

The operand elements can be 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

### A1

![A1 variant](image)

**VADDHN{<c>}{<q>}.<dt> <Dd>, <Qn>, <Qm>**

**Decode for this encoding**

- if size == '11' then SEE "Related encodings";
- if Vn<0> == '1' ||Vm<0> == '1' then UNDEFINED;
- esize = 8 << UInt(size); elements = 64 DIV esize;
- d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

### T1

![T1 variant](image)

**VADDHN{<c>}{<q>}.<dt> <Dd>, <Qn>, <Qm>**

**Decode for this encoding**

- if size == '11' then SEE "Related encodings";
- if Vn<0> == '1' ||Vm<0> == '1' then UNDEFINED;
- esize = 8 << UInt(size); elements = 64 DIV esize;
- d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

**Notes for all encodings**

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
- For encoding T1: see Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
dt> Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
I16  when size = 00
I32  when size = 01
I64  when size = 10

Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        result = Elem[Qin[n>>1],e,2*esize] + Elem[Qin[m>>1],e,2*esize];
        Elem[D[d],e,esize] = result<2*esize-1:esize>;
```

F6.1.30 VADDL

Vector Add Long adds corresponding elements in two doubleword vectors, and places the results in a quadword vector. Before adding, it sign-extends or zero-extends the elements of both operands.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 0 1 | U 1 D | l=11 | Vn | Vd | 0 0 0 | N | 0 | Vm |

**A1 variant**

VADDL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if Vd<> == '1' || (op == '1' && Vn<> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vaddw = (op == '1');
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

| 15 14 13 12|11 10 9 8|7 6 5 4 |3 0 |
|---|---|---|---|---|
| 1 1 1 | U 1 1 1 1 | D | l=11 | Vn | Vd | 0 0 0 | N | 0 | M | Vm |

**T1 variant**

VADDL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if Vd<> == '1' || (op == '1' && Vn<> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vaddw = (op == '1');
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

**Notes for all encodings**

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

**Assembler symbols**

<>

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<op>

See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the second operand vector, encoded in the "U:size" field. It can have the following values:
  S8 when U = 0, size = 00
  S16 when U = 0, size = 01
  S32 when U = 0, size = 10
  U8 when U = 1, size = 00
  U16 when U = 1, size = 01
  U32 when U = 1, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for e = 0 to elements-1
    if is_vaddw then
      op1 = Int(Elem[Qin[n>>1],e,2*esize], unsigned);
    else
      op1 = Int(Elem[Din[n],e,esize], unsigned);
    result = op1 + Int(Elem[Din[m],e,esize],unsigned);
    Elem[Q[d>>1],e,2*esize] = result<2*esize-1:0>;
  
_qis10775_
F6.1.31   VADDW

Vector Add Wide adds corresponding elements in one quadword and one doubleword vector, and places the results in a quadword vector. Before adding, it sign-extends or zero-extends the elements of the doubleword operand.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{ccccccccccccc}
\end{array}
\]

\[
\begin{array}{ccccccccccccc}
1 & 1 & 1 & 0 & 0 & 1 & U & 1 & D & l=11 & Vn & Vd & 0 & 0 & 0 & 1 & N & 0 & M & 0 & Vm
\end{array}
\]

A1 variant

VADDW{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' || (op == '1' && Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vaddw = (op == '1');
d = UInt(D|Vd); n = UInt(N|Vn); m = UInt(M|Vm);

T1

\[
\begin{array}{ccccccccccccc}
| 15 & 14 & 13 | 12 | 11 & 10 & 9 & 8 | 7 & 6 & 5 & 4 | 3 & 0 | 15 & 12 | 11 & 10 & 9 & 8 | 7 & 6 & 5 & 4 | 3 & 0 |
\end{array}
\]

\[
\begin{array}{ccccccccccccc}
1 & 1 & 1 & U & 1 & 1 & 1 & 1 & D & l=11 & Vn & Vd & 0 & 0 & 0 & 1 & N & 0 & M & 0 & Vm
\end{array}
\]

T1 variant

VADDW{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' || (op == '1' && Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vaddw = (op == '1');
d = UInt(D|Vd); n = UInt(N|Vn); m = UInt(M|Vm);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the second operand vector, encoded in the "U:size" field. It can have the following values:

- **S8** when \( U = 0 \), \( \text{size} = 00 \)
- **S16** when \( U = 0 \), \( \text{size} = 01 \)
- **S32** when \( U = 0 \), \( \text{size} = 10 \)
- **U8** when \( U = 1 \), \( \text{size} = 00 \)
- **U16** when \( U = 1 \), \( \text{size} = 01 \)
- **U32** when \( U = 1 \), \( \text{size} = 10 \)

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>*2\).

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>*2\).

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        if is_vaddw then
            op1 = Int(Elem<Qin[n>>1],e,2*esize], unsigned);
        else
            op1 = Int(Elem[Din[n],e,esize], unsigned);
        result = op1 + Int(Elem[Din[m],e,esize],unsigned);
        Elem<Q[d>>1],e,2*esize] = result<2*esize-1:0>;
```

F6.1.32  VAND (immediate)

Vector Bitwise AND (immediate) performs a bitwise AND between a register value and an immediate value, and returns the result into the destination vector.

This instruction is a pseudo-instruction of the VBIC (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of VBIC (immediate).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VBIC (immediate) gives the operational pseudocode for this instruction.

### 64-bit SIMD vector variant

Applies when Q == 0.

VAND{<c>}{<q>}.<dt> {<Dd>,} <Dd>, #<imm>

is equivalent to

VBIC{<c>}{<q>}.<dt> <Dd>, #~<imm>

and is never the preferred disassembly.

### 128-bit SIMD vector variant

Applies when Q == 1.

VAND{<c>}{<q>}.<dt> {<Qd>,} <Qd>, #<imm>

is equivalent to

VBIC{<c>}{<q>}.<dt> <Qd>, #~<imm>

and is never the preferred disassembly.

### T1

#### 64-bit SIMD vector variant

Applies when Q == 0.

VAND{<c>}{<q>}.<dt> {<Dd>,} <Dd>, #<imm>

is equivalent to

VBIC{<c>}{<q>}.<dt> <Dd>, #~<imm>

and is never the preferred disassembly.
128-bit SIMD vector variant

Applies when $Q = 1$.

\[ \text{VAND}\{<c>\}{<q>}.<dt> \{<Qd>,} <Qd>, #<imm> \]

is equivalent to

\[ \text{VBIC}\{<c>\}{<q>}.<dt> <Qd>, #~<imm> \]

and is never the preferred disassembly.

Assembler symbols

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- `<q>` See Standard assembler syntax fields on page F2-2406.

- `<dt>` The data type used for `<imm>`. It can be either I16 or I32. I8, I64, and F32 are also permitted, but the resulting syntax is a pseudo-instruction.

- `<Qd>` Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>^2`.

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- `<imm>` Is a constant of the type specified by `<dt>` that is replicated to fill the destination register. For details of the range of constants available and the encoding of `<dt>` and `<imm>`, see Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423.

Operation for all encodings

The description of VBIC (immediate) gives the operational pseudocode for this instruction.
F6.1.33   VAND (register)

Vector Bitwise AND (register) performs a bitwise AND operation between two registers, and places the result in the destination register.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 0 | 1 1 1 1 0 0 0 1 | 0 | 0 0 1 | N | Q | M | 1 | Vm |
|-------------|-------------|-------------|-------|-------|--------|-------|------|--------------|--------------|------|

64-bit SIMD vector variant

Applies when Q == 0.

VAND{c}{q}{<dt>} {<Dd>,} {<Dn>,} <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VAND{c}{q}{<dt>} {<Qd>,} {<Qn>,} <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13|12|11 10 9 8|7 6 5 4|3 0 | 1 1 1 1 0 | 0 | 0 0 1 | N | Q | M | 1 | Vm |
|-------------|-------|--------|-------|------|--------------|--------------|------|

64-bit SIMD vector variant

Applies when Q == 0.

VAND{c}{<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VAND{c}{<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
See Standard assembler syntax fields on page F2-2406.

An optional data type. It is ignored by assemblers, and does not affect the encoding.

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = D[n+r] AND D[m+r];
F6.1.34 VBI(C (immediate))

Vector Bitwise Bit Clear (immediate) performs a bitwise AND between a register value and the complement of an immediate value, and returns the result into the destination vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instruction VAND (immediate). The pseudo-instruction is never the preferred disassembly.

A1

64-bit SIMD vector variant
Applies when Q == 0.
VBI<C>{<c>}{<q>}.<dt> {<Dd>,} <Dd>, #<imm>

128-bit SIMD vector variant
Applies when Q == 1.
VBI<C>{<c>}{<q>}.<dt> {<Qd>,} <Qd>, #<imm>

Decode for all variants of this encoding
if cmode<0> == '0' || cmode<3:2> == '11' then SEE "Related encodings";
if Q == '1' & Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('1', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant
Applies when Q == 0.
VBI<C>{<c>}{<q>}.<dt> {<Dd>,} <Dd>, #<imm>

128-bit SIMD vector variant
Applies when Q == 1.
VBI<C>{<c>}{<q>}.<dt> {<Qd>,} <Qd>, #<imm>

Decode for all variants of this encoding
if cmode<0> == '0' || cmode<3:2> == '11' then SEE "Related encodings";
if Q == '1' & Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('1', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;
Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VAND (immediate)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

<
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
The data type used for <imm>. It can be either I16, I32, I64, and I8 are also permitted, but the resulting syntax is a pseudo-instruction.

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<imm>
Is a constant of the type specified by <dt> that is replicated to fill the destination register. For details of the range of constants available and the encoding of <dt> and <imm>, see Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = D[d+r] AND NOT(imm64);
F6.1.35 VBIC (register)

Vector Bitwise Bit Clear (register) performs a bitwise AND between a register value and the complement of a register value, and places the result in the destination register.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|--|--|--|--|--|--|--|--|
| 1 1 1 0 |0 0 |D 0 |1 |Vn |Vd |0 0 0 1 |N Q M |1 |Vm |

64-bit SIMD vector variant
Applies when Q == 0.

VBIC{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant
Applies when Q == 1.

VBIC{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

_decode for all variants of this encoding_

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

\[ d = \text{UInt}(D; Vd); n = \text{UInt}(N; Vn); m = \text{UInt}(M; Vm); \text{regs} = \text{if Q == '0' then 1 else 2}; \]

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|--|--|--|--|--|--|--|--|
| 1 1 1 0 |1 1 1 0 |D 0 |1 |Vn |Vd |0 0 0 1 |N Q M |1 |Vm |

64-bit SIMD vector variant
Applies when Q == 0.

VBIC{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant
Applies when Q == 1.

VBIC{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

_decode for all variants of this encoding_

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

\[ d = \text{UInt}(D; Vd); n = \text{UInt}(N; Vn); m = \text{UInt}(M; Vm); \text{regs} = \text{if Q == '0' then 1 else 2}; \]

Assembler symbols

<>

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.
See Standard assembler syntax fields on page F2-2406.

An optional data type. It is ignored by assemblers, and does not affect the encoding.

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = D[n+r] AND NOT(D[m+r]);
```
F6.1.36 VBIF

Vector Bitwise Insert if False inserts each bit from the first source register into the destination register if the corresponding bit of the second source register is 0, otherwise leaves the bit in the destination register unchanged.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 16 | 15 12 11 10 9 8 7 6 5 4 3 0 |
|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|------|
| 1 1 1 0 0 1 1 0 | D | 1 1 | Vn | Vd | 0 0 0 1 | N | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VBIF{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VBIF{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if op == '00' then SEE VEOR;
if op == '01' then operation = VB1tOps_VBSL;
if op == '10' then operation = VB1tOps_VBIT;
if op == '11' then operation = VB1tOps_VBIF;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12 | 11 10 9 8 7 6 5 4 3 | 0 | 15 12 | 11 10 9 8 7 6 5 4 3 0 |
|-------------|-------------|------|------|------|------|------|------|------|------|------|------|------|------|
| 1 1 1 1 1 1 1 | 0 | D | 1 1 | Vn | Vd | 0 0 0 1 | N | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VBIF{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VBIF{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if op == '00' then SEE VEOR;
if op == '01' then operation = VB1tOps_VBSL;
if op == '10' then operation = VB1tOps_VBIT;
if op == '11' then operation = VB1tOps_VBIF;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

An optional data type. It is ignored by assemblers, and does not affect the encoding.

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

```plaintext
enumeration VBitOps {VBitOps_VBIF, VBitOps_VBIT, VBitOps_VBSL};

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        case operation of
            when VBitOps_VBIF  D[d+r] = (D[d+r] AND D[m+r]) OR (D[n+r] AND NOT(D[m+r]));
            when VBitOps_VBIT  D[d+r] = (D[n+r] AND D[m+r]) OR (D[d+r] AND NOT(D[m+r]));
            when VBitOps_VBSL  D[d+r] = (D[n+r] AND D[d+r]) OR (D[m+r] AND NOT(D[d+r]));
```

```bash
_iss10775
```
F6.1.37  VBIT

Vector Bitwise Insert if True inserts each bit from the first source register into the destination register if the corresponding bit of the second source register is 1, otherwise leaves the bit in the destination register unchanged.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 0 |
| 1 1 1 0 0 1 |1 0| D 1 0 | Vn | Vd | 0 0 0 1 | N | Q | M 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VBIT{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VBIT{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if op == '00' then SEE VEOR;
if op == '01' then operation = VBitOps_VBSL;
if op == '10' then operation = VBitOps_VBIT;
if op == '11' then operation = VBitOps_VBIF;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8|7 6 5 4|3 0 |15 12|11 10 9 8|7 6 5 4|3 0 |
| 1 1 1 1 1 1 1 0 |D 1 0 | Vn | Vd | 0 0 0 1 | N | Q | M 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VBIT{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VBIT{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if op == '00' then SEE VEOR;
if op == '01' then operation = VBitOps_VBSL;
if op == '10' then operation = VBitOps_VBIT;
if op == '11' then operation = VBitOps_VBIF;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

&q> See Standard assembler syntax fields on page F2-2406.

<dt> An optional data type. It is ignored by assemblers, and does not affect the encoding.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

```
operation VBitOps {VBitOps_VBIF, VBitOps_VBIT, VBitOps_VBSL};
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        case operation of
            when VBitOps_VBIF  D[d+r] = (D[d+r] AND D[m+r]) OR (D[n+r] AND NOT(D[m+r]));
            when VBitOps_VBIT  D[d+r] = (D[n+r] AND D[m+r]) OR (D[d+r] AND NOT(D[m+r]));
            when VBitOps_VBSL  D[d+r] = (D[n+r] AND D[d+r]) OR (D[m+r] AND NOT(D[d+r]));
```

_iss10775
_iss10775
VBSL

Vector Bitwise Select sets each bit in the destination to the corresponding bit from the first source operand when the original destination bit was 1, otherwise from the second source operand.

Depending on settings in the CPACR, NSACR, and HCPRTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

### 64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VBSL}\{<c>\}{<q>\{.<dt>} {<Dd>,} <Dn>, <Dm>}
\]

### 128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VBSL}\{<c>\}{<q>\{.<dt>} {<Qd>,} <Qn>, <Qm>}
\]

#### Decode for all variants of this encoding

- if \( Q = '1' \) && \( \text{Vd}<0> = '1' \) || \( \text{Vn}<0> = '1' \) || \( \text{Vm}<0> = '1' \) then UNDEFINED;
- if op == '00' then SEE VEOR;
- if op == '01' then operation = VBitOps_VBSL;
- if op == '10' then operation = VBitOps_VBIT;
- if op == '11' then operation = VBitOps_VBIF;
- \( d = \text{UInt}(D:\text{Vd}); \) \( n = \text{UInt}(N:\text{Vn}); \) \( m = \text{UInt}(M:\text{Vm}); \) \( \text{regs} = \text{if} \ Q = '0' \ \text{then} \ 1 \ \text{else} \ 2; \)

### 64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VBSL}\{<c>\}{<q>\{.<dt>} {<Dd>,} <Dn>, <Dm>}
\]

### 128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VBSL}\{<c>\}{<q>\{.<dt>} {<Qd>,} <Qn>, <Qm>}
\]

#### Decode for all variants of this encoding

- if \( Q = '1' \) && \( \text{Vd}<0> = '1' \) || \( \text{Vn}<0> = '1' \) || \( \text{Vm}<0> = '1' \) then UNDEFINED;
- if op == '00' then SEE VEOR;
- if op == '01' then operation = VBitOps_VBSL;
- if op == '10' then operation = VBitOps_VBIT;
- if op == '11' then operation = VBitOps_VBIF;
- \( d = \text{UInt}(D:\text{Vd}); \) \( n = \text{UInt}(N:\text{Vn}); \) \( m = \text{UInt}(M:\text{Vm}); \) \( \text{regs} = \text{if} \ Q = '0' \ \text{then} \ 1 \ \text{else} \ 2; \)
Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.
</c>

<q>
See Standard assembler syntax fields on page F2-2406.
</q>

<dt>
An optional data type. It is ignored by assemblers, and does not affect the encoding.
</dt>

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
</Qd>

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
</Qn>

<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
</Qm>

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
</Dd>

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
</Dn>

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
</Dm>

Operation for all encodings

```
enumeration VBitOps {VBitOps_VBIF, VBitOps_VBIT, VBitOps_VBSL};

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        case operation of
            when VBitOps_VBIF  D[d+r] = (D[d+r] AND D[m+r]) OR (D[n+r] AND NOT(D[m+r]));
            when VBitOps_VBIT  D[d+r] = (D[n+r] AND D[m+r]) OR (D[d+r] AND NOT(D[m+r]));
            when VBitOps_VBSL  D[d+r] = (D[n+r] AND D[d+r]) OR (D[m+r] AND NOT(D[d+r]));
```

F6.1.39  VCEQ (immediate #0)

Vector Compare Equal to Zero takes each element in a vector, and compares it with zero. If it is equal to zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit integers. There is no distinction between signed and unsigned integers.
- 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28]27 26 25 24]23 22 21 20]19 18 17 16]15 12]11 10 9 8]7 6 5 4]3 0 | 1 1 1 0 0 1 1 1 | D 1 1 size 0 1 | Vd 0 F 0 1 0 Q M 0 Vm
```

64-bit SIMD vector variant

Applies when Q == 0.

```
VCEQ{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector variant

Applies when Q == 1.

```
VCEQ{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0
```

Decode for all variants of this encoding

```
if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

T1

```
[15 14 13 12]11 10 9 8]7 6 5 4]3 2 1 0]15 12]11 10 9 8]7 6 5 4]3 0 | 1 1 1 1 1 1 1 | D 1 1 size 0 1 | Vd 0 F 0 1 0 Q M 0 Vm
```

64-bit SIMD vector variant

Applies when Q == 0.

```
VCEQ{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector variant

Applies when Q == 1.

```
VCEQ{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0
```
Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols
<>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<op>
See Standard assembler syntax fields on page F2-2406.
<dt>
Is the data type for the elements of the operands, encoded in the "F:size" field. It can have the following values:
I8 when F = 0, size = 00
I16 when F = 0, size = 01
I32 when F = 0, size = 10
F32 when F = 1, size = 10
<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                bits(esize) zero = FPZero('0');
                test_passed = FPCompareEQ(Elem[D[m+r],e,esize], zero, StandardFPSCRValue());
            else
                test_passed = (Elem[D[m+r],e,esize] == Zeros(esize));
                Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.40  VCEQ (register)

Vector Compare Equal takes each element in a vector, and compares it with the corresponding element of a second vector. If they are equal, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

• 8-bit, 16-bit, or 32-bit integers. There is no distinction between signed and unsigned integers.
• 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 0 1 1</td>
<td>0 D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 0 0</td>
<td>N Q M 1</td>
</tr>
</tbody>
</table>
```

64-bit SIMD vector variant

Applies when Q == 0.

\[ \text{VCEQ} \{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VCEQ} \{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm> \]

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
int_operation = TRUE;  esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

A2

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 0 1 1</td>
<td>0 D</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 1 0</td>
<td>N Q M 0</td>
</tr>
</tbody>
</table>
```

64-bit SIMD vector variant

Applies when Q == 0.

\[ \text{VCEQ} \{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VCEQ} \{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm> \]
**Decode for all variants of this encoding**

```
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
int_operation = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

### T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 0</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 0 0</td>
<td>N</td>
<td>Q</td>
<td>M</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VCEQ{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

### 128-bit SIMD vector variant

Applies when Q == 1.

VCEQ{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

**Decode for all variants of this encoding**

```
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
int_operation = TRUE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

### T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 0</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 0 0</td>
<td>N</td>
<td>Q</td>
<td>M</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VCEQ{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

### 128-bit SIMD vector variant

Applies when Q == 1.

VCEQ{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

**Decode for all variants of this encoding**

```
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
int_operation = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```
Assembler symbols

<c>
For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
For encoding A1 and T1: is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

- I8 when size = 00
- I16 when size = 01
- I32 when size = 10

For encoding A2 and T2: is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

- F32 when sz = 0

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations(); CheckAdvSIMDEnabled();
   for r = 0 to regs-1
       for e = 0 to elements-1
           op1 = Elem[D[n+r],e,esize]; op2 = Elem[D[m+r],e,esize];
           if int_operation then
               test_passed = (op1 == op2);
           else
               test_passed = FPCompareEQ(op1, op2, StandardFPSCRValue());
           Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.41   **VCGE (Immediate #0)**

Vector Compare Greater Than or Equal to Zero takes each element in a vector, and compares it with zero. If it is greater than or equal to zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support on page G1-3881*.

**A1**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Vd</td>
<td>0</td>
<td>F</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when $Q = 0$.

$VCGE\{<c>\}{<q>}.<dt> \{<Dd>,} <Dm>, \#0$

**128-bit SIMD vector variant**

Applies when $Q = 1$.

$VCGE\{<c>\}{<q>}.<dt> \{<Qd>,} <Qm>, \#0$

**Decode for all variants of this encoding**

- if $size = '11' \vert \vert (F == '1') \&\& size != '10'$ then UNDEFINED;
- if $Q == '1' \&\& (Vd<0> == '1' \vert \vert Vm<0> == '1')$ then UNDEFINED;
- floating_point = (F == '1')
- esize = 8 << UInt(size);
- elements = 64 DIV esize;
- d = UInt(D:Vd);
- m = UInt(M:Vm);
- regs = if $Q == '0'$ then 1 else 2;

**T1**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Vd</td>
<td>0</td>
<td>F</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when $Q = 0$.

$VCGE\{<c>\}{<q>}.<dt> \{<Dd>,} <Dm>, \#0$

**128-bit SIMD vector variant**

Applies when $Q = 1$.

$VCGE\{<c>\}{<q>}.<dt> \{<Qd>,} <Qm>, \#0$
Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
usize = 8 << UInt(size); elements = 64 DIV usize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols
<o> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the operands, encoded in the "F:size" field. It can have the following values:
S8 when F = 0, size = 00
S16 when F = 0, size = 01
S32 when F = 0, size = 10
F32 when F = 1, size = 10
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Om> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings
if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      if floating_point then
        bits(usize) zero = FPZero('0');
        test_passed = FPCompareGE(Elem[D[m+r],e,esize], zero, StandardFPSCRValue());
      else
        test_passed = (SInt(Elem[D[m+r],e,esize]) >= 0);
      Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.42 VCGE (register)

Vector Compare Greater Than orEqual takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is greater than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.
- 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instruction VCLE (register). The pseudo-instruction is never the preferred disassembly.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4 3 0 |
|-------------|-------------|-------------|---|---|---|---|---|
| 1 1 1 1 0 0 1 U 0 D| size | Vn | Vd | 0 0 1 1 | N | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VCGE{<c>}{<q>}.{<dt> {<Dd>}, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCGE{<c>}{<q>}.{<dt> {<Qd>}, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
type = if U == '1' then VCGEtype_unsigned else VCGEtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

A2

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4 3 0 |
|-------------|-------------|-------------|---|---|---|---|---|
| 1 1 1 1 0 0 1 D 0 | size | Vn | Vd | 1 1 1 0 | N | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VCGE{<c>}{<q>}.{<dt> {<Dd>}, }<Dn>, <Dm>
128-bit SIMD vector variant

Applies when Q = 1.

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '1' then UNDEFINED;
type = VCGEtype_fp;
esize = 32; elements = 2;
d = UInt(D:Vd);
n = UInt(N:Vn);
m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q = 0.

VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q = 1.

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
type = if U == '1' then VCGEtype_unsigned else VCGEtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd);
n = UInt(N:Vn);
m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

T2

|15 14 13 12|11 10 9 8|7 6 5 4|3 |0|15|12|11 10 9 8|7 6 5 4|3 |0|
|---|---|---|---|---|---|---|---|---|---|
|1|1|1|1|1|1|0|D|sz|Vn|Vd|1|1|0|N|Q|M|0|Vm|

64-bit SIMD vector variant

Applies when Q = 0.

VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q = 1.

VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
type = VCGEtype_fp;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCLE (register)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

<ct> For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.
<ct> See Standard assembler syntax fields on page F2-2406.
<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
S8 when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10
For encoding A2 and T2: is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

enumeration VCGEtype {VCGEtype_signed, VCGEtype_unsigned, VCGEtype_fp};

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r],e,esize];  op2 = Elem[D[m+r],e,esize];
            case type of
                when VCGEtype_signed    test_passed = (SInt(op1) >= SInt(op2));

Pseudo-instruction is preferred when
VCLE (register) Never
when VCGEtype_unsigned  test_passed = (UInt(op1) >= UInt(op2));
when VCGEtype_fp        test_passed = FPCompareGE(op1, op2, StandardFPSCRValue());
Elem[D+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.43   VCGT (immediate #0)

Vector Compare Greater Than Zero takes each element in a vector, and compares it with zero. If it is greater than zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

• 8-bit, 16-bit, or 32-bit signed integers.
• 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when Q == 0.

\[ \text{VCGT} \{<c>\}{<q>}.<dt> \{<Dd>,} <Dm>, #0 \]

128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VCGT} \{<c>\}{<q>}.<dt> \{<Qd>,} <Qm>, #0 \]

Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant

Applies when Q == 0.

\[ \text{VCGT} \{<c>\}{<q>}.<dt> \{<Dd>,} <Dm>, #0 \]

128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VCGT} \{<c>\}{<q>}.<dt> \{<Qd>,} <Qm>, #0 \]
Decode for all variants of this encoding

if size == '11' || (F == '1' & size != '10') then UNDEFINED;
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<o>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<dt>  Is the data type for the elements of the operands, encoded in the "F:size" field. It can have the following values:
  S8   when F = 0, size = 00
  S16  when F = 0, size = 01
  S32  when F = 0, size = 10
  F32  when F = 1, size = 10

<Qd>  Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>  Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>  Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                bits(esize) zero = FPZero('0');
                test_passed = FPCompareGT(Elem[D[m+r],e,esize], zero, StandardFPSCRValue());
            else
                test_passed = (SInt(Elem[D[m+r],e,esize]) > 0);
            Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.44  VCGT (register)

Vector Compare Greater Than takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is greater than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.
- 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instruction VCLT (register). The pseudo-instruction is never the preferred disassembly.

A1

64-bit SIMD vector variant

Applies when Q == 0.

VCGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCGT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
type = if U == '1' then VCGTtype_unsigned else VCGTtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

A2

64-bit SIMD vector variant

Applies when Q == 0.

VCGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
128-bit SIMD vector variant

Applies when Q == 1.

\text{VCGT\{<c>\}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>}

Decode for all variants of this encoding

- if Q == '1' \&\&( Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
- if sz == '1' then UNDEFINED;
- type = VCGT\_type\_fp;
- esize = 32; elements = 2;
- d = UInt(D:Vd);
- n = UInt(N:Vn);
- m = UInt(M:Vm);
- regs = if Q == '0' then 1 else 2;

T1

\begin{verbatim}
1 1 1 1 1 1 1 0 D size Vn Vd 0 0 1 1 N Q M 0 Vm
\end{verbatim}

64-bit SIMD vector variant

Applies when Q == 0.

\text{VCGT\{<c>\}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>}

128-bit SIMD vector variant

Applies when Q == 1.

\text{VCGT\{<c>\}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>}

Decode for all variants of this encoding

- if Q == '1' \&\&( Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
- if sz == '1' then UNDEFINED;
- type = if U == '1' then VCGT\_type\_unsigned else VCGT\_type\_signed;
- esize = 8 << UInt(size);
- elements = 64 DIV esize;
- d = UInt(D:Vd);
- n = UInt(N:Vn);
- m = UInt(M:Vm);
- regs = if Q == '0' then 1 else 2;

T2

\begin{verbatim}
1 1 1 1 1 1 0 D size Vn Vd 1 1 1 0 N Q M 0 Vm
\end{verbatim}

64-bit SIMD vector variant

Applies when Q == 0.

\text{VCGT\{<c>\}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>}

128-bit SIMD vector variant

Applies when Q == 1.

\text{VCGT\{<c>\}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>}

\text{\_iss10775}

\text{\_iss10775}
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
type = VCGTtype_fp;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCLT (register)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

<q> For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.
<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
S8 when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10
For encoding A2 and T2: is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

equation VCGTtype {VCGTtype_signed, VCGTtype_unsigned, VCGTtype_fp};
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r],e,esize];  op2 = Elem[D[m+r],e,esize];
            case type of
                when VCGTtype_signed test_passed = (SInt(op1) > SInt(op2));
when VCGTtype_unsigned  test_passed = (UInt(op1) > UInt(op2));
when VCGTtype_fp         test_passed = FPCompareGT(op1, op2, StandardFPSCRValue());
Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.45   VCLE (Immediate #0)

Vector Compare Less Than or Equal to Zero takes each element in a vector, and compares it with zero. If it is less than or equal to zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 0 1 1 1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>0</td>
<td>1</td>
<td>Vd</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCLE{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0

128-bit SIMD vector variant

Applies when Q == 1.

VCLE{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>0</td>
<td>1</td>
<td>Vd</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCLE{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0

128-bit SIMD vector variant

Applies when Q == 1.

VCLE{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0
Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<e>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
     For encoding T1: see Standard assembler syntax fields on page F2-2406.
<q>  See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the operands, encoded in the "F:size" field. It can have the following values:
      S8  when F = 0, size = 00
      S16 when F = 0, size = 01
      S32 when F = 0, size = 10
      F32 when F = 1, size = 10
<qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <qd>*2.
<qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.
<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                bits(esize) zero = FPZero('0');
                test_passed = FPCompareGE(zero, Elem[D[m+r],e,esize], StandardFPSCRValue());
            else
                test_passed = (SInt(Elem[D[m+r],e,esize]) <= 0);
            Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
F6.1.46   VCLE (register)

Vector Compare Less Than or Equal takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is less than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This instruction is a pseudo-instruction of the VCGE (register) instruction. This means that:

- The encodings in this description are named to match the encodings of VCGE (register).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VCGE (register) gives the operational pseudocode for this instruction.

A1

<table>
<thead>
<tr>
<th>[31 30 29 28] [27 26 25 24] [23 22 21 20]</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vn</td>
<td>Vd</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>N</td>
<td>Q</td>
<td>M</td>
<td>1</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to

VCGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.

VCLE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
is equivalent to

VCGE{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>
and is never the preferred disassembly.

A2

<table>
<thead>
<tr>
<th>[31 30 29 28] [27 26 25 24] [23 22 21 20]</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vn</td>
<td>Vd</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>N</td>
<td>Q</td>
<td>M</td>
<td>0</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to

VCGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
and is never the preferred disassembly.
**128-bit SIMD vector variant**

Applies when \( Q = 1 \).

\[ \text{VCLE} \{<c>\}<q>.<dt> \{<d>,<n>,<m> \} \]

is equivalent to

\[ \text{VCGE} \{<c>\}<q>.<dt> \{<d>,<m>,<n> \} \]

and is never the preferred disassembly.

**T1**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 U</td>
<td>1 1 1 1 0</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
</tr>
</tbody>
</table>
```

**64-bit SIMD vector variant**

Applies when \( Q = 0 \).

\[ \text{VCLE} \{<c>\}<q>.<dt> \{<d>,<n>,<m> \} \]

is equivalent to

\[ \text{VCGE} \{<c>\}<q>.<dt> \{<d>,<m>,<n> \} \]

and is never the preferred disassembly.

**128-bit SIMD vector variant**

Applies when \( Q = 1 \).

\[ \text{VCLE} \{<c>\}<q>.<dt> \{<d>,<n>,<m> \} \]

is equivalent to

\[ \text{VCGE} \{<c>\}<q>.<dt> \{<d>,<m>,<n> \} \]

and is never the preferred disassembly.

**T2**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 1 1 1 0</td>
<td>D</td>
<td>sz</td>
<td>Vn</td>
</tr>
</tbody>
</table>
```

**64-bit SIMD vector variant**

Applies when \( Q = 0 \).

\[ \text{VCLE} \{<c>\}<q>.<dt> \{<d>,<n>,<m> \} \]

is equivalent to

\[ \text{VCGE} \{<c>\}<q>.<dt> \{<d>,<m>,<n> \} \]

and is never the preferred disassembly.

**128-bit SIMD vector variant**

Applies when \( Q = 1 \).
VCLE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

is equivalent to

VCGE{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>

and is never the preferred disassembly.

**Assembler symbols**

- `<Dm>` Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- `<Dn>` Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- `<Qm>` Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>*2.`
- `<Qn>` Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as `<Qn>*2.`
- `<c>` For encoding A1 and A2: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  For encoding T1 and T2: see *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<dt>` For encoding A1 and T1: is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
  - `S8` when `U = 0, size = 00`
  - `S16` when `U = 0, size = 01`
  - `S32` when `U = 0, size = 10`
  - `U8` when `U = 1, size = 00`
  - `U16` when `U = 1, size = 01`
  - `U32` when `U = 1, size = 10`
  For encoding A2 and T2: is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
  - `F32` when `sz = 0`

- `<Qd>` Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.`
- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

**Operation for all encodings**

The description of `VCGE (register)` gives the operational pseudocode for this instruction.
F6.1.47 VCLS

Vector Count Leading Sign Bits counts the number of consecutive bits following the topmost bit, that are the same as the topmost bit, in each element in a vector, and places the results in a second vector. The count does not include the topmost bit itself.

The operand vector elements can be any one of 8-bit, 16-bit, or 32-bit signed integers.

The result vector elements are the same data type as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12 11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>D</td>
<td>1 1</td>
<td>size</td>
<td>0 0</td>
<td>Vd</td>
<td>0 1 0 0 0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCLS{<c>}{<q>},<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCLS{<c>}{<q>},<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 2 1 0 | 15 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 1 1 1 1 1 1 1 1 | D | 1 1 | size | 0 0 | Vd | 0 1 0 0 0 | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VCLS{<c>}{<q>},<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCLS{<c>}{<q>},<dt> <Qd>, <Qm>
Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
S8 when size = 00
S16 when size = 01
S32 when size = 10
The encoding size = 11 is reserved.

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      Elem[D[d+r],e,esize] = CountLeadingSignBits(Elem[D[m+r],e,esize]<esize-1:0>);
F6.1.48   VCLT (immediate #0)

Vector Compare Less Than Zero takes each element in a vector, and compares it with zero. If it is less than zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 32-bit floating-point numbers.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 1 1 0 |0 1 1 1 |D 1 1 |size |0 1 | Vd |0 F |1 0 0 |Q M 0 |Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VCLT{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0

128-bit SIMD vector variant

Applies when Q == 1.

VCLT{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vm<0> == '1' || Vd<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 2 1 0|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 1 1 1 |1 1 1 1 |D 1 1 |size |0 1 | Vd |0 F |1 0 0 |Q M 0 |Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VCLT{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0

128-bit SIMD vector variant

Applies when Q == 1.

VCLT{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0
Decode for all variants of this encoding

if size == '11' || (F == '1' & size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols
<..> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<..> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the operands, encoded in the "F:size" field. It can have the following values:
   S8 when F = 0, size = 00
   S16 when F = 0, size = 01
   S32 when F = 0, size = 10
   F32 when F = 1, size = 10
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dr> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Qm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings
if ConditionPassed() then
   EncodingSpecificOperations(); CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         if floating_point then
            bits(esize) zero = FPZero('0');
            test_passed = FPCompareGT(zero, Elem[D[m+r],e,esize], StandardFPSCRValue());
         else
            test_passed = (SInt(Elem[D[m+r],e,esize]) < 0);
         Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
## F6.1.49 VCLT (register)

Vector Compare Less Than takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This instruction is a pseudo-instruction of the VCGT (register) instruction. This means that:

- The encodings in this description are named to match the encodings of VCGT (register).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VCGT (register) gives the operational pseudocode for this instruction.

### 64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VCLT}\{<c>\}{<q>}.<dt> \{<Dd>, \}<Dm>, <Dn>
\]

is equivalent to

\[
\text{VCGT}\{<c>\}{<q>}.<dt> <Dd>, <Dm>, <Dn>
\]

and is never the preferred disassembly.

### 128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VCLT}\{<c>\}{<q>}.<dt> \{<Qd>, \}<Qm>, <Qn>
\]

is equivalent to

\[
\text{VCGT}\{<c>\}{<q>}.<dt> <Qd>, <Qm>, <Qn>
\]

and is never the preferred disassembly.

### 64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VCLT}\{<c>\}{<q>}.<dt> \{<Dd>, \}<Dm>, <Dn>
\]

is equivalent to

\[
\text{VCGT}\{<c>\}{<q>}.<dt> <Dd>, <Dm>, <Dn>
\]

and is never the preferred disassembly.
128-bit SIMD vector variant

Applies when Q == 1.

\[ VCLT\{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm> \]

is equivalent to

\[ VCGT\{<c>\}{<q>}.<dt> <Qd>, <Qm>, <Qn> \]

and is never the preferred disassembly.

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

\[ VCLT\{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm> \]

is equivalent to

\[ VCGT\{<c>\}{<q>}.<dt> <Dd>, <Dm>, <Dn> \]

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.

\[ VCLT\{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm> \]

is equivalent to

\[ VCGT\{<c>\}{<q>}.<dt> <Qd>, <Qm>, <Qn> \]

and is never the preferred disassembly.

T2

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>D</td>
<td>1</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

\[ VCLT\{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm> \]

is equivalent to

\[ VCGT\{<c>\}{<q>}.<dt> <Dd>, <Dm>, <Dn> \]

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.
VCLT{<c>}{<q>}{<dt}> {<Qd>, }<Qm>, <Qn>

is equivalent to

VCGT{<c>}{<q>}{<dt}> <Qd>, <Qm>, <Qn>

and is never the preferred disassembly.

Assembler symbols

- `{<d}>` Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- `{<n}>` Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- `{<m}>` Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>*2.`
- `{<n>}` Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as `<Qn>*2.`
- `<c>` For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  - For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<dt>` For encoding A1 and T1: is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
  - S8 when U = 0, size = 00
  - S16 when U = 0, size = 01
  - S32 when U = 0, size = 10
  - U8 when U = 1, size = 00
  - U16 when U = 1, size = 01
  - U32 when U = 1, size = 10
- `<Qd>` Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.`
- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation for all encodings

The description of VCGT (register) gives the operational pseudocode for this instruction.
### F6.1.50 VCLZ

Vector Count Leading Zeros counts the number of consecutive zeros, starting from the most significant bit, in each element in a vector, and places the results in a second vector.

The operand vector elements can be any one of 8-bit, 16-bit, or 32-bit integers. There is no distinction between signed and unsigned integers.

The result vector elements are the same data type as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

#### 64-bit SIMD vector variant

Applies when Q == 0.

\[ \text{VCLZ}\{<c>\}{<q>}.<dt> <Dd>, <Dm> \]

| D | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | size | 0 | 0 | Vd | 0 | 1 | 0 | 0 | 1 | Q | M | 0 | Vm |

#### 128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VCLZ}\{<c>\}{<q>}.<dt> <Qd>, <Qm> \]

#### Decode for all variants of this encoding

- if size == '11' then UNDEFINED;
- if Q == '1' && (Vd<0> == '1' ||Vm<0> == '1') then UNDEFINED;
- esize = 8 << UInt(size); elements = 64 DIV esize;
- d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

#### T1

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | size | 0 | 0 | Vd | 0 | 1 | 0 | 0 | 1 | Q | M | 0 | Vm |

#### 64-bit SIMD vector variant

Applies when Q == 0.

\[ \text{VCLZ}\{<c>\}.<dt> <Dd>, <Dm> \]

#### 128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VCLZ}\{<c>\}.<dt> <Qd>, <Qm> \]
Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
   I8 when size = 00
   I16 when size = 01
   I32 when size = 10
   The encoding size = 11 is reserved.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations(); CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         Elem[D[d+r],e,esize] = CountLeadingZeroBits(Elem[D[m+r],e,esize]<esize-1:0>);
F6.1.51 VCMP

Vector Compare compares two floating-point registers, or one floating-point register and zero. It writes the result to the FPSCR flags. These are normally transferred to the PSTATE.\{N, Z, C, V\} Condition flags by a subsequent VMRS instruction.

It raises an Invalid Operation exception only if either operand is a signaling NaN.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 | 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |
| !=1111 | 1 | 1 | 1 | 0 | 1 | D | 1 | 1 | 0 | 1 | 0 | 0 | Vd | 1 | 0 | 1 | x | 0 | 1 | M | 0 | Vm |

**Single-precision scalar variant**

Applies when size == 10.

VCMP{<c>}{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VCMP{<c>}{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
quiet_nan_exc = (E == '1'); with_zero = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
A2

| 31 | 28|27 26 25 24|23 22 21 20|19 18 17 16|15 | 12|11 10 9 8 | 7 6 5 4 | 3 | 2 | 1 | 0 |
| !=1111 | 1 | 1 | 1 | 0 | 1 | D | 1 | 1 | 0 | 1 | 0 | 1 | Vd | 1 | 0 | 1 | x | 0 | 1 | (0) | 0 | (0) | (0) | (0) |

**Single-precision scalar variant**

Applies when size == 10.

VCMP{<c>}{<q>}.F32 <Sd>, #0.0

**Double-precision scalar variant**

Applies when size == 11.

VCMP{<c>}{<q>}.F64 <Dd>, #0.0
Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
quiet_nan_exc = (E == '1'); with_zero = TRUE;
case size of
    when '10' esize = 32; d = UInt(Vd:D);
    when '11' esize = 64; d = UInt(D:Vd);

Single-precision scalar variant

Applies when size == 10.
VCMP{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.
VCMP{<c>}{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
quiet_nan_exc = (E == '1'); with_zero = FALSE;
case size of
    when '10' esize = 32; d = UInt(Vd:D);
    when '11' esize = 64; d = UInt(D:Vd);

T2

Single-precision scalar variant

Applies when size == 10.
VCMP{<c>}{<q>}.F32 <Sd>, #0.0

Double-precision scalar variant

Applies when size == 11.
VCMP{<c>}{<q>}.F64 <Dd>, #0.0

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
quiet_nan_exc = (E == '1'); with_zero = TRUE;
case size of
    when '10' esize = 32; d = UInt(Vd:D);
    when '11' esize = 64; d = UInt(D:Vd);
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<d>
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<s>
Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<D>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<M>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

NaNs

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This results in the FPSCR flags being set as N=0, Z=0, C=1 and V=1.

VCMPE raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for <, <=, >, >=, and other predicates that raise an exception when the operands are unordered.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
    when 32
        bits(32) op32 = if with_zero then FPZero('0') else S[m];
        FPSCR.<N,Z,C,V> = FPCmp(S[d], op32, quiet_nan_exc, FPSCR);
    when 64
        bits(64) op64 = if with_zero then FPZero('0') else D[m];
        FPSCR.<N,Z,C,V> = FPCmp(D[d], op64, quiet_nan_exc, FPSCR);
F6.1.52 VCMPE

Vector Compare, raising Invalid Operation on NaN compares two floating-point registers, or one floating-point register and zero. It writes the result to the FPSR flags. These are normally transferred to the PSTATE, \{N, Z, C, V\} Condition flags by a subsequent VMRS instruction.

It raises an Invalid Operation exception if either operand is any type of NaN.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

**Single-precision scalar variant**

Applies when size == 10.

`VCMPE{<c>}{<q>}.F32 <Sd>, <Sm>`

**Double-precision scalar variant**

Applies when size == 11.

`VCMPE{<c>}{<q>}.F64 <Dd>, <Dm>`

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
quiet_nan_exc = (E == '1'); with_zero = FALSE;
case size of
when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

A2

**Single-precision scalar variant**

Applies when size == 10.

`VCMPE{<c>}{<q>}.F32 <Sd>, #0.0`

**Double-precision scalar variant**

Applies when size == 11.

`VCMPE{<c>}{<q>}.F64 <Dd>, #0.0`
**Decode for all variants of this encoding**

if size != ’1x’ then UNDEFINED;
quiet_nan_exc = (E == ’1’); with_zero = TRUE;
case size of
  when ’10’ esize = 32; d = UInt(Vd:D);
  when ’11’ esize = 64; d = UInt(D:Vd);

**T1**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Single-precision scalar variant**

Applies when size == 10.

VCMPE{<c>}{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VCMPE{<c>}{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if size != ’1x’ then UNDEFINED;
quiet_nan_exc = (E == ’1’); with_zero = TRUE;
case size of
  when ’10’ esize = 32; d = UInt(Vd:D);
  when ’11’ esize = 64; d = UInt(D:Vd);

**T2**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Single-precision scalar variant**

Applies when size == 10.

VCMPE{<c>}{<q>}.F32 <Sd>, #0.0

**Double-precision scalar variant**

Applies when size == 11.

VCMPE{<c>}{<q>}.F64 <Dd>, #0.0

**Decode for all variants of this encoding**

if size != ’1x’ then UNDEFINED;
quiet_nan_exc = (E == ’1’); with_zero = TRUE;
case size of
  when ’10’ esize = 32; d = UInt(Vd:D);
  when ’11’ esize = 64; d = UInt(D:Vd);
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<e> See Standard assembler syntax fields on page F2-2406.
<o> See Standard assembler syntax fields on page F2-2406.
<s> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<om> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

NaNs

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This results in the FPSCR flags being set as $N=0, Z=0, C=1$ and $V=1$.

VCMPE raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for <, <=, >, >=, and other predicates that raise an exception when the operands are unordered.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
    when 32
        bits(32) op32 = if with_zero then FPZero('0') else S[m];
        FPSCR.<N,Z,C,V> = FPCompare(S[d], op32, quiet_nan_exc, FPSCR);
    when 64
        bits(64) op64 = if with_zero then FPZero('0') else D[m];
        FPSCR.<N,Z,C,V> = FPCompare(D[d], op64, quiet_nan_exc, FPSCR);
F6.1.53   VCNT

Vector Count Set Bits counts the number of bits that are one in each element in a vector, and places the results in a second vector.

The operand vector elements must be 8-bit fields.

The result vector elements are 8-bit integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

A1

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 |7 6 5 4 |3 |0 |
| 1 1 1 1 | 0 0 1 1 |1 1 | size | 0 0 | Vd |0 | 1 0 1 0 | Q | M | 0 | Vm |
```

64-bit SIMD vector variant

Applies when Q == 0.

VCNT{<c>}{<q>}.8 <Dd>, <Dm> // Encoded as Q = 0

128-bit SIMD vector variant

Applies when Q == 1.

VCNT{<c>}{<q>}.8 <Qd>, <Qm> // Encoded as Q = 1

Decode for all variants of this encoding

if size != '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8; elements = 8;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

```
| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 |2 |1 |0 |
| 1 1 1 1 | 1 1 1 1 |1 1 | size | 0 0 | Vd |0 | 1 0 1 0 | Q | M | 0 | Vm |
```

64-bit SIMD vector variant

Applies when Q == 0.

VCNT{<c>}{<q>}.8 <Dd>, <Dm> // Encoded as Q = 0

128-bit SIMD vector variant

Applies when Q == 1.

VCNT{<c>}{<q>}.8 <Qd>, <Qm> // Encoded as Q = 1

Decode for all variants of this encoding

if size != '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8; elements = 8;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            Elem[D[d+r],e,esize] = BitCount(Elem[D[m+r],e,esize]<esize-1:0>);
F6.1.54   VCVT (between double-precision and single-precision)

Convert between double-precision and single-precision does one of the following:

- Converts the value in a double-precision register to single-precision and writes the result to a single-precision register.
- Converts the value in a single-precision register to double-precision and writes the result to a double-precision register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31</th>
<th>28 27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1 1 1 0 1</td>
<td>D</td>
<td>1 1</td>
<td>0 1 1 1</td>
<td>Vd</td>
<td>1 0 1 x</td>
<td>1 1</td>
<td>M</td>
<td>0</td>
<td>Vm</td>
</tr>
</tbody>
</table>

**Single-precision to double-precision variant**

Applies when size == 10.

VCVT{<c>}{<q>}.F64.F32 <Dd>, <Sm>

**Double-precision to single-precision variant**

Applies when size == 11.

VCVT{<c>}{<q>}.F32.F64 <Sd>, <Dm>

**Decode for all variants of this encoding**

```python
double_to_single = (sz == '1');
d = if double_to_single then UInt(Vd:D) else UInt(D:Vd);
m = if double_to_single then UInt(M:Vm) else UInt(Vm:M);
```

T1

<table>
<thead>
<tr>
<th>15</th>
<th>14 13 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 1 1</td>
<td>0 1</td>
<td>D</td>
<td>1 1</td>
<td>0 1 1 1</td>
<td>Vd</td>
<td>1 0 1 x</td>
</tr>
</tbody>
</table>

**Single-precision to double-precision variant**

Applies when size == 10.

VCVT{<c>}{<q>}.F64.F32 <Dd>, <Sm>

**Double-precision to single-precision variant**

Applies when size == 11.

VCVT{<c>}{<q>}.F32.F64 <Sd>, <Dm>

**Decode for all variants of this encoding**

```python
double_to_single = (sz == '1');
d = if double_to_single then UInt(Vd:D) else UInt(D:Vd);
m = if double_to_single then UInt(M:Vm) else UInt(Vm:M);
```
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

<
See Standard assembler syntax fields on page F2-2406.

<sd>
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<sm>
Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  if double_to_single then
    S[d] = FPConvert(D[m], FPSCR);
  else
    D[d] = FPConvert(S[m], FPSCR);
F6.1.55 VCVT (between half-precision and single-precision, Advanced SIMD)

Vector Convert between half-precision and single-precision converts each element in a vector from single-precision to half-precision floating-point, or from half-precision to single-precision, and places the results in a second vector. The vector elements must be 32-bit floating-point numbers, or 16-bit floating-point numbers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8|7 6 5 4|3 0]
1 1 1 1 0 0 1 1 | D | 1 1 | size | 1 0 | Vd | 0 1 1 | op | 0 0 | M | 0 | Vm

Half-precision to single-precision variant
Applies when op == 1.
VCVT{<c>}{<q>}.F32.F16 <Qd>, <Dm> // Encoded as op = 1

Single-precision to half-precision variant
Applies when op == 0.
VCVT{<c>}{<q>}.F16.F32 <Dd>, <Qm> // Encoded as op = 0

Decode for all variants of this encoding
if size != '01' then UNDEFINED;
half_to_single = (op == '1');
if half_to_single && Vd<0> == '1' then UNDEFINED;
if !half_to_single && Vm<0> == '1' then UNDEFINED;
esize = 16; elements = 4;
m = UInt(M:Vm); d = UInt(D:Vd);
```

T1

```
[15 14 13|12|11 10 9 8|7 6 5 4|3 2 1 0|15 12|11 10 9 8|7 6 5 4|3 0]
1 1 1 1 1 1 1 1 | D | 1 1 | size | 1 0 | Vd | 0 1 1 | op | 0 0 | M | 0 | Vm

Half-precision to single-precision variant
Applies when op == 1.
VCVT{<c>}{<q>}.F32.F16 <Qd>, <Dm> // Encoded as op = 1

Single-precision to half-precision variant
Applies when op == 0.
VCVT{<c>}{<q>}.F16.F32 <Dd>, <Qm> // Encoded as op = 0

Decode for all variants of this encoding
if size != '01' then UNDEFINED;
half_to_single = (op == '1');
if half_to_single && Vd<0> == '1' then UNDEFINED;
```
if !half_to_single && Vm<0> == '1' then UNDEFINED;

esize = 16; elements = 4;
m = UInt(M:Vm); d = UInt(D:Vd);

Assembler symbols

<©> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<©> See Standard assembler syntax fields on page F2-2406.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for e = 0 to elements-1
    if half_to_single then
      Elem[Q[d+1],e,32] = FPConvert(Elem[Din[m],e,16], StandardFPSCRValue());
    else
      Elem[D[d+1],e,16] = FPConvert(Elem[Qin[m],e,32], StandardFPSCRValue());

F6.1.56 VCVT (between floating-point and integer, Advanced SIMD)

Vector Convert between floating-point and integer converts each element in a vector from floating-point to integer, or from integer to floating-point, and places the results in a second vector.

The vector elements must be 32-bit floating-point numbers, or 32-bit integers. Signed and unsigned integers are distinct.

The floating-point to integer operation uses the Round towards Zero rounding mode. The integer to floating-point operation uses the Round to Nearest rounding mode.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>D</td>
<td>1 1</td>
<td>size</td>
<td>1 1</td>
<td>Vd</td>
<td>0</td>
<td>1 1</td>
<td>op</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Qd>, <Qm>

Decode for all variants of this encoding

if Q == ’1’ && (Vd<0> == ’1’ || Vm<0> == ’1’) then UNDEFINED;
if size != ’10’ then UNDEFINED;
to_integer = (op<1> == ’1’);
unsigned = (op<0> == ’1’);
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == ’0’ then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1</td>
<td>D</td>
<td>1 1</td>
<td>size</td>
<td>1 1</td>
<td>Vd</td>
<td>0</td>
<td>1 1</td>
<td>op</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Qd>, <Qm>
Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
to_integer = (op<1> == '1');  unsigned = (op<0> == '1');
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<e>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<op>
See Standard assembler syntax fields on page F2-2406.

<dt1>
Is the data type for the elements of the destination vector, encoded in the "size:op" field. It can have the following values:
F32 when size = 10, op = 0x
S32 when size = 10, op = 10
U32 when size = 10, op = 11

<dt2>
Is the data type for the elements of the source vector, encoded in the "size:op" field. It can have the following values:
S32 when size = 10, op = 00
U32 when size = 10, op = 01
F32 when size = 10, op = 1x

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    bits(esize) result;
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[m+r],e,esize];
            if to_integer then
                result = FPToFixed(op1, 0, unsigned, StandardFPSCRValue(), FPRounding_ZERO);
            else
                result = FixedToFP(op1, 0, unsigned, StandardFPSCRValue(), FPRounding_TIEEVEN);
            Elem[D[d+r],e,esize] = result;
F6.1.57 VCVT (floating-point to integer, floating-point)

Convert floating-point to integer with Round towards Zero converts a value in a register from floating-point to a 32-bit integer, using the Round towards Zero rounding mode, and places the result in a second register.

VCVT (between floating-point and fixed-point, floating-point) describes conversions between floating-point and 16-bit integers.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 | 28|27 26 25 24|23 22 21 20|19 18 | 16|15 12|11 10 9 8 | 7 6 5 4 3 0 |
|----|----|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| !=1111 | 1 1 1 0 1 | D 1 1 1 0 x | Vd 1 0 1 x 1 1 | M 0 | Vm |

Single-precision scalar variant

Applies when opc2 == 100 && size == 10.

VCVT{<c>}{<q>}.U32.F32 <Sd>, <Sm>

Single-precision scalar variant

Applies when opc2 == 101 && size == 10.

VCVT{<c>}{<q>}.S32.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when opc2 == 100 && size == 11.

VCVT{<c>}{<q>}.U32.F64 <Sd>, <Dm>

Double-precision scalar variant

Applies when opc2 == 101 && size == 11.

VCVT{<c>}{<q>}.S32.F64 <Sd>, <Dm>

Decode for all variants of this encoding

if opc2 != '000' && opc2 != '10x' then SEE "Related encodings"; if size != '1x' then UNDEFINED; to_integer = (opc2<2> == '1'); if to_integer then unsigned = (opc2<0> == '0'); rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR); d = UInt(Vd:D); case size of when '10' esize = 32; m = UInt(Vm:M); when '11' esize = 64; m = UInt(M:Vm); else unsigned = (op == '0'); rounding = FPRoundingMode(FPSCR); m = UInt(Vm:M); case size of when '10' esize = 32; d = UInt(Vd:D); when '11' esize = 64; d = UInt(D:Vd);
T1

|15|14|13|12|11|10|9|8|7|6|5|4|3|2|0|15|12|11|10|9|8|7|6|5|4|3|0|
|1|1|1|0|1|1|0|1|D|1|1|1|1|x|Vd|1|0|1|x|1|1|M|0|Vm|

**Single-precision scalar variant**

Applies when opc2 == 100 & size == 10.

`VCVT{<c>}{<q>}.U32.F32 <Sd>, <Sm>`

**Single-precision scalar variant**

Applies when opc2 == 101 & size == 10.

`VCVT{<c>}{<q>}.S32.F32 <Sd>, <Sm>`

**Double-precision scalar variant**

Applies when opc2 == 100 & size == 11.

`VCVT{<c>}{<q>}.U32.F64 <Sd>, <Sm>`

**Double-precision scalar variant**

Applies when opc2 == 101 & size == 11.

`VCVT{<c>}{<q>}.S32.F64 <Sd>, <Sm>`

**Decode for all variants of this encoding**

if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
if size != '1x' then UNDEFINED;
to_integer = (opc2<2> == '1');
if to_integer then
    unsigned = (opc2<0> == '0');
    rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
    d = UInt(Vd:D);
    case size of
    when '10' esize = 32; m = UInt(Vm:M);
    when '11' esize = 64; m = UInt(M:Vm);
    else
        unsigned = (op == '0');
        rounding = FPRoundingMode(FPSCR);
        m = UInt(Vm:M);
        case size of
        when '10' esize = 32; d = UInt(Vd:D);
        when '11' esize = 64; d = UInt(D:Vd);

**Notes for all encodings**

Related encodings: See [Floating-point data-processing](#) on page F3-2450 for the T32 instruction set, or [Floating-point data-processing](#) on page F4-2533 for the A32 instruction set.

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- `<Sm>` Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<d>m> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
if to_integer then
    case esize of
        when 32
            S[d] = FPtoFixed(S[m], 0, unsigned, FPSCR, rounding);
        when 64
            S[d] = FPtoFixed(D[m], 0, unsigned, FPSCR, rounding);
    else
        case esize of
            when 32
                S[d] = FixedToFP(S[m], 0, unsigned, FPSCR, rounding);
            when 64
                D[d] = FixedToFP(S[m], 0, unsigned, FPSCR, rounding);
```
F6.1.58 VCVT (integer to floating-point, floating-point)

Convert integer to floating-point converts a 32-bit integer to floating-point using the rounding mode specified by the FPSCR, and places the result in a second register.

VCVT (between floating-point and fixed-point, floating-point) describes conversions between floating-point and 16-bit integers.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant

Applies when size == 10.

VCVT{<c>}{<q>}.F32.<dt> <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VCVT{<c>}{<q>}.F64.<dt> <Dd>, <Sm>

Decode for all variants of this encoding

if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
if size != '1x' then UNDEFINED;
to_integer = (opc2<2> == '1');
if to_integer then
    unsigned = (opc2<0> == '0');
    rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
    d = UInt(Vd:D);
    case size of
        when '10' esize = 32; m = UInt(Vm:M);
        when '11' esize = 64; m = UInt(M:Vm);
    else
        unsigned = (op == '0');
        rounding = FPRoundingMode(FPSCR);
        m = UInt(Vm:M);
        case size of
            when '10' esize = 32; d = UInt(Vd:D);
            when '11' esize = 64; d = UInt(D:Vd);

T1

Single-precision scalar variant

Applies when size == 10.

VCVT{<c>}{<q>}.F32.<dt> <Sd>, <Sm>
Double-precision scalar variant

Applies when size == 11.

VCVT{<c>}{<q>}.F64.<dt> <Dd>, <Sm>

Decode for all variants of this encoding

if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
if size != '1x' then UNDEFINED;
to_integer = (opc2<2> == '1');
if to_integer then
  unsigned = (opc2<0> == '0');
  rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
  d = UINT(Vd:D);
  case size of
    when '10' esize = 32; m = UINT(Vm:M);
    when '11' esize = 64; m = UINT(M:Vm);
  else
    unsigned = (op == '0');
    rounding = FPRoundingMode(FPSCR);
    m = UINT(Vm:M);
  case size of
    when '10' esize = 32; d = UINT(Vd:D);
    when '11' esize = 64; d = UINT(D:Vd);

Notes for all encodings

Related encodings: See Floating-point data-processing on page F3-2450 for the T32 instruction set, or Floating-point data-processing on page F4-2533 for the A32 instruction set.

Assembler symbols

<c>  See Standard assembler syntax fields on page F2-2406.
</c>  See Standard assembler syntax fields on page F2-2406.
<dt>  Is the data type for the operand, encoded in the "op" field. It can have the following values:
    U32       when op = 0
    S32       when op = 1
<Sm>  Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sp>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Sm>  Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
if to_integer then
  case esize of
    when 32
      S[d] = FPToFixed(S[m], 0, unsigned, FPSCR, rounding);
    when 64
      S[d] = FPToFixed(D[m], 0, unsigned, FPSCR, rounding);
  else
    case esize of
      when 32
        S[d] = FixedToFP(S[m], 0, unsigned, FPSCR, rounding);
      when 64
        D[d] = FixedToFP(S[m], 0, unsigned, FPSCR, rounding);
F6.1.59  

**VCVT (between floating-point and fixed-point, Advanced SIMD)**

Vector Convert between floating-point and fixed-point converts each element in a vector from floating-point to fixed-point, or from fixed-point to floating-point, and places the results in a second vector.

The vector elements must be 32-bit floating-point numbers, or 32-bit integers. Signed and unsigned integers are distinct.

The floating-point to fixed-point operation uses the Round towards Zero rounding mode. The fixed-point to floating-point operation uses the Round to Nearest rounding mode.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

### 64-bit SIMD vector variant

Applies when `imm6 != 000xxx && Q == 0`.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Dd>, <Dm>, #<fbits>

### 128-bit SIMD vector variant

Applies when `imm6 != 000xxx && Q == 1`.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Qd>, <Qm>, #<fbits>

#### Decode for all variants of this encoding

if `imm6 == '000xxx'` then SEE "Related encodings";
if `op<1> == '0'` then UNDEFINED;
if `imm6 == '0xxxxx'` then UNDEFINED;
if `Q == '1'` && (`Vd<0> == '1' || Vm<0> == '1'`) then UNDEFINED;
to_fixed = (op<0> == '1')
unsigned = (U == '1');
esize = 32;
elements = 2;
d = UInt(D:Vd);
m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

### 64-bit SIMD vector variant

Applies when `imm6 == 000xxx && Q == 0`.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Dd>, <Dm>, #<fbits>

### 128-bit SIMD vector variant

Applies when `imm6 == 000xxx && Q == 1`.

VCVT{<c>}{<q>}.<dt1>.<dt2> <Qd>, <Qm>, #<fbits>`
Decode for all variants of this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if op<1> == '0' then UNDEFINED;
if imm6 == '0xxxxx' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
to_fixed = (op<0> == '1');  frac_bits = 64 - UInt(imm6);
unsigned = (U == '1');
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<op> See Standard assembler syntax fields on page F2-2406.

<dt1> Is the data type for the elements of the destination vector, encoded in the "op:U" field. It can have the following values:

F32 when op = 10, U = 0
F32 when op = 10, U = 1
S32 when op = 11, U = 0
U32 when op = 11, U = 1

The encoding op = 0x, U = x is reserved.

<dt2> Is the data type for the elements of the source vector, encoded in the "op:U" field. It can have the following values:

S32 when op = 10, U = 0
U32 when op = 10, U = 1
F32 when op = 11, U = 0
F32 when op = 11, U = 1

The encoding op = 0x, U = x is reserved.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<fbits> The number of fraction bits in the fixed point number, in the range 1 to 32:

* (64 - <fbits>) is encoded in imm6.

An assembler can permit an <fbits> value of 0. This is encoded as floating-point to integer or integer to floating-point instruction, see VCVT (between floating-point and integer, Advanced SIMD).
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  bits(esize) result;
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Elem[D[m+r],e,esize];
      if to_fixed then
        result = FPToFixed(op1, frac_bits, unsigned, StandardFPSCRValue(), FPRounding_ZERO);
      else
        result = FixedToFP(op1, frac_bits, unsigned, StandardFPSCRValue(), FPRounding_TIEEVEN);
      Elem[D[d+r],e,esize] = result;
F6.1.60  VCVT (between floating-point and fixed-point, floating-point)

Convert between floating-point and fixed-point converts a value in a register from floating-point to fixed-point, or from fixed-point to floating-point. Software can specify the fixed-point value as either signed or unsigned.

The floating-point value can be single-precision or double-precision.

The fixed-point value can be 16-bit or 32-bit. Conversions from fixed-point values take their operand from the low-order bits of the source register and ignore any remaining bits. Signed conversions to fixed-point values sign-extend the result value to the destination register width. Unsigned conversions to fixed-point values zero-extend the result value to the destination register width.

The floating-point to fixed-point operation uses the Round towards Zero rounding mode. The fixed-point to floating-point operation uses the Round to Nearest rounding mode.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant

Applies when op == 0 & sf == 10.

VCVT{c}{q}.F32.<Sdm>, <Sdm>, #<fbits>

Single-precision scalar variant

Applies when op == 1 & sf == 10.

VCVT{c}{q}.<dt>.F32 <Sdm>, <Sdm>, #<fbits>

Double-precision scalar variant

Applies when op == 0 & sf == 11.

VCVT{c}{q}.F64.<dt> <Ddm>, <Ddm>, #<fbits>

Double-precision scalar variant

Applies when op == 1 & sf == 11.

VCVT{c}{q}.<dt>.F64 <Ddm>, <Ddm>, #<fbits>

Decode for all variants of this encoding

if sf != '1x' then UNDEFINED;
to_fixed = (op == '1'); unsigned = (U == '1');
size = if sx == '0' then 16 else 32;
frac_bits = size - UInt(imm4:i);
case sf of
    when '10' fp_size = 32; d = UInt(Vd:D);
    when '11' fp_size = 64; d = UInt(D:Vd);
if frac_bits < 0 then UNPREDICTABLE;
**CONSTRAINED UNPREDICTABLE behavior**

If frac_bits < 0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

**T1**

| 1 1 1 0 1 1 1 0 1 | D 1 1 1 | op 1 | U | Vd 1 0 1 | sx 1 | i 0 | imm4 |

**Single-precision scalar variant**

Applies when op == 0 && sf == 10.

VCVT{<c>}{<q>}.F32 <Sdm>, <Sdm>, #<fbits>

**Single-precision scalar variant**

Applies when op == 1 && sf == 10.

VCVT{<c>}{<q>}.<dt>.F32 <Sdm>, <Sdm>, #<fbits>

**Double-precision scalar variant**

Applies when op == 0 && sf == 11.

VCVT{<c>}{<q>}.F64.<dt> <Ddm>, <Ddm>, #<fbits>

**Double-precision scalar variant**

Applies when op == 1 && sf == 11.

VCVT{<c>}{<q>}.<dt>.F64 <Ddm>, <Ddm>, #<fbits>

**Decode for all variants of this encoding**

if sf != '1x' then UNDEFINED;
to_fixed = (op == '1'); unsigned = (U == '1');
size = if sx == '0' then 16 else 32;
frac_bits = size - UInt(imm4:i);
case sf of
  when '10' fp_size = 32; d = UInt(Vd:D);
  when '11' fp_size = 64; d = UInt(D:Vd);
if frac_bits < 0 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If frac_bits < 0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VCVT (between floating-point and fixed-point) on page K1-5470.

Assembler symbols

<Ẹ> See Standard assembler syntax fields on page F2-2406.

<Ẹp> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the fixed-point number, encoded in the "U:sx" field. It can have the following values:

- S16 when $U = 0$, $sx = 0$
- S32 when $U = 0$, $sx = 1$
- U16 when $U = 1$, $sx = 0$
- U32 when $U = 1$, $sx = 1$

<Sm> Is the 32-bit name of the SIMD&FP destination and source register, encoded in the "Vd:D" field.

<Đm> Is the 64-bit name of the SIMD&FP destination and source register, encoded in the "D:Vd" field.

<fbits> The number of fraction bits in the fixed-point number:

- If <dt> is S16 or U16, <fbits> must be in the range 0-16. ($16 - <fbits>$) is encoded in $[imm4, i]$.
- If <dt> is S32 or U32, <fbits> must be in the range 1-32. ($32 - <fbits>$) is encoded in $[imm4, i]$.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    if to_fixed then
        bits(size) result;
        case fp_size of
            when 32
                result = FPToFixed(S[d], frac_bits, unsigned, FPSCR, FPRounding_ZERO);
                S[d] = Extend(result, 32, unsigned);
            when 64
                result = FPToFixed(D[d], frac_bits, unsigned, FPSCR, FPRounding_ZERO);
                D[d] = Extend(result, 64, unsigned);
        else
            case fp_size of
                when 32
                    S[d] = FixedToFP(S[d]<size-1:0>, frac_bits, unsigned, FPSCR, FPRounding_TIEEVEN);
                when 64
                    D[d] = FixedToFP(D[d]<size-1:0>, frac_bits, unsigned, FPSCR, FPRounding_TIEEVEN);
            endcase;
F6.1.61  VCVTA (Advanced SIMD)

Vector Convert floating-point to integer with Round to Nearest with Ties to Away converts each element in a vector from floating-point to integer using the Round to Nearest with Ties to Away rounding mode, and places the results in a second vector.

The operand vector elements must be 32-bit floating-point numbers.

The result vector elements are 32-bit integers. Signed and unsigned integers are distinct.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

VCVTA{<q>}.<dt>.<dt2> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when \( Q = 1 \).

VCVTA{<q>}.<dt>.<dt2> <Qd>, <Qm>

**Decode for all variants of this encoding**

- if \( Q = '1' \) \&\& (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
- if size != '10' then UNDEFINED;
- rounding = FPDecodeRM(RM);  unsigned = (op == '1');
- esize = 32;  elements = 2;
- d = UInt(D:Vd);  m = UInt(M:Vm);
- if InITBlock() then UNPREDICTABLE;

T1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

VCVTA{<q>}.<dt>.<dt2> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when \( Q = 1 \).

VCVTA{<q>}.<dt>.<dt2> <Qd>, <Qm>
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:
S32 when op = 0
U32 when op = 1
<dt2> Is the data type for the elements of the source vector, encoded in the "size" field. It can have the following values:
F32 when size = 10
<qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <qd>*2.
<qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.
<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
bits(esize) result;
for r = 0 to regs-1
  for e = 0 to elements-1
    Elem[D+d+r],e,esize] = FPToFixed(Elem[D+m+r],e,esize], 0, unsigned,
    StandardFPSCRValue(), rounding);
F6.1.62 VCVTA (floating-point)

Convert floating-point to integer with Round to Nearest with Ties to Away converts a value in a register from floating-point to a 32-bit integer using the Round to Nearest with Ties to Away rounding mode, and places the result in a second register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 0 1</td>
<td>D 1 1 1 1 0 0</td>
<td>Vd 1 0 1 x op 1</td>
<td>M 0</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

*RM* size

**Single-precision scalar variant**

Applies when size == 10.

```
VCVTA{<q>}.<dt>.F32 <Sd>, <Sm>
```

**Double-precision scalar variant**

Applies when size == 11.

```
VCVTA{<q>}.<dt>.F64 <Sd>, <Dm>
```

**Decode for all variants of this encoding**

```
if size != '1x' then UNDEFINED;
rounding = FPDcoderM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '10' esize = 32; m = UInt(M:Vm);
   when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
```

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 0 1</td>
<td>D 1 1 1 1 0 0</td>
<td>Vd 1 0 1 x op 1</td>
<td>M 0</td>
</tr>
</tbody>
</table>
```

*RM* size

**Single-precision scalar variant**

Applies when size == 10.

```
VCVTA{<q>}.<dt>.F32 <Sd>, <Sm>
```

**Double-precision scalar variant**

Applies when size == 11.

```
VCVTA{<q>}.<dt>.F64 <Sd>, <Dm>
```

**Decode for all variants of this encoding**

```
if size != '1x' then UNDEFINED;
rounding = FPDcoderM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
```
case size of
  when '10' esize = 32; m = UInt(M:Vm);
  when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:
  U32 when op = 0
  S32 when op = 1
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 32
    S[d] = FPToFixed(S[m], 0, unsigned, FPSCR, rounding);
  when 64
    S[d] = FPToFixed(D[m], 0, unsigned, FPSCR, rounding);
F6.1.63   VCVTB

Convert to or from a half-precision value in the bottom half of a single-precision register does one of the following:

- Converts the half-precision value in the bottom half of a single-precision register to single-precision and writes the result to a single-precision register.
- Converts the half-precision value in the bottom half of a single-precision register to double-precision and writes the result to a double-precision register.
- Converts the single-precision value in a single-precision register to half-precision and writes the result into the bottom half of a single-precision register, preserving the other half of the destination register.
- Converts the double-precision value in a double-precision register to half-precision and writes the result into the bottom half of a single-precision register, preserving the other half of the destination register.

Depending on settings in the CPACR, NSACR, IICPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Half-precision to single-precision variant
Applies when \( \text{op} == 0 \) \&\& \( \text{sz} == 0 \).
\[
\text{VCVTB}\{<c>\}{<q>}.F32.F16 <Sd>, <Sm>
\]

Half-precision to double-precision variant
Applies when \( \text{op} == 0 \) \&\& \( \text{sz} == 1 \).
\[
\text{VCVTB}\{<c>\}{<q>}.F64.F16 <Dd>, <Sm>
\]

Single-precision to half-precision variant
Applies when \( \text{op} == 1 \) \&\& \( \text{sz} == 0 \).
\[
\text{VCVTB}\{<c>\}{<q>}.F16.F32 <Sd>, <Sm>
\]

Double-precision to half-precision variant
Applies when \( \text{op} == 1 \) \&\& \( \text{sz} == 1 \).
\[
\text{VCVTB}\{<c>\}{<q>}.F16.F64 <Sd>, <Sm>
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{uses\_double} &= (\text{sz} == '1') \text{; convert\_from\_half} = (\text{op} == '0') \\
\text{lowbit} &= (\text{cond} == '1') \text{ ; then 16 else 0)} \\
\text{if uses\_double then} \\
\quad \text{if convert\_from\_half then} \\
\quad \quad d = \text{UInt}(D:Vd); m = \text{UInt}(Vm:M); \\
\quad \text{else} \\
\quad \quad d = \text{UInt}(Vd:D); m = \text{UInt}(M:Vm); \\
\text{else} \\
\quad d = \text{UInt}(Vd:D); m = \text{UInt}(Vm:M);
\end{align*}
\]
Half-precision to single-precision variant
Applies when \( op == 0 \) \&\& \( sz == 0 \).

\( \text{VCVTB}\{<c>\}{<q>}.F32.F16 <Sd>, <Sm> \)

Half-precision to double-precision variant
Applies when \( op == 0 \) \&\& \( sz == 1 \).

\( \text{VCVTB}\{<c>\}{<q>}.F64.F16 <Dd>, <Sm> \)

Single-precision to half-precision variant
Applies when \( op == 1 \) \&\& \( sz == 0 \).

\( \text{VCVTB}\{<c>\}{<q>}.F16.F32 <Sd>, <Sm> \)

Double-precision to half-precision variant
Applies when \( op == 1 \) \&\& \( sz == 1 \).

\( \text{VCVTB}\{<c>\}{<q>}.F16.F64 <Sd>, <Dm> \)

Decode for all variants of this encoding
\[
\text{uses_double} = (sz == '1'); \text{convert_from_half} = (op == '0'); \\
\text{lowbit} = (if T == '1' then 16 else 0); \\
if uses_double then \\
    if convert_from_half then \\
        d = UInt(D:Vd); m = UInt(Vm:M); \\
    else \\
        d = UInt(Vd:D); m = UInt(M:Vm); \\
else \\
    d = UInt(Vd:D); m = UInt(Vm:M); \\
\]

Assembler symbols

\(<c>\) See Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<Sd>\) Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

\(<Dm>\) Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

\(<Sd>\) Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\(<Sm>\) Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings
\[
\text{if ConditionPassed() then} \\
\text{EncodingSpecificOperations(); CheckVFPEnabled(TRUE);} \\
\text{bits(16) hp;} \\
\text{if convert_from_half then} \\
    \text{hp = S[m]<lowbit|ls|lowbit>;} \\
\text{if uses_double then} \\
\]

Half-precision to single-precision variant

| 15 14 13 12 | 11 10 9  8 |  7  6  5  4 |  3  2  1  0 | 15 
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

VCVTB<br>{<c>}{<q>}.F32.F16 <Sd>, <Sm>
D[d] = FPConvert(hp, FPSCR);
else
  S[d] = FPConvert(hp, FPSCR);
else
  if uses_double then
    hp = FPConvert(D[m], FPSCR);
  else
    hp = FPConvert(S[m], FPSCR);
  S[d]<lowbit+15:lowbit> = hp;
F6.1.64   **VCVTM (Advanced SIMD)**

Vector Convert floating-point to integer with Round towards -Infinity converts each element in a vector from floating-point to integer using the Round towards -Infinity rounding mode, and places the results in a second vector.

The operand vector elements must be 32-bit floating-point numbers.

The result vector elements are 32-bit integers. Signed and unsigned integers are distinct.

Depending on settings in the CPACR, NSACR, HCPTR, and FPXEC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

### A1

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 | 12 11 10 9 8 7 6 5 4 3 0 |
| ----- ----- ----- ----- ----- ----- ----- ----- ----- ----- | ----- ----- ----- ----- ----- |
| 1 1 1 1 0 0 1 1 1 | D | 1 | 1 | size | 1 | 1 | Vd | 0 | 0 | 1 | op | Q | M | 0 | Vm |

**64-bit SIMD vector variant**

Applies when $Q == 0$.

VCVTM{<q>}.<dt>.<dt2> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when $Q == 1$.

VCVTM{<q>}.<dt>.<dt2> <Qd>, <Qm>

**Decode for all variants of this encoding**

if $Q == '1'$ & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPDecoder(RM); unsigned = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

### T1

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 2 1 0 | 15 | 12 | 11 10 9 8 | 7 6 5 4 | 3 0 |
| ----- ----- ----- ----- ----- ----- ----- ----- | ----- ----- ----- ----- ----- ----- ----- ----- |
| 1 1 1 1 0 0 1 1 1 | D | 1 | 1 | size | 1 | 1 | Vd | 0 | 0 | 1 | op | Q | M | 0 | Vm |

**64-bit SIMD vector variant**

Applies when $Q == 0$.

VCVTM{<q>}.<dt>.<dt2> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when $Q == 1$.

VCVTM{<q>}.<dt>.<dt2> <Qd>, <Qm>
**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPPDeciderRM(RM);  unsigned = (op == '1');
esize = 32;  elements = 2;
d = Uint(D:Vd);  m = Uint(M:Vm);  regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

**Assembler symbols**

<q> See *Standard assembler syntax fields* on page F2-2406.

<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:

- S32 when op = 0
- U32 when op = 1

<dt2> Is the data type for the elements of the source vector, encoded in the "size" field. It can have the following values:

- F32 when size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

EncodingSpecificOperations();  CheckAdvSIMDEnabled();
bits(esize) result;
for r = 0 to regs-1
  for e = 0 to elements-1
    Elem[D+d+r],e,esize] = FPToFixed(Elem[D+m+r],e,esize], 0, unsigned,
    StandardFPSCRValue(), rounding);
F6.1.65   VCVTM (floating-point)

Convert floating-point to integer with Round towards -Infinity converts a value in a register from floating-point to a 32-bit integer using the Round towards -Infinity rounding mode, and places the result in a second register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12 11 10 9 8 7 6 5 4 3 0 |
|1 1 1 1 1 1 1 1 0 1 | D | 1 1 1 1 1 1 1 | Vd | 1 0 1 x | op | 1 | M | 0 | Vm |

**Single-precision scalar variant**

Applies when size == 10.

VCVTM{<q>}.<dt>.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VCVTM{<q>}.<dt>.F64 <Sd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
  when '10' esize = 32; m = UInt(M:Vm);
  when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

|15 14 13 12|11 10 9 8|7 6 5 4 3 2 1 0|15 12|11 10 9 8 7 6 5 4 3 0 |
|1 1 1 1 1 1 1 1 0 1 | D | 1 1 1 1 1 1 1 | Vd | 1 0 1 x | op | 1 | M | 0 | Vm |

**Single-precision scalar variant**

Applies when size == 10.

VCVTM{<q>}.<dt>.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VCVTM{<q>}.<dt>.F64 <Sd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
when '10' esize = 32; m = UInt(M:Vm);
when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:
   U32 when op = 0
   S32 when op = 1
<sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
    when 32  
        S[d] = FPToFixed(S[m], 0, unsigned, FPSCR, rounding);
    when 64  
        S[d] = FPToFixed(D[m], 0, unsigned, FPSCR, rounding);
F6.1.66 VCVTN (Advanced SIMD)

Vector Convert floating-point to integer with Round to Nearest converts each element in a vector from floating-point to integer using the Round to Nearest rounding mode, and places the results in a second vector.

The operand vector elements must be 32-bit floating-point numbers.

The result vector elements are 32-bit integers. Signed and unsigned integers are distinct.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**A1**

| 1 1 1 1 1 0 0 1 1 1 | D 1 1 | size 1 1 | Vd 0 0 1 op Q M 0 Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VCVTN{<q>}.<dt>.<dt2> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VCVTN{<q>}.<dt>.<dt2> <Qd>, <Qm>

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{if } Q &= '1' \&\& (Vd<0> == '1' || Vm<0> == '1') \text{ then UNDEFINED;}
\text{if } \text{size} != '10' \text{ then UNDEFINED;}
\text{rounding} &= \text{FPDecoderRM}(RM); \text{ unsigned} = (op == '1');
\text{esize} &= 32; \text{ elements} = 2;
\text{d} &= \text{UInt}(D;Vd); \text{ m} &= \text{UInt}(M;Vm); \text{ regs} = \text{if } Q == '0' \text{ then } 1 \text{ else } 2;
\text{if } \text{InITBlock()} \text{ then UNPREDICTABLE;}
\end{align*}
\]

**T1**

| 1 1 1 1 1 1 1 1 1 | D 1 1 | size 1 1 | Vd 0 0 1 op Q M 0 Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VCVTN{<q>}.<dt>.<dt2> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VCVTN{<q>}.<dt>.<dt2> <Qd>, <Qm>
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>S32</td>
<td>op = 0</td>
</tr>
<tr>
<td>U32</td>
<td>op = 1</td>
</tr>
</tbody>
</table>

<dt2> Is the data type for the elements of the source vector, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>F32</td>
<td>size = 10</td>
</tr>
</tbody>
</table>

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Do> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Om> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
bits(esize) result;
for r = 0 to regs-1
  for e = 0 to elements-1
    Elem[D+d+r],e,esize] = FPToFixed(Elem[D+m+r],e,esize], 0, unsigned,
    StandardFPSCRValue(), rounding);
VCVTN (floating-point)

Convert floating-point to integer with Round to Nearest converts a value in a register from floating-point to a 32-bit integer using the Round to Nearest rounding mode, and places the result in a second register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant
Applies when size == 10.
VCVTN{<q>}.<dt>.F32 <Sd>, <Sm>

Double-precision scalar variant
Applies when size == 11.
VCVTN{<q>}.<dt>.F64 <Sd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
when '10' esize = 32; m = UInt(M:Vm);
when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

Single-precision scalar variant
Applies when size == 10.
VCVTN{<q>}.<dt>.F32 <Sd>, <Sm>

Double-precision scalar variant
Applies when size == 11.
VCVTN{<q>}.<dt>.F64 <Sd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
when '10' esize = 32; m = UInt(M:Vm);
when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:
U32 when op = 0
S32 when op = 1
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
    when 32
        S[d] = FPToFixed(S[m], 0, unsigned, FPSCR, rounding);
    when 64
        S[d] = FPToFixed(D[m], 0, unsigned, FPSCR, rounding);
F6.1.68  VCVTP (Advanced SIMD)

Vector Convert floating-point to integer with Round towards +Infinity converts each element in a vector from floating-point to integer using the Round towards +Infinity rounding mode, and places the results in a second vector.

The operand vector elements must be 32-bit floating-point numbers.

The result vector elements are 32-bit integers. Signed and unsigned integers are distinct.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|
|1 1 1 1 0 0 1 1 1 |D|1|1|size|1|1|Vd|0|0|1|0|op|Q|M|0|Vm|

64-bit SIMD vector variant

Applies when Q == 0.

VCVT{<q>}.<dt>.<dt2> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCVT{<q>}.<dt>.<dt2> <Qd>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPDecoder(RM); unsigned = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T1

|15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0|15 12|11 10 9 8 7 6 5 4 3 0 |
|1 1 1 1 1 1 1 1 1 |D|1|1|size|1|1|Vd|0|0|1|0|op|Q|M|0|Vm|

64-bit SIMD vector variant

Applies when Q == 0.

VCVT{<q>}.<dt>.<dt2> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VCVT{<q>}.<dt>.<dt2> <Qd>, <Qm>
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPDecoderRM(RM); unsigned = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:
    S32 when op = 0
    U32 when op = 1
<dt2> Is the data type for the elements of the source vector, encoded in the "size" field. It can have the following values:
    F32 when size = 10
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
bits(esize) result;
for r = 0 to regs-1
    for e = 0 to elements-1
        Elem[D+d+r],e,esize] = FPToFixed(Elem[D+m+r],e,esize], 0, unsigned,
                        StandardFPSCRValue(), rounding);
Convert floating-point to integer with Round towards +Infinity converts a value in a register from floating-point to a 32-bit integer using the Round towards +Infinity rounding mode, and places the result in a second register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**Single-precision scalar variant**

Applies when size == 10.

\[ \text{VCVTP}\{<q>\}.<dt>.F32 <Sd>, <Sm> \]

**Double-precision scalar variant**

Applies when size == 11.

\[ \text{VCVTP}\{<q>\}.<dt>.F64 <Sd>, <Dm> \]

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDcoderM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
when '10' esize = 32; m = UInt(M:Vm);
when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

**Single-precision scalar variant**

Applies when size == 10.

\[ \text{VCVTP}\{<q>\}.<dt>.F32 <Sd>, <Sm> \]

**Double-precision scalar variant**

Applies when size == 11.

\[ \text{VCVTP}\{<q>\}.<dt>.F64 <Sd>, <Dm> \]

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDcoderM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
when '10' esize = 32; m = UInt(M:Vm);
when '11' esize = 64; m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<op> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the destination, encoded in the "op" field. It can have the following values:

U32 when op = 0
S32 when op = 1

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Sm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 32
    S[d] = FPToFixed(S[m], 0, unsigned, FPSCR, rounding);
  when 64
    S[d] = FPToFixed(D[m], 0, unsigned, FPSCR, rounding);
F6.1.70   VCVTR

Convert floating-point to integer converts a value in a register from floating-point to a 32-bit integer, using the
rounding mode specified by the FPSCR and places the result in a second register.

VCVT (between floating-point and fixed-point, floating-point) describes conversions between floating-point and
16-bit integers.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in
which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp
mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{ccccccccc}
|31|28|27|26|25|24|23|22|21|20|19|18|16|15|12|11|10|9|8|7|6|5|4|3|0|
\end{array}
\]

\[
\begin{array}{cccccccc}
!=1111|1|1|0|1|D|1|1|x|Vd|1|0|1|x|0|1|M|0|Vm
\end{array}
\]

cond opc2 size op

Single-precision scalar variant

Applies when opc2 == 100 && size == 10.

VCVTR{<c>}{<q>}.U32.F32 <Sd>, <Sm>

Single-precision scalar variant

Applies when opc2 == 101 && size == 10.

VCVTR{<c>}{<q>}.S32.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when opc2 == 100 && size == 11.

VCVTR{<c>}{<q>}.U32.F64 <Sd>, <Dm>

Double-precision scalar variant

Applies when opc2 == 101 && size == 11.

VCVTR{<c>}{<q>}.S32.F64 <Sd>, <Dm>

Decode for all variants of this encoding

if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
if size != '1x' then UNDEFINED;
to_integer = (opc2<2> == '1');
if to_integer then
    unsigned = (opc2<0> == '0');
    rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
    d = UInt(Vd:D);
    case size of
        when '10' esize = 32; m = UInt(Vm:M);
        when '11' esize = 64; m = UInt(M:Vm);
    else
        unsigned = (op == '0');
        rounding = FPRoundingMode(FPSCR);
        m = UInt(Vm:M);
        case size of
            when '10' esize = 32; d = UInt(Vd:D);
            when '11' esize = 64; d = UInt(D:Vd);

```
Single-precision scalar variant
Applies when \( \text{opc2} == 100 && \text{size} == 10 \).
\( \text{VCVTR} \{<c>\} \{<q>\}.U32.F32 \ <Sd>, \ <Sm> \)

Single-precision scalar variant
Applies when \( \text{opc2} == 101 && \text{size} == 10 \).
\( \text{VCVTR} \{<c>\} \{<q>\}.S32.F32 \ <Sd>, \ <Sm> \)

Double-precision scalar variant
Applies when \( \text{opc2} == 100 && \text{size} == 11 \).
\( \text{VCVTR} \{<c>\} \{<q>\}.U32.F64 \ <Sd>, \ <Dm> \)

Double-precision scalar variant
Applies when \( \text{opc2} == 101 && \text{size} == 11 \).
\( \text{VCVTR} \{<c>\} \{<q>\}.S32.F64 \ <Sd>, \ <Dm> \)

Decode for all variants of this encoding
if \( \text{opc2} != '000' \&\& \text{opc2} != '10x' \) then SEE "Related encodings";
if \( \text{size} != '1x' \) then UNDEFINED;
to_integer = (opc2<2> == '1');
if to_integer then
  unsigned = (opc2<0> == '0');
  rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
  \( d = \text{UInt}(\text{Vd}:D); \)
  case size of
    when '10' esize = 32; m = \text{UInt}(\text{Vm}:M);
    when '11' esize = 64; m = \text{UInt}(\text{M}:\text{Vm});
  end
else
  unsigned = (op == '0');
  rounding = FPRoundingMode(FPSCR);
  \( m = \text{UInt}(\text{Vm}:M); \)
  case size of
    when '10' esize = 32; d = \text{UInt}(\text{Vd}:D);
    when '11' esize = 64; d = \text{UInt}(\text{D}:\text{Vd});
end

Notes for all encodings
Related encodings: See Floating-point data-processing on page F3-2450 for the T32 instruction set, or Floating-point data-processing on page F4-2533 for the A32 instruction set.

Assembler symbols
\(<c>\) See Standard assembler syntax fields on page F2-2406.
\(<q>\) See Standard assembler syntax fields on page F2-2406.
\(<Sd>\) Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
\(<Sm>\) Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if `ConditionPassed()` then
    EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
if to_integer then
    case esize of
        when 32
            S[d] = FPToFixed(S[m], 0, unsigned, FPSCR, rounding);
        when 64
            S[d] = FPToFixed(D[m], 0, unsigned, FPSCR, rounding);
    else
        case esize of
            when 32
                S[d] = FixedToFP(S[m], 0, unsigned, FPSCR, rounding);
            when 64
                D[d] = FixedToFP(S[m], 0, unsigned, FPSCR, rounding);
F6.1.71  VCVTT

Convert to or from a half-precision value in the top half of a single-precision register does one of the following:

- Converts the half-precision value in the top half of a single-precision register to single-precision and writes the result to a single-precision register.
- Converts the half-precision value in the top half of a single-precision register to double-precision and writes the result to a double-precision register.
- Converts the single-precision value in a single-precision register to half-precision and writes the result into the top half of a single-precision register, preserving the other half of the destination register.
- Converts the double-precision value in a double-precision register to half-precision and writes the result into the top half of a single-precision register, preserving the other half of the destination register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccccccccccc}
| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 1 |
\end{array}
\]

\begin{array}{cccccccccccccccccccc}
\text{cond} & 1 & 1 & 0 & 1 & D & 1 & 1 & 0 & 0 & 1 & op & Vd & 1 & 0 & 1 & sz & 1 & 1 & M & 0 & Vm & 1
\end{array}

\text{Half-precision to single-precision variant}

Applies when \( op = 0 \) \&\& \( sz = 0 \).

VCVTT\{<c>\}{<q>}.F32.F16 <Sd>, <Sm>

\text{Half-precision to double-precision variant}

Applies when \( op = 0 \) \&\& \( sz = 1 \).

VCVTT\{<c>\}{<q>}.F64.F16 <Dd>, <Sm>

\text{Single-precision to half-precision variant}

Applies when \( op = 1 \) \&\& \( sz = 0 \).

VCVTT\{<c>\}{<q>}.F16.F32 <Sd>, <Sm>

\text{Double-precision to half-precision variant}

Applies when \( op = 1 \) \&\& \( sz = 1 \).

VCVTT\{<c>\}{<q>}.F16.F64 <Sd>, <Sm>

\text{Decode for all variants of this encoding}

\[
\begin{align*}
\text{uses\_double} &= (sz = '1'); \text{convert\_from\_half} = (op = '0'); \\
\text{lowbit} &= (\text{if T = '1' then 16 else 0}); \\
\text{if uses\_double then} \\
\text{if convert\_from\_half then} \\
\text{d} &= \text{UInt}(D:Vd); \text{m} &= \text{UInt}(Vm:M); \\
\text{else} \\
\text{d} &= \text{UInt}(Vd:D); \text{m} &= \text{UInt}(M:Vm); \\
\text{else} \\
\text{d} &= \text{UInt}(Vd:D); \text{m} &= \text{UInt}(Vm:M);
\end{align*}
\]
T1

```
1 1 1 0 1 1 1 1 0 1 | D | 1 1 0 0 1 | op | Vd | 1 0 1 | sz | 1 1 | M 0 | Vm
```

**Half-precision to single-precision variant**
Applies when op == 0 && sz == 0.

```
VCVTT{<c>}{<q>}.F32.F16 <Sd>, <Sm>
```

**Half-precision to double-precision variant**
Applies when op == 0 && sz == 1.

```
VCVTT{<c>}{<q>}.F64.F16 <Sd>, <Sm>
```

**Single-precision to half-precision variant**
Applies when op == 1 && sz == 0.

```
VCVTT{<c>}{<q>}.F16.F32 <Sd>, <Sm>
```

**Double-precision to half-precision variant**
Applies when op == 1 && sz == 1.

```
VCVTT{<c>}{<q>}.F16.F64 <Sd>, <Sm>
```

**Decode for all variants of this encoding**
```java
uses_double = (sz == '1'); convert_from_half = (op == '0');
lowbit = (if T == '1' then 16 else 0);
if uses_double then
  if convert_from_half then
    d = UInt(D:Vd); m = UInt(Vm:M);
  else
    d = UInt(Vd:D); m = UInt(M:Vm);
else
  d = UInt(Vd:Vd); m = UInt(Vm:M);
```

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- `<Dm>` Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
- `<Sd>` Is the 32-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- `<Sm>` Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

**Operation for all encodings**
```java
if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  bits(16) hp;
  if convert_from_half then
    hp = S[m]<lowbit<15:lowbit>;
  if uses_double then
```
D[d] = FPConvert(hp, FPSCR);
else
S[d] = FPConvert(hp, FPSCR);
else
if uses_double then
    hp = FPConvert(D[m], FPSCR);
else
    hp = FPConvert(S[m], FPSCR);
S[d]<lowbit+15:lowbit> = hp;
F6.1.72  VDIV

Divide divides one floating-point value by another floating-point value and writes the result to a third floating-point register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant
Applies when size == 10.
VDIV{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>

Double-precision scalar variant
Applies when size == 11.
VDIV{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

Single-precision scalar variant
Applies when size == 10.
VDIV{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>

Double-precision scalar variant
Applies when size == 11.
VDIV{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<s>d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<s>n> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<s>m> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

<d>d> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<d>n> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<d>m> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  case esize of
    when 32
      S[d] = FPDiv(S[n], S[m], FPSCR);
    when 64
      D[d] = FPDiv(D[n], D[m], FPSCR);
F6.1.73 VDUP (general-purpose register)

Duplicate general-purpose register to vector duplicates an element from a general-purpose register into every element of the destination vector.

The destination vector elements can be 8-bit, 16-bit, or 32-bit fields. The source element is the least significant 8, 16, or 32 bits of the general-purpose register. There is no distinction between data types.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

VDUP{<c>}{<q>}.<size> <Qd>, <Rt> // Encoded as Q = 1
VDUP{<c>}{<q>}.<size> <Dd>, <Rt> // Encoded as Q = 0

Decode for this encoding

if Q == '1' & Vd<0> == '1' then UNDEFINED;
d = UInt(D:Vd);  t = UInt(Rt);  regs = if Q == '0' then 1 else 2;
case B:E of
  when '00'  esize = 32;  elements = 2;
  when '01'  esize = 16;  elements = 4;
  when '10'  esize = 8;   elements = 8;
  when '11'  UNDEFINED;
if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

T1

VDUP{<c>}{<q>}.<size> <Qd>, <Rt> // Encoded as Q = 1
VDUP{<c>}{<q>}.<size> <Dd>, <Rt> // Encoded as Q = 0

Decode for this encoding

if Q == '1' & Vd<0> == '1' then UNDEFINED;
d = UInt(D:Vd);  t = UInt(Rt);  regs = if Q == '0' then 1 else 2;
case B:E of
  when '00'  esize = 32;  elements = 2;
  when '01'  esize = 16;  elements = 4;
  when '10'  esize = 8;   elements = 8;
  when '11'  UNDEFINED;
if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406. ARM strongly recommends that any VDUP instruction is unconditional, see Conditional execution on page F2-2407.

> See Standard assembler syntax fields on page F2-2406.

<size>
The data size for the elements of the destination vector. It must be one of:

- 8 Encoded as \([b, e] = 0b10\).
- 16 Encoded as \([b, e] = 0b01\).
- 32 Encoded as \([b, e] = 0b00\).

<Qd>
The destination vector for a quadword operation.

<Dd>
The destination vector for a doubleword operation.

<Rt>
The ARM source register.

Operation for all encodings

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    scalar = R[t]<esize-1:0>;
    for r = 0 to regs-1
        for e = 0 to elements-1
            Elem[D[d+r],e,esize] = scalar;
```
F6.1.74 VDUP (scalar)

Duplicate vector element to vector duplicates a single element of a vector into every element of the destination vector.

The scalar, and the destination vector elements, can be any one of 8-bit, 16-bit, or 32-bit fields. There is no distinction between data types.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0 |
|--------------------------|--------------------------|--------------------------|--------------------------|
| 1 1 1 1 0 0 1 1 1 1 1 1 | D 1 1 | imm4 | Vd | 1 1 0 0 0 | Q | M | 0 | Vm |

Encoding

Applies when \( Q = 0 \).

\[
VDUP{<c>}{<q>}.<size> <Dd>, <Dm[x]>
\]

Encoding

Applies when \( Q = 1 \).

\[
VDUP{<c>}{<q>}.<size> <Qd>, <Dm[x]>
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if imm4} & = \text{‘x000’ then UNDEFINED;} \\
\text{if } Q & = \text{‘1’ \\& Vd<0> = ‘1’ then UNDEFINED;} \\
\text{case imm4 of} \\
& \quad \text{when ‘xxx2’ esize = 8; elements = 8; index = UInt(imm4<3:1>);} \\
& \quad \text{when ‘xx10’ esize = 16; elements = 4; index = UInt(imm4<3:2>);} \\
& \quad \text{when ‘x100’ esize = 32; elements = 2; index = UInt(imm4<3>);} \\
& \quad d = \text{UInt(0:Vd); } m = \text{UInt(M:Vm); } \text{regs = if } Q = \text{‘0’ then 1 else 2} ;
\end{align*}
\]

T1

| 15 14 13 12 11 10 9 8 7 6 5 4 3 0 15 12 11 10 9 8 7 6 5 4 3 0 |
|--------------------------|--------------------------|--------------------------|--------------------------|
| 1 1 1 1 1 1 1 1 1 1 1 1 | D 1 1 | imm4 | Vd | 1 1 0 0 0 | Q | M | 0 | Vm |

Encoding

Applies when \( Q = 0 \).

\[
VDUP{<c>}{<q>}.<size> <Dd>, <Dm[x]>
\]

Encoding

Applies when \( Q = 1 \).

\[
VDUP{<c>}{<q>}.<size> <Qd>, <Dm[x]>
\]
**Decode for all variants of this encoding**

if imm4 == 'x000' then UNDEFINED;
if Q == '1' & Vd<0> == '1' then UNDEFINED;
case imm4 of
   when 'xxx1'  esize = 8;  elements = 8;  index = UInt(imm4<3:1>);
   when 'xx10'  esize = 16; elements = 4;  index = UInt(imm4<3:2>);
   when 'x100'  esize = 32; elements = 2;  index = UInt(imm4<3>);
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

**Assembler symbols**

<><> For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.

For encoding T1: see *Standard assembler syntax fields* on page F2-2406.

<><> See *Standard assembler syntax fields* on page F2-2406.

<size> The data size. It must be one of:
8   Encoded as imm4<0> = '1'. imm4<3:1> encodes the index[x] of the scalar.
16  Encoded as imm4<1:0> = '10'. imm4<3:2> encodes the index [x] of the scalar.
32  Encoded as imm4<2:0> = '100'. imm4<3> encodes the index [x] of the scalar.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm[x]> The scalar. For details of how [x] is encoded, see the description of <size>.

**Operation for all encodings**

if ConditionPassed() then
   EncodingSpecificOperations();  CheckAdvSIMDEnabled();
   scalar = Elem[D[m],index,esize];
   for r = 0 to regs-1
      for e = 0 to elements-1
         Elem[D[d+r],e,esize] = scalar;
F6.1.75   VEOR

Vector Bitwise Exclusive OR performs a bitwise exclusive OR operation between two registers, and places the result in the destination register. The operand and result registers can be quadword or doubleword. They must all be the same size.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4 |3 0 |
|1 1 1 1 0 0 1|1 0|D|0 0|Vn|Vd|0 0 0 1|N|Q|M|1|Vm|

64-bit SIMD vector variant

Applies when Q == 0.

VEOR{<c>{<q>{<dt>}{<Dd>,} <Dn>, <Dm>}}

128-bit SIMD vector variant

Applies when Q == 1.

VEOR{<c>{<q>{<dt>}{<Qd>,} <Qn>, <Qm>}}

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

\[
d = \text{UInt}(D:Vd); \quad n = \text{UInt}(N:Vn); \quad m = \text{UInt}(M:Vm); \quad \text{regs} = \text{if} \ Q == '0' \ \text{then} \ 1 \ \text{else} \ 2;
\]

T1

|15 14 13|12|11 10 9 8|7 6 5 4|3 0 |15|12|11 10 9 8|7 6 5 4|3 0 |
|1 1 1 1 1 1 1 0|D|0 0|Vn|Vd|0 0 0 1|N|Q|M|1|Vm|

64-bit SIMD vector variant

Applies when Q == 0.

VEOR{<c>{<q>{<dt>}{<Dd>,} <Dn>, <Dm>}}

128-bit SIMD vector variant

Applies when Q == 1.

VEOR{<c>{<q>{<dt>}{<Qd>,} <Qn>, <Qm>}}

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

\[
d = \text{UInt}(D:Vd); \quad n = \text{UInt}(N:Vn); \quad m = \text{UInt}(M:Vm); \quad \text{regs} = \text{if} \ Q == '0' \ \text{then} \ 1 \ \text{else} \ 2;
\]

Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

<dt> An optional data type. It is ignored by assemblers, and does not affect the encoding.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = D[n+r] EOR D[m+r];
```

_iss10775_
F6.1.76   **VEXT (byte elements)**

Vector Extract extracts elements from the bottom end of the second operand vector and the top end of the first, concatenates them and places the result in the destination vector.

The elements of the vectors are treated as being 8-bit fields. There is no distinction between data types.

The following figure shows an example of the operation of VEXT doubleword operation for imm = 3.

```
Vm | Vn | Vd
---|---|---
0  | 0  | 0
```

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

This instruction is used by the pseudo-instruction **VEXT (multibyte elements)**. The pseudo-instruction is never the preferred disassembly.

### 64-bit SIMD vector variant

Applies when Q == 0.

\[
\text{VEXT} \{<c>\} \{<q>\}.8 \{<Dd>,\} <Dn>, <Dm>, #<imm>
\]

### 128-bit SIMD vector variant

Applies when Q == 1.

\[
\text{VEXT} \{<c>\} \{<q>\}.8 \{<Qd>,\} <Qn>, <Qm>, #<imm>
\]

**Decode for all variants of this encoding**

- if Q == '1' && (Vd<0> == '1' || Vin<0> == '1' || Vm<0> == '1') then UNDEFINED;
- if Q == '0' && imm<3> == '1' then UNDEFINED;
- quadword_operation = (Q == '1'); position = 8 * UInt(imm4);
- d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

### T1

```
T1
|15 14 13 12|11 10 9 8|7 6 5 4|3 0|15 12|11 8|7 6 5 4|3 0|
---|---|---|---|---|---|---|---|---|
1 1 1 0 1 1 1 1 | D 1 1 | Vn | Vd | imm4 | N | Q | M | 0 | Vm
```

**64-bit SIMD vector variant**

Applies when Q == 0.
VEXT{<c>}{<q>}.8 {<Dd>,} <Dn>, <Dm>, #<imm>

128-bit SIMD vector variant
Applies when \( Q = 1 \).
VEXT{<c>}{<q>}.8 {<Qd>,} <Qn>, <Qm>, #<imm>

Decode for all variants of this encoding

\[
\begin{align*}
&\text{if } Q = '1' \& \& (Vd<0> == '1' || Vm<0> == '1') \text{ then UNDEFINED;} \\
&\text{if } Q = '0' \& \& \text{imm4<3> == '1'} \text{ then UNDEFINED;} \\
&\text{quadword operation } = (Q == '1'); \\
&\text{position} = 8 \times \text{UInt}(\text{imm4}); \\
&d = \text{UInt}(D:Vd); \quad n = \text{UInt}(N:Vn); \quad m = \text{UInt}(M:Vm);
\end{align*}
\]

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEXT (multibyte elements)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

\(<c>\)  
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.  
For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\)  
See Standard assembler syntax fields on page F2-2406.

\(<Qd>\)  
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>*2. 

\(<Qn>\)  
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>*2. 

\(<Qm>\)  
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>*2. 

\(<Dd>\)  
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field. 

\(<Dn>\)  
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field. 

\(<Dm>\)  
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field. 

\(<\text{imm}>\)  
For the 64-bit SIMD vector variant: is the location of the extracted result in the concatenation of the operands, as a number of bytes from the least significant end, in the range 0 to 7, encoded in the "imm4" field.  
For the 128-bit SIMD vector variant: is the location of the extracted result in the concatenation of the operands, as a number of bytes from the least significant end, in the range 0 to 15, encoded in the "imm4" field.

Operation for all encodings

\[
\begin{align*}
&\text{if } \text{ConditionPassed()} \text{ then } \\
&\quad \text{EncodingSpecificOperations(); CheckAdvSIMDEnabled();} \\
&\quad \text{if quadword operation then} \\
&\quad \quad Q[d>>1] = \langle Q[m>>1]:Q[n>>1]\rangle<\text{position}+127:position>; \\
&\quad \quad \text{else} \\
&\quad \quad D[d] = \langle D[m]:D[n]\rangle<\text{position}+63:position>;
\end{align*}
\]
F6.1.77 VEXT (multibyte elements)

Vector Extract extracts elements from the bottom end of the second operand vector and the top end of the first, concatenates them and places the result in the destination vector.

This instruction is a pseudo-instruction of the VEXT (byte elements) instruction. This means that:

- The encodings in this description are named to match the encodings of VEXT (byte elements).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VEXT (byte elements) gives the operational pseudocode for this instruction.

A1

|31 30 29 28|27 26 25 24|23 22 21 20|19  16|15  12| 11  8  7  6  5  4  3  0 |
| 1 1 1 1| 0 0 0 1| 0 1| D| 1 1| Vn| Vd| imm4| N| Q| M| 0| Vm|

64-bit SIMD vector variant

Applies when Q == 0.
VEXT{<c>}{<q>}.<size>{<Dd>,} <Dn>, <Dm>, #<imm>
is equivalent to
VEXT{<c>}{<q>}.8 {<Dd>,} <Dn>, <Dm>, #<imm*(size/8)>
and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.
VEXT{<c>}{<q>}.<size>{<Qd>,} <Qn>, <Qm>, #<imm>
is equivalent to
VEXT{<c>}{<q>}.8 {<Qd>,} <Qn>, <Qm>, #<imm*(size/8)>
and is never the preferred disassembly.

T1

|15 14 13 12|11 10 9  8| 7  6  5  4| 3  0|15 12| 11  8  7  6  5  4  3  0 |
| 1 1 1 1| 0 1 1 1| 1 1| D| 1 1| Vn| Vd| imm4| N| Q| M| 0| Vm|

64-bit SIMD vector variant

Applies when Q == 0.
VEXT{<c>}{<q>}.<size>{<Dd>,} <Dn>, <Dm>, #<imm>
is equivalent to
VEXT{<c>}{<q>}.8 {<Dd>,} <Dn>, <Dm>, #<imm*(size/8)>
and is never the preferred disassembly.
128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VEXT}\{<c>\}{<q>}.<\text{size}> \{<Qd>,} <Qn>, <Qm>, #<imm> \]

is equivalent to

\[ \text{VEXT}\{<c>\}{<q>}.8 \{<Qd>,} <Qn>, <Qm>, #<imm*(\text{size}/8)> \]

and is never the preferred disassembly.

Assembler symbols

<\text{c}> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<\text{q}> See Standard assembler syntax fields on page F2-2406.

<\text{size}> For the 64-bit SIMD vector variant: is the size of the operation, and can be one of 16 or 32.

For the 128-bit SIMD vector variant: is the size of the operation, and can be one of 16, 32 or 64.

<\text{Qd}> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<\text{Qn}> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<\text{Qm}> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<\text{Dd}> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<\text{Dn}> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<\text{Dm}> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<\text{imm}> For the 64-bit SIMD vector variant: is the location of the extracted result in the concatenation of the operands, as a number of bytes from the least significant end, in the range 0 to \((128/<\text{size}>)-1\).

For the 128-bit SIMD vector variant: is the location of the extracted result in the concatenation of the operands, as a number of bytes from the least significant end, in the range 0 to \((64/<\text{size}>)-1\).

Operation for all encodings

The description of \text{VEXT} (byte elements) gives the operational pseudocode for this instruction.
F6.1.78   VFMA

Vector Fused Multiply Accumulate multiplies corresponding elements of two vectors, and accumulates the results into the elements of the destination vector. The instruction does not round the result of the multiply before the accumulation.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th></th>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>1 1 1 1 0 0 1 0</td>
<td>D</td>
<td>0</td>
<td>sz Vn</td>
<td>Vd</td>
<td>1 1 0 0</td>
<td>N Q M 1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ \text{VFMA}\{<c>\}{<q>}.<dt> <Dd>, <Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VFMA}\{<c>\}{<q>}.<dt> <Qd>, <Qn>, <Qm> \]

Decode for all variants of this encoding

if \( Q = '1' && (Vd<0> = '1' || \text{N} = '1' || \text{M} = '1') \) then UNDEFINED;
if \( sz = '2' \) then UNDEFINED;
advsimd = TRUE; op1_neg = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

A2

<table>
<thead>
<tr>
<th></th>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond size op</td>
<td>!=1111 1 1 1 0 1</td>
<td>D</td>
<td>1</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0</td>
<td>x</td>
</tr>
</tbody>
</table>

Single-precision scalar variant

Applies when size == 10.

\[ \text{VFMA}\{<c>\}{<q>}.F32 <Sd>, <Sn>, <Sm> \]

Double-precision scalar variant

Applies when size == 11.

\[ \text{VFMA}\{<c>\}{<q>}.F64 <Dd>, <Dn>, <Dm> \]

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE; op1_neg = (op == '1');
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions

T1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 1  | 1  | 0 | 1  | 1 | 1 | 0 | D | 0 | sz | Vn | Vd | 1 | 1 | 0 | N | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VFMA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VFMA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '0' then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE; op1_neg = (op == '1');
d = UINT(D:Vd); n = UINT(N:Vn); m = UINT(M:Vm);
regs = if Q == '0' then 1 else 2;

T2

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 1  | 1  | 0 | 1  | 1 | 1 | 0 | D | 1 | 0 | Vn | Vd | 1 | 0 | x | N | 0 | M | 0 | Vm |

Single-precision scalar variant

Applies when size == 10.

VFMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VFMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE; op1_neg = (op == '1');
case size of
  when '10' esize = 32; d = UINT(Vd:D); n = UINT(Vn:N); m = UINT(Vm:M);
  when '11' esize = 64; d = UINT(D:Vd); n = UINT(N:Vn); m = UINT(M:Vm);
Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

- F32 when sz = 0

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
    if advsimd then // Advanced SIMD instruction
        for r = 0 to regs-1
            for e = 0 to elements-1
                bits(esize) op1 = Elem[D[n+r]],e,esize;
                if op1_neg then op1 = FPNeg(op1);
                Elem[D[d+r],e,esize] = FPMulAdd(Elem[D[d+r],e,esize],
                    op1, Elem[D[m+r],e,esize], StandardFPSCRValue());
    else // VFP instruction
        case esize of
            when 32
                op32 = if op1_neg then FPNeg(S[n]) else S[n];
                S[d] = FPMulAdd(S[d], op32, S[m], FPSCR);
            when 64
                op64 = if op1_neg then FPNeg(D[n]) else D[n];
                D[d] = FPMulAdd(D[d], op64, D[m], FPSCR);
F6.1.79 **VFMS**

Vector Fused Multiply Subtract negates the elements of one vector and multiplies them with the corresponding elements of another vector, adds the products to the corresponding elements of the destination vector, and places the results in the destination vector. The instruction does not round the result of the multiply before the addition.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

**A1**

<table>
<thead>
<tr>
<th>[31 30 29 28]</th>
<th>[27 26 25 24]</th>
<th>[23 22 21 20]</th>
<th>[19 18 17 16]</th>
<th>[15 14 13 12]</th>
<th>[11 10 9 8]</th>
<th>[7 6 5 4]</th>
<th>[3 2 1 0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 0 0</td>
<td>D</td>
<td>1</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 0 0</td>
<td>N</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VFMS<op>.<dt> <Dd>, <Dn>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VFMS<op>.<dt> <Qd>, <Qn>, <Qm>

**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE; op1_neg = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

**A2**

<table>
<thead>
<tr>
<th>[31 28]</th>
<th>[27 26 25 24]</th>
<th>[23 22 21 20]</th>
<th>[19 18 17 16]</th>
<th>[15 14 13 12]</th>
<th>[11 10 9 8]</th>
<th>[7 6 5 4]</th>
<th>[3 2 1 0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>!=1111</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>1</td>
</tr>
</tbody>
</table>

**Single-precision scalar variant**

Applies when size == 10.

VFMS<op>.F32 <Sd>, <Sn>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VFMS<op>.F64 <Dd>, <Dn>, <Dm>

**Decode for all variants of this encoding**

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE; op1_neg = (op == '1');
When '10' esize = 32; d = UInt(Vd:N); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

<table>
<thead>
<tr>
<th>1 5 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>D</td>
</tr>
<tr>
<td>sz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>N</td>
<td>Q</td>
<td>M</td>
<td>1</td>
<td>Vm</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VFMS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VFMS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE; op1_neg = (op == '1');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

T2

<table>
<thead>
<tr>
<th>1 5 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>D</td>
</tr>
<tr>
<td>sz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>N</td>
<td>1</td>
<td>M</td>
<td>0</td>
<td>Vm</td>
</tr>
</tbody>
</table>

Single-precision scalar variant

Applies when size == 10.

VFMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VFMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE; op1_neg = (op == '1');
case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Sd>
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn>
Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm>
Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDorVFPEnabled(TRUE, advsimd);
    if advsimd then // Advanced SIMD instruction
        for r = 0 to regs-1
            for e = 0 to elements-1
                bits(esize) op1 = Elem[D[n+r],e,esize];
                if op1_neg then op1 = FPNeg(op1);
                Elem[D[d+r],e,esize] = FPMulAdd(Elem[D[d+r],e,esize],
                    op1, Elem[D[m+r],e,esize], StandardFPSCRValue());
    else // VFP instruction
        case esize of
            when 32
                op32 = if op1_neg then FPNeg(S[n]) else S[n];
                S[d] = FPMulAdd(S[d], op32, S[m], FPSCR);
            when 64
                op64 = if op1_neg then FPNeg(D[n]) else D[n];
                D[d] = FPMulAdd(D[d], op64, D[m], FPSCR);
F6.1.80  VFNMA

Vector Fused Negate Multiply Accumulate negates one floating-point register value and multiplies it by another floating-point register value, adds the negation of the floating-point value in the destination register to the product, and writes the result back to the destination register. The instruction does not round the result of the multiply before the addition.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant
Applies when size == 10.
VFNMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant
Applies when size == 11.
VFNMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
op1_neg = (op == '1');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

Single-precision scalar variant
Applies when size == 10.
VFNMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant
Applies when size == 11.
VFNMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
op1_neg = (op == '1');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<op> See Standard assembler syntax fields on page F2-2406.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  case esize of
    when 32
      op32 = if op1_neg then FPNeg(S[n]) else S[n];
      S[d] = FPMulAdd(FPNeg(S[d]), op32, S[m], FPSCR);
    when 64
      op64 = if op1_neg then FPNeg(D[n]) else D[n];
      D[d] = FPMulAdd(FPNeg(D[d]), op64, D[m], FPSCR);
F6.1.81   VFNMS

Vector Fused Negate Multiply Subtract multiplies together two floating-point register values, adds the negation of the floating-point value in the destination register to the product, and writes the result back to the destination register. The instruction does not round the result of the multiply before the addition.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**A1**

![Instruction Format](image)

### Single-precision scalar variant

Applies when size == 10.

VFNMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

### Double-precision scalar variant

Applies when size == 11.

VFNMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

### Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
opl_neg = (op == '1');
case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

**T1**

![Instruction Format](image)

### Single-precision scalar variant

Applies when size == 10.

VFNMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

### Double-precision scalar variant

Applies when size == 11.

VFNMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

### Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
opl_neg = (op == '1');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Assembler symbols

<
  See Standard assembler syntax fields on page F2-2406.

><
  See Standard assembler syntax fields on page F2-2406.

<Sd>
  Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn>
  Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm>
  Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

<
  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<
  Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<
  Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  case esize of
    when 32
      op32 = if op1_neg then FPNeg(S[n]) else S[n];
      S[d] = FPMulAdd(FPNeg(S[d]), op32, S[m], FPSCR);
    when 64
      op64 = if op1_neg then FPNeg(D[n]) else D[n];
      D[d] = FPMulAdd(FPNeg(D[d]), op64, D[m], FPSCR);
F6.1.82   VHADD

Vector Halving Add adds corresponding elements in two vectors of integers, shifts each result right one bit, and places the final results in the destination vector. The results of the halving operations are truncated. For rounded results, see VRHADD).

The operand and result elements are all the same type, and can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPtr registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when Q == 0.

VHADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VHADD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
add = (op == '0');  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant

Applies when Q == 0.

VHADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VHADD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
**Decode for all variants of this encoding**

if \( Q = '1' \) \&\& (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
add = (op == '0');  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

**Assembler symbols**

- **<>** For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  For encoding T1: see *Standard assembler syntax fields* on page F2-2406.

- **<>** See *Standard assembler syntax fields* on page F2-2406.

- **dt** Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
  
<table>
<thead>
<tr>
<th>Data Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S8</td>
<td>when ( U = 0, size = 00 )</td>
</tr>
<tr>
<td>S16</td>
<td>when ( U = 0, size = 01 )</td>
</tr>
<tr>
<td>S32</td>
<td>when ( U = 0, size = 10 )</td>
</tr>
<tr>
<td>U8</td>
<td>when ( U = 1, size = 00 )</td>
</tr>
<tr>
<td>U16</td>
<td>when ( U = 1, size = 01 )</td>
</tr>
<tr>
<td>U32</td>
<td>when ( U = 1, size = 10 )</td>
</tr>
</tbody>
</table>

- **Qd** Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>\)*2.

- **Qn** Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>\)*2.

- **Qm** Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>\)*2.

- **Dd** Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- **Dn** Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

- **Dm** Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Int(Elem[D:n+r],e,esize], unsigned);
      op2 = Int(Elem[D:m+r],e,esize], unsigned);
      result = if add then op1+op2 else op1-op2;
      Elem[D:d+r],e,esize] = result<esize:1>;
F6.1.83   VHSUB

Vector Halving Subtract subtracts the elements of the second operand from the corresponding elements of the first operand, shifts each result right one bit, and places the final results in the destination vector. The results of the halving operations are truncated. There is no rounding version.

The operand and result elements are all the same type, and can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8| 7 6 5 4| 3 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1   1 1 1 0 0 1 0 | U | O | D | size | Vn | Vd | 0 | 0 | 1 | N | Q | M | 0 | Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VHSUB{<c>}{<q>}{<dt>}{<Dd>}{<Dn>}{<Dm>}

**128-bit SIMD vector variant**

Applies when Q == 1.

VHSUB{<c>}{<q>}{<dt>}{<Qd>}{<Qn>}{<Qm>}

**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
add = (op == '0');  unsigned = (U == '1');
esize = 8 < Uint(size);  elements = 64 DIV esize;
d = Uint(D:Vd);  n = Uint(N:Vn);  m = Uint(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1   1 1 U</td>
<td>1 1 1 1 0</td>
<td>D</td>
<td>size</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VHSUB{<c>}{<q>}{<dt>}{<Dd>}{<Dn>}{<Dm>}

**128-bit SIMD vector variant**

Applies when Q == 1.

VHSUB{<c>}{<q>}{<dt>}{<Qd>}{<Qn>}{<Qm>}
**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
add = (op == '0');  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

**Assembler symbols**

<q>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<q>
See Standard assembler syntax fields on page F2-2406.
<dt>
Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as Qd*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as Qn*2.

<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as Qm*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Int(Elem[D[n+r],e,esize], unsigned);
      op2 = Int(Elem[D[m+r],e,esize], unsigned);
      result = if add then op1+op2 else op1-op2;
      Elem[D[d+r],e,esize] = result<esize:1>;

VLD1 (single element to one lane)

Load single 1-element structure to one lane of one register: loads one element from memory into one element of a
register. Elements of the register that are not loaded are unchanged. For details of the addressing mode see The
Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the
instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For
more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**A1**

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1|0 1 0 0|D 1 0|Rn|Vd|1=11|0 0|index_align|Rm |

**Offset variant**

Applies when \( Rm = 1111 \).

VLD1{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]

**Post-indexed variant**

Applies when \( Rm = 1101 \).

VLD1{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

**Post-indexed variant**

Applies when \( Rm \neq 11x1 \).

VLD1{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm>

**Decode for all variants of this encoding**

if size == '11' then SEE VLD1 (single element to all lanes);

case size of

  when '00'
    if index_align<0> != '0' then UNDEFINED;
    ebytes = 1; index = UInt(index_align<3:1>);
    alignment = 1;

  when '01'
    if index_align<1> != '0' then UNDEFINED;
    ebytes = 2; index = UInt(index_align<3:2>);
    alignment = if index_align<0> == '0' then 1 else 2;

  when '10'
    if index_align<2> != '0' then UNDEFINED;
    if index_align<1:0> != '00' && index_align<1:0> != '11' then UNDEFINED;
    ebytes = 4; index = UInt(index_align<3>);
    alignment = if index_align<1:0> == '00' then 1 else 4;
    d = UInt(D:Vd); n = UInt(Rn); m = UInt(Rm);
    wback = (m != 15); register_index = (m != 15 && m != 13);
    if n == 15 then UNPREDICTABLE;

**T1**

| 15 14 13 12|11 10 9 8 7 6 5 4 3|0 15 12|11 10 9 8 7 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1|0 1 0 1|D 1 0|Rn|Vd|1=11|0 0|index_align|Rm |
Offset variant
Applies when \( Rm == 1111 \).
\[ \text{VLDI}{\langle c\rangle}{\langle q\rangle}.{\langle\text{size}\rangle} \ {\langle\text{list}\rangle}, \ [\{\langle Rn\rangle{\langle:\langle\text{align}\rangle}\}}] \]

Post-indexed variant
Applies when \( Rm == 1101 \).
\[ \text{VLDI}{\langle c\rangle}{\langle q\rangle}.{\langle\text{size}\rangle} \ {\langle\text{list}\rangle}, \ [\{\langle Rn\rangle{\langle:\langle\text{align}\rangle}\}}]! \]

Post-indexed variant
Applies when \( Rm != 11x1 \).
\[ \text{VLDI}{\langle c\rangle}{\langle q\rangle}.{\langle\text{size}\rangle} \ {\langle\text{list}\rangle}, \ [\{\langle Rn\rangle{\langle:\langle\text{align}\rangle}\}}, \ <Rm> \]

Decode for all variants of this encoding

if size == '11' then SEE VLD1 (single element to all lanes);
case size of
   when '00'
      if index_align<0> != '0' then UNDEFINED;
      ebytes = 1; index = UInt(index_align<3:1>);
      alignment = 1;
   when '01'
      if index_align<1> != '0' then UNDEFINED;
      ebytes = 2; index = UInt(index_align<3:2>);
      alignment = if index_align<0> == '0' then 1 else 2;
   when '10'
      if index_align<2> != '0' then UNDEFINED;
      if index_align<1:0> != '00' && index_align<1:0> != '11' then UNDEFINED;
      ebytes = 4; index = UInt(index_align<3>);
      alignment = if index_align<1:0> == '00' then 1 else 4;
   \[ d = \text{UInt(D:Vd)}; \ n = \text{UInt(Rn)}; \ m = \text{UInt(Rm)}; \ wback = (m != 15); \ register_index = (m != 15 && m != 13); \ if n == 15 then UNPREDICTABLE; \]

Notes for all encodings
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

\(<c>\)
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\)
See Standard assembler syntax fields on page F2-2406.

\(<\text{size}>\)
Is the data size, encoded in the "size" field. It can have the following values:
8 \quad \text{when size = 00}
16 \quad \text{when size = 01}
32 \quad \text{when size = 10}

\(<\text{list}>\)
Is a list containing the single 64-bit name of the SIMD&FP register holding the element. The list must be \{ \langle Dd\rangle{\langle\langle\text{index}\rangle}\} \}. The register \langle Dd\rangle \ is encoded in the "D:Vd" field. The permitted values and encoding of \langle index\rangle \ depend on \langle size\>:
\[ \langle\text{size}\rangle = 8 \quad \langle\text{index}\rangle \ \text{is in the range 0 to 7, encoded in the "index\_align<3:1>" field.} \]
\[ \langle\text{size}\rangle = 16 \quad \langle\text{index}\rangle \ \text{is in the range 0 to 3, encoded in the "index\_align<3:2>" field.} \]
\[ \langle\text{size}\rangle = 32 \quad \langle\text{index}\rangle \ \text{is 0 or 1, encoded in the "index\_align<3>" field.} \]
<Rn> Is the general-purpose base register, encoded in the "Rn" field.

<align> When <size> == 8, <align> must be omitted, otherwise it is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and the encoding depends on <size>:

- <size> == 8 Encoded in the "index_align<0>" field as 0.
- <size> == 16 Encoded in the "index_align<1:0>" field as 0b00.
- <size> == 32 Encoded in the "index_align<2:0>" field as 0b000.

Whenever <align> is present, the permitted values and encoding depend on <size>:

- <size> == 16 <align> is 16, meaning 16-bit alignment, encoded in the "index_align<1:0>" field as 0b01.
- <size> == 32 <align> is 32, meaning 32-bit alignment, encoded in the "index_align<2:0>" field as 0b011.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm> Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  address = R[n]; iswrite = FALSE;
  - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  Elem[D[d],index] = MemU[address,ebytes];
  if wback then
    if register_index then
      R[n] = R[n] + R[m];
    else
      R[n] = R[n] + ebytes;
  else
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    if wback then
      if register_index then
        R[n] = R[n] + R[m];
      else
        R[n] = R[n] + ebytes;
F6.1.85 VLD1 (single element to all lanes)

Load single 1-element structure and replicate to all lanes of one register loads one element from memory into every element of one or two vectors. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4|3 2 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 |1 0 1 |D 1 |0 |Rn |Vd |1 1 0 0 |size |T |a |Rm |

**Offset variant**
Applies when Rm == 1111.

VLD1{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}] 

**Post-indexed variant**
Applies when Rm == 1101.

VLD1{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>]!

**Post-indexed variant**
Applies when Rm != 11x1.

VLD1{<c>}.<size> <list>, [<Rn>{:<align}>], <Rm>

**Decode for all variants of this encoding**

if size == '11' || (size == '00' & a == '1') then UNDEFINED;
ebytes = 1 << UInt(size);  regs = if T == '0' then 1 else 2;
alignment = if a == '0' then 1 else ebytes;
d = UInt(0:Vd);  n = UInt(Rn);  m = UInt(Rm);
wback = (m != 15);  register_index = (m != 15 && m != 13);
if n == 15 || d+regs > 32 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If d+regs > 32, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4|3 0 |15 12|11 10 9 8|7 6 5 4|3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 |0 0 1 |1 |D 1 |0 |Rn |Vd |1 1 0 0 |size |T |a |Rm |
**Offset variant**
Applies when \( Rm == 1111 \).
\[
VLDI\{<c>\}{<q>}.<size> \langle\text{list}\rangle, [\langle Rn\rangle{:<align}\}]
\]

**Post-indexed variant**
Applies when \( Rm == 1101 \).
\[
VLDI\{<c>\}{<q>}.<size> \langle\text{list}\rangle, [\langle Rn\rangle{:<align}\}]!
\]

**Post-indexed variant**
Applies when \( Rm != 11x1 \).
\[
VLDI\{<c>\}{<q>}.<size> \langle\text{list}\rangle, [\langle Rn\rangle{:<align}\}], <Rm>
\]

**Decode for all variants of this encoding**
\[
\text{if size == '11' || (size == '00' && a == '1')} \text{ then UNDEFINED};
\]
\[
e\text{bytes} = 1 << \text{UInt(size)};
\]
\[
\text{regs} = \text{if } T == '0' \text{ then } 1 \text{ else } 2;
\]
\[
\text{alignment} = \text{if a == '0' then } 1 \text{ else } e\text{bytes};
\]
\[
d = \text{UInt}(D : Vd);
\]
\[
n = \text{UInt}(Rn);
\]
\[
m = \text{UInt}(Rm);
\]
\[
\text{wback} = (m != 15);
\]
\[
\text{register_index} = (m != 15 && m != 13);
\]
\[
\text{if } n == 15 || d+regs > 32 \text{ then UNPREDICTABLE};
\]

**CONSTRAINED UNPREDICTABLE behavior**
If \( d+regs > 32 \), then one of the following behaviors must occur:
- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

**Notes for all encodings**
For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *VLDI (single element to all lanes)* on page K1-5470.

**Assembler symbols**
- For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
- For encoding T1: see *Standard assembler syntax fields* on page F2-2406.
- See *Standard assembler syntax fields* on page F2-2406.
- Is the data size, encoded in the "size" field. It can have the following values:
  - 8 when size = 00
  - 16 when size = 01
  - 32 when size = 10
  The encoding size = 11 is reserved.
- Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:
  - \{ <Dd>[] \} Encoded in the "T" field as 0.
  - \{ <Dd>[] , <Dd+1>[] \} Encoded in the "T" field as 1.
The register <Dd> is encoded in the "D:Vd" field.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

<align> When <size> == 8, <align> must be omitted, otherwise it is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and is encoded in the "a" field as 0. Whenever <align> is present, the permitted values and encoding depend on <size>:

- <size> == 16 <align> is 16, meaning 16-bit alignment, encoded in the "a" field as 1.
- <size> == 32 <align> is 32, meaning 32-bit alignment, encoded in the "a" field as 1.

<align> is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm> Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

**Operation for all encodings**

```assembly
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n]; iswrite = FALSE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    bits(64) replicated_element = Replicate(MemU[address,ebytes]);
    for r = 0 to regs-1
        D[d+r] = replicated_element;
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + ebytes;
```
VLD1 (multiple single elements)

Load multiple single 1-element structures to one, two, three, or four registers loads elements from memory into one, two, three, or four registers, without de-interleaving. Every element of each register is loaded. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8|7 6 5 4|3 0 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 1 1 1 1 | 0 1 0 0 | D 1 0 | Rn | Vd | x | x | x | size | align | Rm |

**Offset variant**

Applies when \( Rm = 1111 \).

\[ \text{VLD1}\{<c>}{<q>}.<\text{size} <\text{list}>, \left[<Rn>\{:<\text{align}>\}\right] \]

**Post-indexed variant**

Applies when \( Rm = 1101 \).

\[ \text{VLD1}\{<c>}{<q>}.<\text{size} <\text{list}>, \left[<Rn>\{:<\text{align}>\}\right]! \]

**Post-indexed variant**

Applies when \( Rm != 11x1 \).

\[ \text{VLD1}\{<c>}{<q>}.<\text{size} <\text{list}>, \left[<Rn>\{:<\text{align}>\}\right], <Rm> \]

**Decode for all variants of this encoding**

\[
\text{case type of } \quad \text{when '0111'} \\
\quad \text{reg} \text{s} = 1; \text{if align} <\text{c} = '1' \text{then UNDEFINED;}
\text{when '1010'} \\
\quad \text{reg} \text{s} = 2; \text{if align} = '11' \text{then UNDEFINED;}
\text{when '0110'} \\
\quad \text{reg} \text{s} = 3; \text{if align} <\text{c} = '1' \text{then UNDEFINED;}
\text{when '0010'} \\
\quad \text{reg} \text{s} = 4;
\text{otherwise}
\quad \text{SEE "Related encodings";}
\text{alignment} = \text{if align} = '00' \text{then 1 else 4 } << \text{UInt}(\text{align})
\text{ebytes} = 1 << \text{UInt}(\text{size}); \text{elements} = 8 \div \text{ebytes};
\text{d} = \text{UInt}(0:Vd); \quad \text{n} = \text{UInt}(Rn); \quad \text{m} = \text{UInt}(Rm);
\text{wback} = (m != 15); \quad \text{register_index} = (m != 15 \&\& m != 13);
\text{if n == 15 } || \text{d reg} \text{s} > 32 \text{then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( d = \text{reg} \text{s} > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
T1

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3</th>
<th>0 15</th>
<th>12 11 8 7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

### Offset variant
Applies when \( Rm = 1111 \).

\[
\text{VLD1}\{<c>\}\{<q>\}.<\text{size}\> \ <\text{list}\>, \ [<Rn}\{:<\text{align}\}\]
\]

### Post-indexed variant
Applies when \( Rm = 1101 \).

\[
\text{VLD1}\{<c>\}\{<q>\}.<\text{size}\> \ <\text{list}\>, \ [<Rn}\{:<\text{align}\}\]!
\]

### Post-indexed variant
Applies when \( Rm \neq 11x1 \).

\[
\text{VLD1}\{<c>\}\{<q>\}.<\text{size}\> \ <\text{list}\>, \ [<Rn}\{:<\text{align}\}\], \ Rm
\]

### Decode for all variants of this encoding

```
case type of
    when '0111'
        reg = 1; if align<1> == '1' then UNDEFINED;
    when '1010'
        reg = 2; if align == '11' then UNDEFINED;
    when '0110'
        reg = 3; if align<1> == '1' then UNDEFINED;
    when '0010'
        reg = 4;
    otherwise
        SEE "Related encodings";
    alignment = if align == '00' then 1 else 4 << UInt(align);
    ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
    d = UInt(D:Vd); n = UInt(Rn); m = UInt(Rm);
    wback = (m != 15); register_index = (m != 15 && m == 13);
    if n == 15 || d+reg > 32 then UNPREDICTABLE;
```

### CONSTRAINED UNPREDICTABLE behavior
If \( d+reg > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD1 (multiple single elements) on page K1-5470.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
Assembler symbols

<
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<size>
Is the data size, encoded in the "size" field. It can have the following values:
8     when size = 00
16    when size = 01
32    when size = 10
64    when size = 11

<list>
Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:

{ <Dd> }
Encoded in the "type" field as 0b0111.

{ <Dd>, <Dd+1> }
Encoded in the "type" field as 0b1010.

{ <Dd>, <Dd+1>, <Dd+2> }
Encoded in the "type" field as 0b0110.

{ <Dd>, <Dd+1>, <Dd+2>, <Dd+3> }
Encoded in the "type" field as 0b0010.

The register <Dd> is encoded in the "D:Vd" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.

<align>
Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page F2-2323, and is encoded in the "align" field as 0b00. Whenever <align> is present, the permitted values are:
64    64-bit alignment, encoded in the "align" field as 0b01.
128   128-bit alignment, encoded in the "align" field as 0b10. Available only if <list> contains two or four registers.
256   256-bit alignment, encoded in the "align" field as 0b11. Available only if <list> contains four registers.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm>
Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    address = R[n];  iswrite = FALSE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    for r = 0 to regs-1
        for e = 0 to elements-1
            bits(ebytes*8) data;
            if ebytes != 8 then
                data = MemU[address,ebytes];
            else
                data<31:0> = if BigEndian() then MemU[address+4,4] else MemU[address,4];


data<63:32> = if BigEndian() then MemU[address,4] else MemU[address+4,4];
Elem[0]+r,e] = data;
address = address + ebytes;
if wback then
  if register_index then
    R[n] = R[n] + R[m];
  else
    R[n] = R[n] + 8*regs;
F6.1.87 VLD2 (single 2-element structure to one lane)

Load single 2-element structure to one lane of two registers loads one 2-element structure from memory into corresponding elements of two registers. Elements of the registers that are not loaded are unchanged. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\hline
1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & D & 1 & 0 & Rn & Vd & 1=11 & 0 & 1 & index\_align & Rm & size \\
\hline
\end{array}
\]

Offset variant

Applies when Rm == 1111.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}] 

Post-indexed variant

Applies when Rm == 1101.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

Post-indexed variant

Applies when Rm != 11x1.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>], <Rm>

Decode for all variants of this encoding

if size == '11' then SEE VLD2 (single 2-element structure to all lanes);

\[
\text{case size of}
\]

\[
\begin{cases}
\text{when '00':} & \\
\text{when '01':} & \\
\text{when '10':} & \\
\text{when '11':} & \\
\end{cases}
\]

\[
\begin{align*}
\text{ebytes} & = 1; \quad \text{index} = \text{UInt(index\_align<3:1>); \quad inc} = 1; \\
\text{alignment} & = \text{if index\_align<0> == '0' then 1 else 2}; \\
\end{align*}
\]

\[
\begin{align*}
\text{ebytes} & = 2; \quad \text{index} = \text{UInt(index\_align<3:2>); \\
\text{inc} & = \text{if index\_align<1> == '0' then 1 else 2}; \\
\text{alignment} & = \text{if index\_align<0> == '0' then 1 else 4}; \\
\end{align*}
\]

\[
\begin{align*}
\text{ebytes} & = 4; \quad \text{index} = \text{UInt(index\_align<3>); \\
\text{inc} & = \text{if index\_align<2> == '0' then 1 else 2}; \\
\text{alignment} & = \text{if index\_align<0> == '0' then 1 else 8}; \\
\end{align*}
\]

\[
\begin{align*}
d & = \text{UInt(D:Vd); \\
d2 & = d + \text{inc}; \\
m & = \text{UInt(Rn); \\
m & = \text{UInt(Rm); \\
wback & = (m != 15); \\
\text{register\_index} & = (m != 15) \&\& m != 13); \\
\text{if} & n == 15 || d2 > 31 \text{ then UNPREDICTABLE;}
\end{align*}
\]

CONSTRANIED UNPREDICTABLE behavior

If d2 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
T1

Offset variant
Applies when \( Rm = 1111 \).

\[
VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]\]

Post-indexed variant
Applies when \( Rm = 1101 \).

\[
VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!\]

Post-indexed variant
Applies when \( Rm \neq 11x1 \).

\[
VLD2{<c>}{<q>}.<size> <list>, [<Rn}>{:<align>}, <Rm>\]

Decode for all variants of this encoding

if size == '11' then SEE VLD2 (single 2-element structure to all lanes);
case size of
  when '00'
    ebytes = 1;  index = UInt(index_align<3:1>);  inc = 1;
    alignment = if index_align<0> == '0' then 1 else 2;
  when '01'
    ebytes = 2;  index = UInt(index_align<3:2>);
    inc = if index_align<1> == '0' then 1 else 2;
    alignment = if index_align<0> == '0' then 1 else 4;
  when '10'
    if index_align<1> != '0' then UNDEFINED;
    ebytes = 4;  index = UInt(index_align<3>);
    inc = if index_align<2> == '0' then 1 else 2;
    alignment = if index_align<0> == '0' then 1 else 8;
    d = UInt(D:Vd);  d2 = d + inc;  n = UInt(Rn);  m = UInt(Rm);
    wback = (m != 15);  register_index = (m != 15 \&\& m != 13);
    if n == 15 || d2 > 31 then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If \( d2 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD2 (single 2-element structure to one lane) on page K1-5470.
Assembler symbols

\(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<size>\) Is the data size, encoded in the "size" field. It can have the following values:

- 8 when size = 00
- 16 when size = 01
- 32 when size = 10

\(<list>\) Is a list containing the 64-bit names of the two SIMD&FP registers holding the element. The list must be one of:

- \{ <Dd>[<index>], <Dd+1>[<index>] \} Single-spaced registers, encoded as "spacing" = 0.
- \{ <Dd>[<index>], <Dd+2>[<index>] \} Double-spaced registers, encoded as "spacing" = 1. Not permitted when \(<size> == 8\).

The encoding of "spacing" depends on \(<size>\):

- \(<size> == 16\) "spacing" is encoded in the "index_align<1>" field.
- \(<size> == 32\) "spacing" is encoded in the "index_align<2>" field.

The register \(<Dd>\) is encoded in the "D:Vd" field. The permitted values and encoding of \(<index>\) depend on \(<size>\):

- \(<size> == 8\) \(<index>\) is in the range 0 to 7, encoded in the "index_align<3:1>" field.
- \(<size> == 16\) \(<index>\) is in the range 0 to 3, encoded in the "index_align<3:2>" field.
- \(<size> == 32\) \(<index>\) is 0 or 1, encoded in the "index_align<3>" field.

\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

\(<align>\) Is the optional alignment. Whenever \(<align>\) is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and the encoding depends on \(<size>\):

- \(<size> == 8\) Encoded in the "index_align<0>" field as 0.
- \(<size> == 16\) Encoded in the "index_align<0>" field as 0.
- \(<size> == 32\) Encoded in the "index_align<1:0>" field as 0b00.

Whenever \(<align>\) is present, the permitted values and encoding depend on \(<size>\):

- \(<size> == 8\) \(<align>\) is 16, meaning 16-bit alignment, encoded in the "index_align<0>" field as 1.
- \(<size> == 16\) \(<align>\) is 32, meaning 32-bit alignment, encoded in the "index_align<0>" field as 1.
- \(<size> == 32\) \(<align>\) is 64, meaning 64-bit alignment, encoded in the "index_align<1:0>" field as 0b01.

\(\_iss10775\) is the preferred separator before the \(<align>\) value, but the alignment can be specified as 0<align>, see The Advanced SIMD addressing mode on page F2-2427.

\(<Rm>\) Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  address = R[n];  iswrite = FALSE;
  address = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  Elem[D[d], index] = MemU[address, ebytes];
  Elem[D[d2], index] = MemU[address + ebytes, ebytes];
  if wback then
    if register_index then
      R[n] = R[n] + R[m];
    else
      R[n] = R[n] + 2 * ebytes;
F6.1.88   VLD2 (single 2-element structure to all lanes)

Load single 2-element structure and replicate to all lanes of two registers loads one 2-element structure from memory into all lanes of two registers. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 0 |
|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| 1 1 1 1 0 0 0 1 | D 1 0 | Rn | Vd | 1 1 0 1 | size | T | a | Rm |

**Offset variant**

Applies when Rm == 1111.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]}

**Post-indexed variant**

Applies when Rm == 1101.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

**Post-indexed variant**

Applies when Rm != 11x1.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm>

**Decode for all variants of this encoding**

if size == '11' then UNDEFINED;

`ebytes = 1 << UINT(size);`

alignment = if a == '0' then 1 else 2*ebytes;

inc = if T == '0' then 1 else 2;

d = UINT(D:Vd);  d2 = d + inc;  n = UINT(Rn);  m = UINT(Rm);

wback = (m != 15);  register_index = (m != 15 && m != 13);

if n == 15 || d2 > 31 then UNPREDICTABLE;

**CONstrained UNPREDICTABLE behavior**

If d2 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

T1

| 15 14 13 12|11 10 9 8|7 6 5 4|3 0 |15 12|11 10 9 8|7 6 5 4|3 0 |
|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| 1 1 1 1 0 0 1 1 | D 1 0 | Rn | Vd | 1 1 0 1 | size | T | a | Rm |
Offset variant
Applies when \( Rm = 1111 \).

\[
\text{VLD2\{<c>\}{<q>}.<size> <list>, [<Rn>:{<align}>}]
\]

Post-indexed variant
Applies when \( Rm = 1101 \).

\[
\text{VLD2\{<c>\}{<q>}.<size> <list>, [<Rn>:{<align}>]!}
\]

Post-indexed variant
Applies when \( Rm \neq 11x1 \).

\[
\text{VLD2\{<c>\}{<q>}.<size> <list>, [<Rn>:{<align}>], <Rm}]
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if size} & = '11' \text{ then UNDEFINED;} \\
\text{ebytes} & = 1 << \text{UInt(size);} \\
\text{alignment} & = \text{if a} = '0' \text{ then 1 else } 2\times\text{ebytes}; \\
\text{inc} & = \text{if T} = '0' \text{ then 1 else 2;} \\
\text{d} & = \text{UInt(D:Vd);} \\
\text{d2} & = \text{d} + \text{inc}; \\
\text{n} & = \text{UInt(Rn);} \\
\text{m} & = \text{UInt(Rm);} \\
\text{wback} & = (m \neq 15); \\
\text{register_index} & = (m \neq 15 \&\& m \neq 11);
\end{align*}
\]

CONstrained unPREDICTABLE behavior

If \( d2 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings

For more information about the CONstrained unPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD2 (single 2-element structure to all lanes) on page K1-5471.

Assembler symbols

- \(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
- For encoding T1: see Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.
- \(<size>\) Is the data size, encoded in the "size" field. It can have the following values:
  - 8 when size = 00
  - 16 when size = 01
  - 32 when size = 10
  The encoding size = 11 is reserved.
- \(<list>\) Is a list containing the 64-bit names of two SIMD&FP registers. The list must be one of:
  - \{ <Dd>[], <Dd+1>[] \} Single-spaced registers, encoded in the "T" field as 0.
  - \{ <Dd>[], <Dd+2>[] \} Double-spaced registers, encoded in the "T" field as 1.
The register <Dd> is encoded in the "D:Vd" field.

<rn>  Is the general-purpose base register, encoded in the "Rn" field.

<align>  Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and is encoded in the "a" field as 0. Whenever <align> is present, the permitted values and encoding depend on <size>:

- <size> == 8:  <align> is 16, meaning 16-bit alignment, encoded in the "a" field as 1.
- <size> == 16:  <align> is 32, meaning 32-bit alignment, encoded in the "a" field as 1.
- <size> == 32:  <align> is 64, meaning 64-bit alignment, encoded in the "a" field as 1.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm>  Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n];  iswrite = FALSE;
    = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    D[d] = Replicate(MemU[address,ebytes]);
    D[d2] = Replicate(MemU[address+ebytes,ebytes]);
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + 2*ebytes;
    else
        R[n] = R[n] + 2*ebytes;
F6.1.89 VLD2 (multiple 2-element structures)

Load multiple 2-element structures to two or four registers loads multiple 2-element structures from memory into two or four registers, with de-interleaving. For more information, see Element and structure load/store instructions on page F1-2388. Every element of each register is loaded. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 8 7 6 5 4 3 0 |
| 1 1 1 0 1 0 0 0 | D 1 0 | Rn | Vd | 0 x x | size | align | Rm |

Offset variant

Applies when Rm = 1111.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]

Post-indexed variant

Applies when Rm = 1101.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

Post-indexed variant

Applies when Rm != 11x1.

VLD2{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm>

Decode for all variants of this encoding

case type of
  when '1000'
    regs = 1; inc = 1; if align = '11' then UNDEFINED;
  when '1001'
    regs = 2; inc = 2; if align = '11' then UNDEFINED;
  when '0011'
    regs = 2; inc = 2;
  otherwise
    SEE "Related encodings";
  if size = '11' then UNDEFINED;
  alignment = if align = '00' then 1 else 4 << UInt(align);
  ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
  d = UInt(D:Vd); d2 = d + inc; n = UInt(Rn); m = UInt(Rm);
  wback = (m != 15); register_index = (m != 15 && m != 13);
  if n == 15 || d2+regs > 32 then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If d2+regs > 32, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
T1

Offset variant
Applies when \( Rm = 1111 \).

\[
\text{VLD2}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn>{:<\text{align}>}]\]

Post-indexed variant
Applies when \( Rm = 1101 \).

\[
\text{VLD2}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn>{:<\text{align}>}]!
\]

Post-indexed variant
Applies when \( Rm \neq 11x1 \).

\[
\text{VLD2}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn>{:<\text{align}>}], <Rm>
\]

Decode for all variants of this encoding

\[
\text{case type of }\nu\text{when '1000' then}
\]
\[
\text{when '1001' then}
\]
\[
\text{otherwise}
\]

\[
\text{SEE "Related encodings"; if size == '11' then UNDEFINED; if align == '00' then 4 << UInt(align); ebytes = 1 << UInt(size); elements = 8 DIV ebytes; d = UInt(D:Vd); d2 = d + inc; n = UInt(Rn); m = UInt(Rm); wback = (m != 15); register_index = (m != 15 && m != 13); if n == 15 || d2+regs > 32 then UNPREDICTABLE;}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( d2+\text{regs} > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD2 (multiple 2-element structures) on page K1-5470.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
Assembler symbols

\(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<\text{size}>\) Is the data size, encoded in the "size" field. It can have the following values:
- 8 when size = 00
- 16 when size = 01
- 32 when size = 10
The encoding size = 11 is reserved.

\(<\text{list}>\) Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:
- \{ <Dd>, <Dd+1> \} Single-spaced registers, encoded in the "type" field as 0b1000.
- \{ <Dd>, <Dd+2> \} Double-spaced registers, encoded in the "type" field as 0b1001.
- \{ <Dd>, <Dd+1>, <Dd+2>, <Dd+3> \} Single-spaced registers, encoded in the "type" field as 0b0011.
The register \(<Dd>\) is encoded in the "D:Vd" field.

\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

\(<align>\) Is the optional alignment. Whenever \(<align>\) is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and is encoded in the "align" field as 0b00. Whenever \(<align>\) is present, the permitted values are:
- 64 64-bit alignment, encoded in the "align" field as 0b01.
- 128 128-bit alignment, encoded in the "align" field as 0b10.
- 256 256-bit alignment, encoded in the "align" field as 0b11. Available only if \(<\text{list}>\) contains four registers.
: is the preferred separator before the \(<align>\) value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

\(<Rm>\) Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  address = R[n]; iswrite = FALSE;
  - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  for r = 0 to regs-1
    for e = 0 to elements-1
      Elem[0\{d+r\}, e] = MemU[address,ebytes];
      Elem[0\{d+2\}, e] = MemU[address+ebytes,ebytes];
      address = address + 2*ebytes;
  if wback then
    if register_index then
      R[n] = R[n] + R[m];
    else
      R[n] = R[n] + 16*regs;
F6.1.90 VLD3 (single 3-element structure to one lane)

Load single 3-element structure to one lane of three registers loads one 3-element structure from memory into corresponding elements of three registers. Elements of the registers that are not loaded are unchanged. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 4|3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 0 1 0 1 | D | 1 0 | Rn | Vd | !11 | 1 0 | index_align | Rm |

Offset variant

Applies when \( Rm = 1111 \).

\[ \text{VLD3} \{<c>\}{<q>}\{<size> \ <list>, \ [<Rn>]} \]

Post-indexed variant

Applies when \( Rm = 1101 \).

\[ \text{VLD3} \{<c>\}{<q>}\{<size> \ <list>, \ [<Rn>]}! \]

Post-indexed variant

Applies when \( Rm \neq 11x1 \).

\[ \text{VLD3} \{<c>\}{<q>}\{<size> \ <list>, \ [<Rn>], \ <Rm}\}

Decode for all variants of this encoding

if size == '11' then SEE VLD3 (single 3-element structure to all lanes);

case size of
  when '00'
    if index_align<0> != '0' then UNDEFINED;
    ebytes = 1;  index = UInt(index_align<3:1>);  inc = 1;
  when '01'
    if index_align<0> != '0' then UNDEFINED;
    ebytes = 2;  index = UInt(index_align<3:2>);
    inc = if index_align<1> == '0' then 1 else 2;
  when '10'
    if index_align<1:0> != '00' then UNDEFINED;
    ebytes = 4;  index = UInt(index_align<3>);
    inc = if index_align<2> == '0' then 1 else 2;
    d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  n = UInt(Rn);  m = UInt(Rm);
    whback = (m != 15);  register_index = (m != 15 && m != 13);
    if n == 15 || d3 > 31 then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \( d3 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
T1

```
1 1 1 1 1 0 0 1 1 1 0 1 0 | Rn | Vd | t=11 | 1 0 | index_align | Rm |
size
```

**Offset variant**

Applies when $Rm == 1111$.

`VLD3{<c>}{<q>}.<size> <list>, [<Rn>]`

**Post-indexed variant**

Applies when $Rm == 1101$.

`VLD3{<c>}{<q>}.<size> <list>, [<Rn>]!`

**Post-indexed variant**

Applies when $Rm != 11x1$.

`VLD3{<c>}{<q>}.<size> <list>, [<Rn>], <Rm>`

**Decode for all variants of this encoding**

if size == '11' then SEE VLD3 (single 3-element structure to all lanes);

```
case size of
  when '00'
    if index_align<0> != '0' then UNDEFINED;
    ebytes = 1; index = UInt(index_align<3:1>); inc = 1;
  when '01'
    if index_align<0> != '0' then UNDEFINED;
    ebytes = 2; index = UInt(index_align<3:2>);
    inc = if index_align<1> == '0' then 1 else 2;
  when '10'
    if index_align<1:0> != '00' then UNDEFINED;
    ebytes = 4; index = UInt(index_align<3>);
    inc = if index_align<2> == '0' then 1 else 2;
  when '11'
    d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; n = UInt(Rn); m = UInt(Rm);
    wback = (m != 15); register_index = (m != 15 && m != 13);
    if n == 15 || d3 > 31 then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If $d3 > 31$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD3 (single 3-element structure to one lane) on page K1-5471.
Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
</c>

<q>
See Standard assembler syntax fields on page F2-2406.
</q>

<size>
Is the data size, encoded in the "size" field. It can have the following values:
8  when size = 00
16 when size = 01
32 when size = 10
</size>

/list>
Is a list containing the 64-bit names of the three SIMD&FP registers holding the element. The list must be one of:
{ <Dd>[<index>], <Dd+1>[<index>], <Dd+2>[<index>] }
Single-spaced registers, encoded as "spacing" = 0.
{ <Dd>[<index>], <Dd+2>[<index>], <Dd+4>[<index>] }
Double-spaced registers, encoded as "spacing" = 1. Not permitted when <size> == 8.

The encoding of "spacing" depends on <size>:
<size> == 8  "spacing" is encoded in the "index_align<0>" field.
<size> == 16 "spacing" is encoded in the "index_align<1>" field, and "index_align<0>" is set to 0.
<size> == 32 "spacing" is encoded in the "index_align<2>" field, and "index_align<1:0>" is set to 0b00.

The register <Dd> is encoded in the "D:Vd" field. The permitted values and encoding of <index> depend on <size>:
<size> == 8 <index> is in the range 0 to 7, encoded in the "index_align<3:1>" field.
<size> == 16 <index> is in the range 0 to 3, encoded in the "index_align<3:2>" field.
<size> == 32 <index> is 0 or 1, encoded in the "index_align<3>" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.

<Rm>
Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Alignment
Standard alignment rules apply, see Alignment support on page B2-76.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n];
    Elem[D[d], index] = MemU[address,ebytes];
    Elem[D[d2],index] = MemU[address+ebytes,ebytes];
    Elem[D[d3],index] = MemU[address+2*ebytes,ebytes];
    if wback then
        if register_index then


\begin{align*}
R[n] &= R[n] + R[m]; \\
\text{else} \\
R[n] &= R[n] + 3\times\text{bytes};
\end{align*}
F6.1.91 VLD3 (single 3-element structure to all lanes)

Load single 3-element structure and replicate to all lanes of three registers loads one 3-element structure from memory into all lanes of three registers. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Offset variant

Applies when Rm == 1111.

VLD3{<c>}{<q>}.<size> <list>, [<Rn>]

Post-indexed variant

Applies when Rm == 1101.

VLD3{<c>}{<q>}.<size> <list>, [<Rn>]!

Post-indexed variant

Applies when Rm != 11x1.

VLD3{<c>}{<q>}.<size> <list>, [<Rn>], <Rm>

Decode for all variants of this encoding

if size == '11' || a == '1' then UNDEFINED;

ebytes = 1 << UInt(size);

inc = if T == '0' then 1 else 2;

d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  n = UInt(Rn);  m = UInt(Rm);

wback = (m != 15);  register_index = (m != 15 && m != 13);

if n == 15 || d3 > 31 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If d3 > 31, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

T1
Offset variant
Applies when Rm == 1111.
VLD3{<c>}{<q>}.<size> <list>, [<Rn>]

Post-indexed variant
Applies when Rm == 1101.
VLD3{<c>}{<q>}.<size> <list>, [<Rn>]!

Post-indexed variant
Applies when Rm != 11x1.
VLD3{<c>}{<q>}.<size> <list>, [<Rn>], <Rm>

Decode for all variants of this encoding

Decoding Example:

if size == '11' || a == '1' then UNDEFINED;
ebytes = 1 << UInt(size);
inc = if T == '0' then 1 else 2;
d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  n = UInt(Rn);  m = UInt(Rm);
wback = (m != 15);  register_index = (m != 15 && m != 13);
if n == 15 || d3 > 31 then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior
If d3 > 31, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings
For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD3 (single 3-element structure to all lanes) on page K1-5471.

Assembler symbols
<>:: For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<op>:: See Standard assembler syntax fields on page F2-2406.
<size>:: Is the data size, encoded in the "size" field. It can have the following values:
8 when size = 00
16 when size = 01
32 when size = 10
The encoding size = 11 is reserved.

<List>:: Is a list containing the 64-bit names of three SIMD&FP registers. The list must be one of:
{<Dd>[], <Dd+1>[], <Dd+2>[]}  
Single-spaced registers, encoded in the "T" field as 0.
Double-spaced registers, encoded in the "T" field as 1.

The register <Dd> is encoded in the "D:Vd" field.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

<Rm> Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see *The Advanced SIMD addressing mode* on page F2-2427.

**Alignment**

Standard alignment rules apply, see *Alignment support* on page B2-76.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  address = R[n];
  D[d] = Replicate(MemU[address,ebytes]);
  D[d2] = Replicate(MemU[address+ebytes,ebytes]);
  D[d3] = Replicate(MemU[address+2*ebytes,ebytes]);
  if wback then
    if register_index then
      R[n] = R[n] + R[m];
    else
      R[n] = R[n] + 3*ebytes;
F6.1.92 VLD3 (multiple 3-element structures)

Load multiple 3-element structures to three registers loads multiple 3-element structures from memory into three registers, with de-interleaving. For more information, see "Element and structure load/store instructions on page F1-2388." Every element of each register is loaded. For details of the addressing mode see "The Advanced SIMD addressing mode on page F2-2427."

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see "Enabling Advanced SIMD and floating-point support on page G1-3881."

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15 12 11</th>
<th>8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 0 0</td>
<td>D</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>0 1 0</td>
<td>x</td>
</tr>
</tbody>
</table>

**Offset variant**

Applies when \( Rm = 1111 \).

VLD3\{<c>\}{<q>}.<size> <list>, \[<Rn>{:<align}>\]

**Post-indexed variant**

Applies when \( Rm = 1101 \).

VLD3\{<c>\}{<q>}.<size> <list>, \[<Rn>{:<align}>\]!

**Post-indexed variant**

Applies when \( Rm \neq 111x \).

VLD3\{<c>\}{<q>}.<size> <list>, \[<Rn>{:<align}>\], \<Rm>

**Decode for all variants of this encoding**

```c
case type of
  when '0100'
    inc = 1;
  when '0101'
    inc = 2;
  otherwise
    SEE "Related encodings";
  if size == '11' \&\& align<1> == '1' then UNDEFINED;
  alignment = if align<0> == '0' then 1 else 8;
  ebytes = 1 << UInt(size);  elements = 8 DIV ebytes;
  d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  n = UInt(Rn);  m = UInt(Rm);
  wback = (m != 15);  register_index = (m != 15 && m != 13);
  if n == 15 || d3 > 31 then UNPREDICTABLE;

CONSTRANED UNPREDICTABLE behavior

If d3 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
Offset variant
Applies when \( Rm = 1111 \).
\[
\text{VLD3}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn}\{:<\text{align}>\}]
\]

Post-indexed variant
Applies when \( Rm = 1101 \).
\[
\text{VLD3}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn}\{:<\text{align}>\}]!
\]

Post-indexed variant
Applies when \( Rm \neq 11x1 \).
\[
\text{VLD3}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn}\{:<\text{align}>\}], Rm
\]

Decode for all variants of this encoding

\[
\text{case type of}
\]
\[
\text{when '0100'}
\]
\[
\text{inc} = 1;
\]
\[
\text{when '0101'}
\]
\[
\text{inc} = 2;
\]
\[
\text{otherwise}
\]
\[
\text{SEE "Related encodings";}
\]
\[
\text{if size = '11' || align<1> = '1' then UNDEFINED;}
\]
\[
\text{alignment = if align<0> = '0' then 1 else 8;
}\]
\[
\text{ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
}\]
\[
\text{d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; n = UInt(Rn); m = UInt(Rm);
}\]
\[
\text{wback = (m != 15); register_index = (m != 15 && m != 13);
}\]
\[
\text{if n == 15 || d3 > 31 then UNPREDICTABLE;}
\]

\textit{CONSTRAINED UNPREDICTABLE behavior}

If \( d3 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings

For more information about the \textit{CONSTRAINED UNPREDICTABLE} behavior of this instruction, see Appendix K1 \textit{Architectural Constraints on UNPREDICTABLE behaviors}, and particularly \textit{VLD3 (multiple 3-element structures)} on page K1-5471.

Related encodings: See \textit{Advanced SIMD element or structure Load/Store} on page F3-2479 for the T32 instruction set, or \textit{Advanced SIMD element or structure Load/Store} on page F4-2553 for the A32 instruction set.
Assembler symbols

<
  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

>
  See Standard assembler syntax fields on page F2-2406.

<size>
  Is the data size, encoded in the "size" field. It can have the following values:
  8  when size = 00
  16 when size = 01
  32 when size = 10
  The encoding size = 11 is reserved.

<list>
  Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:
  { <Dd>, <Dd+1>, <Dd+2> }
    Single-spaced registers, encoded in the "type" field as 0b0100.
  { <Dd>, <Dd+2>, <Dd+4> }
    Double-spaced registers, encoded in the "type" field as 0b0101.
  The register <Dd> is encoded in the "D:Vd" field.

<Rn>
  Is the general-purpose base register, encoded in the "Rn" field.

<align>
  Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and is encoded in the "align" field as 0b00. Whenever <align> is present, the only permitted values is 64, meaning 64-bit alignment, encoded in the "align" field as 0b01. The preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm>
  Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about <Rn>, !, and <Rm>, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  address = R[n]; iswrite = FALSE;
  - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  for e = 0 to elements-1
    Elem[0][d], e = MemU[address, ebytes];
    Elem[0][d2], e = MemU[address+ebytes, ebytes];
    Elem[0][d3], e = MemU[address+2*ebytes, ebytes];
    address = address + 3*ebytes;
    if wback then
      if register_index then
        R[n] = R[n] + R[m];
      else
        R[n] = R[n] + 24;
  else
    R[n] = R[n] + 24;
F6.1.93   VLD4 (single 4-element structure to one lane)

Load single 4-element structure to one lane of four registers loads one 4-element structure from memory into corresponding elements of four registers. Elements of the registers that are not loaded are unchanged. For details of the addressing mode see *The Advanced SIMD addressing mode* on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12 11 10 9 8 7 4 3 0 |
|-----------|-----------|-----------|-----|-----------|-----------|-----------|-----------|
| 1 1 1 1 0 1 0 0 1 | D | 1 0 | Rn | Vd | index_align | Rm |

**Offset variant**

Applies when \( Rm = 1111 \).

\( \text{VLD4}\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>} \)

**Post-indexed variant**

Applies when \( Rm = 1101 \).

\( \text{VLD4}\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>]! \)

**Post-indexed variant**

Applies when \( Rm \neq 11x1 \).

\( \text{VLD4}\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>}], <Rm> \)

**Decode for all variants of this encoding**

if size == '11' then SEE VLD4 (single 4-element structure to all lanes);

| case size of |
| when '00' |
|  ebytes = 1; index = UInt(index_align<3:1>); inc = 1; |
| alignment = if index_align<0> == '0' then 1 else 4 |
| when '01' |
|  ebytes = 2; index = UInt(index_align<3:2>); |
| inc = if index_align<1> == '0' then 1 else 2; |
| alignment = if index_align<0> == '0' then 1 else 8; |
| when '10' |
|  if index_align<1:0> == '11' then UNDEFINED; |
|  ebytes = 4; index = UInt(index_align<3>); |
| inc = if index_align<2> == '0' then 1 else 2; |
| alignment = if index_align<1:0> == '00' then 1 else 4 << UInt(index_align<1:0>); |
| d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; d4 = d3 + inc; n = UInt(Rn); m = UInt(Rm); |
| wback = (m != 15); register_index = (m != 15 & d != 13); |
| if n == 15 || d4 > 31 then UNPREDICTABLE; |

**CONSTRAINED UNPREDICTABLE behavior**

If \( d4 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
Offset variant

Applies when Rm == 1111.

VLD4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]

Post-indexed variant

Applies when Rm == 1101.

VLD4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

Post-indexed variant

Applies when Rm != 11x1.

VLD4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm>

Decode for all variants of this encoding

if size == '11' then see VLD4 (single 4-element structure to all lanes);
case size of
when '00'
  ebytes = 1;  index = UInt(index_align<3:1>);  inc = 1;
  alignment = if index_align<0> == '0' then 1 else 4;
when '01'
  ebytes = 2;  index = UInt(index_align<3:2>);
  inc = if index_align<1> == '0' then 1 else 2;
  alignment = if index_align<0> == '0' then 1 else 8;
when '10'
  if index_align<1:0> == '11' then UNDEFINED;
  ebytes = 4;  index = UInt(index_align<3>);
  inc = if index_align<2> == '0' then 1 else 2;
  alignment = if index_align<1:0> == '00' then 1 else 4 << UInt(index_align<1:0>);
  d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  d4 = d3 + inc;  n = UInt(Rn);  m = UInt(Rm);
  wback = (m != 15);  register_index = (m != 15 && m != 13);
  if n == 15 || d4 > 31 then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If d4 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD4 (single 4-element structure to one lane) on page K1-5471.
### Assembler symbols

**<c>**  
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.  
For encoding T1: see Standard assembler syntax fields on page F2-2406.

**<p>**  
See Standard assembler syntax fields on page F2-2406.

**<size>**  
Is the data size, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>when size = 00</td>
</tr>
<tr>
<td>16</td>
<td>when size = 01</td>
</tr>
<tr>
<td>32</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

**<list>**  
Is a list containing the 64-bit names of the four SIMD&FP registers holding the element. The list must be one of:

- \{ <Dd>[<index>], <Dd+1>[<index>], <Dd+2>[<index>], <Dd+3>[<index>] \}  
  Single-spaced registers, encoded as "spacing" = 0.

- \{ <Dd>[<index>], <Dd+2>[<index>], <Dd+4>[<index>], <Dd+6>[<index>] \}  
  Double-spaced registers, encoded as "spacing" = 1. Not permitted when \<size> == 8.

The encoding of "spacing" depends on <size>:

- \<size> == 16  
  "spacing" is encoded in the "index_align<1>" field.

- \<size> == 32  
  "spacing" is encoded in the "index_align<2>" field.

The register <Dd> is encoded in the "D:Vd" field. The permitted values and encoding of <index> depend on <size>:

- \<size> == 8  
  <index> is in the range 0 to 7, encoded in the "index_align<3:1>" field.

- \<size> == 16  
  <index> is in the range 0 to 3, encoded in the "index_align<3:2>" field.

- \<size> == 32  
  <index> is 0 or 1, encoded in the "index_align<3>" field.

**<Rn>**  
Is the general-purpose base register, encoded in the "Rn" field.

**<align>**  
Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and the encoding depends on <size>:

- \<size> == 8  
  Encoded in the "index_align<0>" field as 0.

- \<size> == 16  
  Encoded in the "index_align<0>" field as 0.

- \<size> == 32  
  Encoded in the "index_align<1:0>" field as 0b0.

Whenever <align> is present, the permitted values and encoding depend on <size>:

- \<size> == 8  
  <align> is 32, meaning 32-bit alignment, encoded in the "index_align<0>" field as 1.

- \<size> == 16  
  <align> is 64, meaning 64-bit alignment, encoded in the "index_align<0>" field as 1.

- \<size> == 32  
  <align> can be 64 or 128. 64-bit alignment is encoded in the "index_align<1:0>" field as 0b01, and 128-bit alignment is encoded in the "index_align<1:0>" field as 0b10.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

**<Rm>**  
Is the Advanced SIMD index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.
Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  address = R[n]; iswrite = FALSE;
  - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  Elem[D[d], index] = MemU[address, ebytes];
  Elem[D[d2], index] = MemU[address+ebytes, ebytes];
  Elem[D[d3], index] = MemU[address+2*ebytes, ebytes];
  Elem[D[d4], index] = MemU[address+3*ebytes, ebytes];
  if wback then
    if register_index then
      R[n] = R[n] + R[m];
    else
      R[n] = R[n] + 4*ebytes;
VLD4 (single 4-element structure to all lanes)

Load single 4-element structure and replicate to all lanes of four registers loads one 4-element structure from memory into all lanes of four registers. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**Offset variant**

Applies when \( Rm = 1111 \).

\[
\text{VLD4}{}_{<c>}{}_{<q>}{}_{<\text{size}>}{}_{<\text{list}>}, [<Rn>{}_{:<\text{align}>}]
\]

**Post-indexed variant**

Applies when \( Rm = 1101 \).

\[
\text{VLD4}{}_{<c>}{}_{<q>}{}_{<\text{size}>}{}_{<\text{list}>}, [<Rn>{}_{:<\text{align}>}]!
\]

**Post-indexed variant**

Applies when \( Rm \neq 11x1 \).

\[
\text{VLD4}{}_{<c>}{}_{<q>}{}_{<\text{size}>}{}_{<\text{list}>}, [<Rn>{}_{:<\text{align}>}], <Rm>
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{if size} &= '11' \&\& a = '0' \text{ then UNDEFINED;} \\
\text{if size} &= '11' \text{ then} \\
\text{ebytes} &= 4; \quad \text{alignment} = 16; \\
\text{else} \\
\text{ebytes} &= 1 \ll \text{UInt(size);} \\
\text{if size} &= '10' \text{ then} \\
\text{alignment} &= \text{if } a = '0' \text{ then } 1 \text{ else } 8; \\
\text{else} \\
\text{alignment} &= \text{if } a = '0' \text{ then } 1 \text{ else } 4\times\text{ebytes}; \\
\text{inc} &= \text{if } T = '0' \text{ then } 1 \text{ else } 2; \\
\text{d} &= \text{UInt}(0:\text{Vd}); \quad \text{d} = \text{d} + \text{inc}; \quad \text{d} = \text{d} + \text{inc}; \quad \text{d} = \text{d} + \text{inc}; \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \\
\text{wback} &= (m != 15); \quad \text{register_index} = (m != 15 \&\& m != 11); \\
\text{if } n &= 15 || d > 31 \text{ then UNPREDICTABLE;}
\end{align*}
\]

**CONVERSED UNPREDICTABLE behavior**

If \( d > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
T1

Offset variant
Applies when \( Rm = 1111 \).
\[
VLD4\{<c>\}{<q>}.<size> \ <list>, \ [<Rn>{:<align>}] 
\]

Post-indexed variant
Applies when \( Rm = 1101 \).
\[
VLD4\{<c>\}{<q>}.<size> <list>, \ [<Rn>{:<align>}]! 
\]

Post-indexed variant
Applies when \( Rm \neq 11x1 \).
\[
VLD4\{<c>\}{<q>}.<size> <list>, \ [<Rn>{:<align>}], \ <Rm> 
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } & \text{size} = '11' \text{ } \&\& \text{ a } = '0' \text{ then UNDEFINED;} \\
\text{if } & \text{size} = '11' \text{ then} \\
& \text{ ebytes } = 4; \text{ alignment } = 16; \\
\text{else} \\
& \text{ ebytes } = 1 \text{ } < \text{ Uint(size);} \\
& \text{ if size } = '10' \text{ then} \\
& \text{ alignment } = \text{ if a } = '0' \text{ then } 1 \text{ else } 8; \\
& \text{ else} \\
& \text{ alignment } = \text{ if a } = '0' \text{ then } 1 \text{ else } 4\text{ebytes;} \\
& \text{ inc } = \text{ if } T = '0' \text{ then } 1 \text{ else } 2; \\
& d = \text{ Uint(D:Vd);} \\
& d2 = d + \text{ inc;} \\
& d3 = d2 + \text{ inc;} \\
& d4 = d3 + \text{ inc;} \\
& n = \text{ Uint(Rn);} \\
& m = \text{ Uint(Rm);} \\
& wback = (m != 15); \\
& \text{ register_index } = (m \text{ } != 15 \text{ } \&\& \text{ m } \text{ != } 13); \\
& \text{ if } n = 15 || d4 > 31 \text{ then UNPREDICTABLE;}
\end{align*}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( d4 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD4 (single 4-element structure to all lanes) on page K1-5472.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.
See *Standard assembler syntax fields on page F2-2406*.

**<size>**  
Is the data size, encoded in the "size" field. It can have the following values:
- 8 when `size = 00`
- 16 when `size = 01`
- 32 when `size = 1x`

**<list>**  
Is a list containing the 64-bit names of four SIMD&FP registers. The list must be one of:
- `{ <Dd>[], <Dd+1>[], <Dd+2>[], <Dd+3>[] }`
  - Single-spaced registers, encoded in the "T" field as 0.
- `{ <Dd>[], <Dd+2>[], <Dd+4>[], <Dd+6>[] }`
  - Double-spaced registers, encoded in the "T" field as 1.

The register `<Dd>` is encoded in the "D:Vd" field.

**<Rn>**  
Is the general-purpose base register, encoded in the "Rn" field.

**<align>**  
Is the optional alignment. Whenever `<align>` is omitted, the standard alignment is used, see *Unaligned data access on page E2-2323*, and is encoded in the "a" field as 0. Whenever `<align>` is present, the permitted values and encoding depend on `<size>`:
- `<size> == 8`  
  `<align>` is 32, meaning 32-bit alignment, encoded in the "a" field as 1.
- `<size> == 16`  
  `<align>` is 64, meaning 64-bit alignment, encoded in the "a" field as 1.
- `<size> == 32`  
  `<align>` can be 64 or 128. 64-bit alignment is encoded in the "a:size<0>" field as 0b10, and 128-bit alignment is encoded in the "a:size<0>" field as 0b11.

`:` is the preferred separator before the `<align>` value, but the alignment can be specified as `@<align>`, see *The Advanced SIMD addressing mode on page F2-2427*.

**<Rm>**  
Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see *The Advanced SIMD addressing mode on page F2-2427*.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    address = R[n];  iswrite = FALSE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    D[d] = Replicate(MemU[address,ebytes]);
    D[d2] = Replicate(MemU[address+ebytes,ebytes]);
    D[d3] = Replicate(MemU[address+2*ebytes,ebytes]);
    D[d4] = Replicate(MemU[address+3*ebytes,ebytes]);
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + 4*ebytes;
```
F6.1.95  **VLD4 (multiple 4-element structures)**

Load multiple 4-element structures to four registers loads multiple 4-element structures from memory into four
registers, with de-interleaving. For more information, see *Element and structure load/store instructions on page F1-2388*. Every element of each register is loaded. For details of the addressing mode see *The Advanced SIMD addressing mode on page F2-2427*.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the
instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For
more information see *Enabling Advanced SIMD and floating-point support on page G1-3881*.

**A1**

Offset variant

Applies when \( Rm = 1111 \).

\[
\text{VLD4} \{<c>\}<q>\}<\text{size}> <\text{list}>, [<Rn>\{:<\text{align}>\}]
\]

Post-indexed variant

Applies when \( Rm = 1101 \).

\[
\text{VLD4} \{<c>\}<q>\}<\text{size}> <\text{list}>, [<Rn>\{:<\text{align}>\}]!
\]

Post-indexed variant

Applies when \( Rm \neq 11x1 \).

\[
\text{VLD4} \{<c>\}<q>\}<\text{size}> <\text{list}>, [<Rn>\{:<\text{align}>\}], <Rm>
\]

**Decode for all variants of this encoding**

```plaintext
case type of
  when '0000' 
    inc = 1;
  when '0001' 
    inc = 2;
  otherwise
    SEE "Related encodings";
if size == '11' then UNDEFINED;
alignment = if align == '00' then 1 else 4 << UInt(align);
ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; d4 = d3 + inc; n = UInt(Rn); m = UInt(Rm);
wback = (m != 15); register_index = (m != 15 && m != 13);
if n == 15 || d4 > 31 then UNPREDICTABLE;
```

**CONSTRANED UNPREDICTABLE behavior**

If \( d4 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback,
  the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
### T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Rn</th>
<th>Vd</th>
<th>0</th>
<th>0</th>
<th>x</th>
<th>size</th>
<th>align</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Offset variant**

Applies when \( Rm = 1111 \).

\[
\text{VLD4}\{<c>}{<q>.<size> <list>, [<Rn}\{:<align}\]}\]

**Post-indexed variant**

Applies when \( Rm = 1101 \).

\[
\text{VLD4}\{<c>}{<q>.<size> <list>, [<Rn}\{:<align}\}!
\]

**Post-indexed variant**

Applies when \( Rm != 11x1 \).

\[
\text{VLD4}\{<c>}{<q>.<size> <list>, [<Rn}\{:<align}\}], <Rm
\]

#### Decode for all variants of this encoding

```plaintext
case type of
    when '0000'
        inc = 1;
    when '0001'
        inc = 2;
    otherwise
        SEE "Related encodings";
if size == '11' then UNDEFINED;
alignment = if align == '00' then 1 else 4 << UInt(alignment);
ebytes = 1 << UInt(size);  elements = 8 DIV ebytes;
d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  d4 = d3 + inc;  n = UInt(Rn);  m = UInt(Rm);
wback = (m != 15);  register_index = (m != 15 && m != 13);
if n == 15 || d4 > 31 then UNPREDICTABLE;
```

#### CONSTRAINED UNPREDICTABLE behavior

If \( d4 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

#### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VLD4 (multiple 4-element structures) on page K1-5471.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<size>
Is the data size, encoded in the "size" field. It can have the following values:

- 8 when size = 00
- 16 when size = 01
- 32 when size = 10

The encoding size = 11 is reserved.

<list>
Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:

- \{<Dd>,<Dd+1>,<Dd+2>,<Dd+3>\}
  Single-spaced registers, encoded in the "type" field as 0b0000.
- \{<Dd>,<Dd+2>,<Dd+4>,<Dd+6>\}
  Double-spaced registers, encoded in the "type" field as 0b0001.

The register <Dd> is encoded in the "D:Vd" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.

<align>
Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page F2-2323, and is encoded in the "align" field as 0b00. Whenever <align> is present, the permitted values are:

- 64 64-bit alignment, encoded in the "align" field as 0b01.
- 128 128-bit alignment, encoded in the "align" field as 0b10.
- 256 256-bit alignment, encoded in the "align" field as 0b11.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm>
Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n]; iswrite = FALSE;
    address = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    for e = 0 to elements-1
        Elem[0][d], e = MemU[address,ebytes];
        Elem[0][d+2], e = MemU[address+ebytes,ebytes];
        Elem[0][d+4], e = MemU[address+2*ebytes,ebytes];
        Elem[0][d+6], e = MemU[address+3*ebytes,ebytes];
        address = address + 4*ebytes;
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + 32;
```
F6.1.96  VLDM, VLDMDB, VLDMIA

Load Multiple SIMD&FP registers loads multiple registers from consecutive locations in the Advanced SIMD and floating-point register file using an address from a general-purpose register.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the alias VPOP. See Alias conditions on page F6-3461 for details of when each alias is preferred.

A1

Decrement Before variant
Applies when \( P = 1 \) \&\& \( U = 0 \) \&\& \( W = 1 \).

\[
VLDMDB\{<c>\}{<q>\}{.<size>} \text{ <Rn>!, <dreglist>}
\]

Increment After variant
Applies when \( P = 0 \) \&\& \( U = 1 \).

\[
VLDM\{<c>\}{<q>\}{.<size>} \text{ <Rn>{!}, <dreglist>}
\]

VLDMIA\{<c>\}{<q>\}{.<size>} \text{ <Rn>{!}, <dreglist>}

Decode for all variants of this encoding

if \( P = '0' \) \&\& \( U = '0' \) \&\& \( W = '0' \) then SEE "Related encodings"
if \( P = '1' \) \&\& \( W = '0' \) then SEE VLDR;
if \( P = U \) \&\& \( W = '1' \) then UNDEFINED;
// Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !)
single_regs = FALSE; add = (U == '1'); wback = (W == '1');
d = UInt(D:Vd); n = UInt(Rn); imm32 = ZeroExtend(imm8:'00', 32);
regs = UInt(imm8) DIV 2; // If UInt(imm8) is odd, see "FLDMX".
if n == 15 \&\& (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
if regs == 0 || (d+regs) > 32 then UNPREDICTABLE;
if imm8<0> == '1' \&\& (d+regs) > 16 then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If \( \text{regs} = 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VLDM with the same addressing mode but loads no registers.

If \( \text{regs} > 16 || (d+\text{regs}) > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.
A2

\[
\begin{array}{cccccccccccccccc}
31 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 16 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 0 & 1 & 0 & 1 & 0 & \text{imm8} \\
\hline
1 & 1 & 1 & 0 & P & U & D & W & 1 & Rn & Vd & 1 & 0 & 1 & 0 & \text{imm8} \\
\end{array}
\]

**Decrement Before variant**

Applies when \(P = 1 \&\& U = 0 \&\& W = 1\).

\[
\text{VLDMDB}\{<c>\}{<q>}{.<size>} <Rn>!, <sreglist>
\]

**Increment After variant**

Applies when \(P = 0 \&\& U = 1\).

\[
\text{VLDM}\{<c>\}{<q>}{.<size>} <Rn>{}, <sreglist>
\]

\[
\text{VLDMIA}\{<c>\}{<q>}{.<size>} <Rn>{}!, <sreglist>
\]

**Decode for all variants of this encoding**

- if \(P = '0' \&\& U = '0' \&\& W = '0'\) then SEE "Related encodings";
- if \(P = '1' \&\& W = '0'\) then SEE VLDR;
- if \(P = U \&\& W = '1'\) then UNDEFINED;
- // Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !)
- single_regs = TRUE; add = (U == '1'); wback = (W == '1'); d = UInt(Vd:D); n = UInt(Rn);
- imm32 = ZeroExtend(imm8:'00', 32); regs = UInt(imm8);
- if n == 15 \&\& (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
- if regs == 0 \&\& (d+regs) > 32 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \(\text{regs} = 0\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VLDM with the same addressing mode but loads no registers.

If \((d+regs) > 32\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

T1

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 1 & 0 & 1 & 0 & \text{imm8}<7:1> & 0 \\
\hline
1 & 1 & 1 & 0 & 1 & 1 & 0 & P & U & D & W & 1 & Rn & Vd & 1 & 0 & 1 & 0 & \text{imm8}<7:1> & 0 & \text{imm8}<0> \\
\end{array}
\]

**Decrement Before variant**

Applies when \(P = 1 \&\& U = 0 \&\& W = 1\).

\[
\text{VLDMDB}\{<c>\}{<q>}{.<size>} <Rn>!, <dreglist>
\]
**Increment After variant**

Applies when $P = 0 \&\& U = 1$.

$\text{VLDM}\langle c\rangle\langle q\rangle\langle .\text{size} \rangle \langle \text{Rn}\rangle\{!\}, \langle \text{dreglist}\rangle$

$\text{VLDMIA}\langle c\rangle\langle q\rangle\langle .\text{size} \rangle \langle \text{Rn}\rangle\{!\}, \langle \text{dreglist}\rangle$

**Decode for all variants of this encoding**

if $P = '0' \&\& U = '0' \&\& W = '0'$ then SEE "Related encodings";
if $P = '1' \&\& W = '0'$ then SEE VLDR;
if $P = U \&\& W = '1'$ then UNDEFINED;

// Remaining combinations are $PUW = 010$ (IA without !), $011$ (IA with !), $101$ (DB with !)

$\text{single_regs} = \text{FALSE}$; \ $\text{add} = (U = '1')$; \ $\text{wback} = (W = '1')$

$d = \text{UInt}(D; Vd)$; \ $n = \text{UInt}(Rn)$; \ $\text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32)$

$\text{regs} = \text{UInt}(\text{imm8}) \text{ DIV } 2$; \ // If UInt(imm8) is odd, see "FLDMX".

if $n == 15 \&\& (\text{wback} || \text{CurrentInstrSet()} != \text{InstrSet_A32})$ then UNPREDICTABLE;

if $\text{regs} == 0 || \text{regs} > 16 || (d + \text{regs}) > 32$ then UNPREDICTABLE;

if $\text{ imm8<0> == '1' || (d + \text{regs}) > 16$ then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If $\text{regs} == 0$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VLDM with the same addressing mode but loads no registers.

If $\text{regs} > 16 || (d + \text{regs}) > 32$, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

**T2**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>P</td>
<td>U</td>
</tr>
</tbody>
</table>
```

**Decrement Before variant**

Applies when $P = 1 \&\& U = 0 \&\& W = 1$.

$\text{VLDMDB}\langle c\rangle\langle q\rangle\langle .\text{size} \rangle \langle \text{Rn}\rangle\!, \langle \text{dreglist}\rangle$

**Increment After variant**

Applies when $P = 0 \&\& U = 1$.

$\text{VLDM}\langle c\rangle\langle q\rangle\langle .\text{size} \rangle \langle \text{Rn}\rangle\{!\}, \langle \text{dreglist}\rangle$

$\text{VLDMIA}\langle c\rangle\langle q\rangle\langle .\text{size} \rangle \langle \text{Rn}\rangle\{!\}, \langle \text{dreglist}\rangle$

**Decode for all variants of this encoding**

if $P = '0' \&\& U = '0' \&\& W = '0'$ then SEE "Related encodings";
if $P = '1' \&\& W = '0'$ then SEE VLDR;
if $P = U \&\& W = '1'$ then UNDEFINED;

// Remaining combinations are $PUW = 010$ (IA without !), $011$ (IA with !), $101$ (DB with !)

$\text{single_regs} = \text{TRUE}$; \ $\text{add} = (U = '1')$; \ $\text{wback} = (W = '1')$; \ $d = \text{UInt}(Vd; D)$; \ $n = \text{UInt}(Rn)$;
imm32 = ZeroExtend(imm8:'00', 32);  regs = UInt(imm8);
if n == 15 && (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
if regs == 0 || (d+regs) > 32 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If regs == 0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as **NOP**.
- The instruction operates as a **VLDM** with the same addressing mode but loads no registers.

If (d+regs) > 32, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as **NOP**.
- One or more of the SIMD and floating-point registers are UNKNOWN. If the instruction specifies writeback, the base register becomes UNKNOWN. This behavior does not affect any general-purpose registers.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly **VLDM** on page K1-5472.

Related encodings: See *Advanced SIMD and floating-point 64-bit move* on page F3-2448 for the T32 instruction set, or *Advanced SIMD and floating-point 64-bit move* on page F4-2532 for the A32 instruction set.

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VPOP</strong></td>
<td>P == '0' &amp;&amp; U == '1' &amp;&amp; W == '1' &amp;&amp; Rn == '1101'</td>
</tr>
</tbody>
</table>

**Assembler symbols**

- **<c>**  See *Standard assembler syntax fields* on page F2-2406.
- **<q>**  See *Standard assembler syntax fields* on page F2-2406.
- **<size>**  An optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers being transferred.
- **<Rn>**  Is the general-purpose base register, encoded in the "Rn" field. If writeback is not specified, the PC can be used.
- **!**  Specifies base register writeback. Encoded in the "W" field as 1 if present, otherwise 0.
- **<reglist>**  Is the list of consecutively numbered 32-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "Vd:D", and "imm8" is set to the number of registers in the list. The list must contain at least one register.
- **<dreglist>**  Is the list of consecutively numbered 64-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list. The list must contain at least one register, and must not contain more than 16 registers.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
    address = if add then R[n] else R[n]-imm32;
    for r = 0 to regs-1
        if single_regs then
            S[d+r] = MemA[address,4];  address = address+4;
        else
            word1 = MemA[address,4];  word2 = MemA[address+4,4];  address = address+8;
            // Combine the word-aligned words in the correct order for current endianness.
            D[d+r] = if BigEndian() then word1:word2 else word2:word1;
        if wback then R[n] = if add then R[n]+imm32 else R[n]-imm32;
F6.1.97  **VLDR (immediate)**

Load SIMD&FP register (immediate) loads a single register from the Advanced SIMD and floating-point register file, using an address from a general-purpose register, with an optional offset.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

**A1**

```
| 31 | 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 | 0 |
|--------------------------------|
| 1 | 1 | 0 | 1 | U | D | 0 | 1 | l=1111 | Vd | 1 | 0 | 1 | x | imm8 |
```

**Single-precision scalar variant**

Applies when size == 10.

VLDR{<c>}{<q>}{.32} <Sd>, [<Rn> {, #{+/-}<imm>}]  

**Double-precision scalar variant**

Applies when size == 11.

VLDR{<c>}{<q>}{.64} <Dd>, [<Rn> {, #{+/-}<imm>}]  

**Decode for all variants of this encoding**

if size IN { '00', '01' } then UNDEFINED;  
esize = 8 << UInt(size);  
addd = (U == '1');  
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);  
d = UInt(D:Vd);  
n = UInt(Rn);

**T1**

```
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 0 |
|--------------------------------|
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | U | D | 0 | 1 | l=1111 | Vd | 1 | 0 | 1 | x | imm8 |
```

**Single-precision scalar variant**

Applies when size == 10.

VLDR{<c>}{<q>}{.32} <Sd>, [<Rn> {, #{+/-}<imm>}]  

**Double-precision scalar variant**

Applies when size == 11.

VLDR{<c>}{<q>}{.64} <Dd>, [<Rn> {, #{+/-}<imm>}]  

**Decode for all variants of this encoding**

if size IN { '00', '01' } then UNDEFINED;  
esize = 8 << UInt(size);  
addd = (U == '1');  
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);  
d = UInt(D:Vd);  
n = UInt(Rn);
Assembler symbols

<\c>  See Standard assembler syntax fields on page F2-2406.

<\q>  See Standard assembler syntax fields on page F2-2406.

.64  Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

<Dd>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

.32  Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

<Sd>  Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Rn>  Is the general-purpose base register, encoded in the "Rn" field.

+/-  Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

-  when U = 0
+  when U = 1

<imm>  Is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as <imm>/4.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
  base = if n == 15 then Align(PC,4) else R[n];
  address = if add then (base + imm32) else (base - imm32);
  case esize of
    when 32  
      S[d] = MemA[address,4];
      when 64  
        word1 = MemA[address,4];  word2 = MemA[address+4,4];  // Combine the word-aligned words in the correct order for current endianness.
        D[d] = if BigEndian() then word1:word2 else word2:word1;
F6.1.98   VLDR (literal)

Load SIMD&FP register (literal) loads a single register from the Advanced SIMD and floating-point register file, using an address from the PC value and an immediate offset.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 28|26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 |0 |
|-----|------|------|-----|-----|------|-----|
| !01111|1 |1 |0 |1 |U |D |0 |1 |1 |1 |1 |Vd |1 |0 |1 |x |imm8 |

Single-precision scalar variant

Applies when size == 10.

VLDR{<c>}{<q>}{.32} <Sd>, <label>
VLDR{<c>}{<q>}{.32} <Sd>, [PC, #{+/-}<imm>]

Double-precision scalar variant

Applies when size == 11.

VLDR{<c>}{<q>}{.64} <Dd>, <label>
VLDR{<c>}{<q>}{.64} <Dd>, [PC, #{+/-}<imm>]

Decode for all variants of this encoding

if size IN {'00', '01'} then UNDEFINED;
esize = 8 << UInt(size); add = (U == '1');
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);
d = UInt(D:Vd); n = UInt(Rn);

T1

| 15 14 13 12|11 10 9 8 |7 |6 |5 |4 |3 |0 |
|-----|------|-----|-----|-----|-----|-----|
| 1 |1 |1 |0 |1 |0 |1 |1 |1 |imm8 |

Single-precision scalar variant

Applies when size == 10.

VLDR{<c>}{<q>}{.32} <Sd>, <label>
VLDR{<c>}{<q>}{.32} <Sd>, [PC, #{+/-}<imm>]

Double-precision scalar variant

Applies when size == 11.

VLDR{<c>}{<q>}{.64} <Dd>, <label>
VLDR{<c>}{<q>}{.64} <Dd>, [PC, #{+/-}<imm>]

Decode for all variants of this encoding

if size IN {'00', '01'} then UNDEFINED;
esize = 8 << UInt(size); add = (U == '1');
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);
d = UInt(D:Vd); n = UInt(Rn);
Assembler symbols

\(<c>\)
See Standard assembler syntax fields on page F2-2406.

\(<q>\)
See Standard assembler syntax fields on page F2-2406.

\(.64\)
Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

\(<Dd>\)
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\(.32\)
Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

\(<Sd>\)
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

\(<label>\)
The label of the literal data item to be loaded. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values are multiples of 4 in the range -1020 to 1020. If the offset is zero or positive, imm32 is equal to the offset and add == TRUE. If the offset is negative, imm32 is equal to minus the offset and add == FALSE.

\(+/-\)
Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:

- when \(U = 0\)
+ when \(U = 1\)

\(<imm>\)
Is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as \(<imm>/4\).

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see Use of labels in UAL instruction syntax on page F1-2369.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    base = if n == 15 then Align(PC, 4) else R[n];
    address = if add then (base + imm32) else (base - imm32);
    case esize of
        when 32
            S[d] = MemA[address,4];
        when 64
            word1 = MemA[address,4]; word2 = MemA[address+4,4];
            // Combine the word-aligned words in the correct order for current endianness.
            D[d] = if BigEndian() then word1:word2 else word2:word1;
## F6.1.99 VMAX (floating-point)

Vector Maximum compares corresponding elements in two vectors, and copies the larger of each pair into the corresponding element in the destination vector.

The operand vector elements are 32-bit floating-point numbers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see "Enabling Advanced SIMD and floating-point support on page G1-3881."

### A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1</td>
<td>0</td>
<td>0</td>
<td>D</td>
<td>0</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

\[
\text{VMAX}\{<q>\}.<dt> \{<D>, \}<D>, \<D> \\
\]

**128-bit SIMD vector variant**

Applies when Q == 1.

\[
\text{VMAX}\{<q>\}.<dt> \{<Q>, \}<Q>, \<Q> \\
\]

**Decode for all variants of this encoding**

\[
\text{if } Q == '1' \&\& (Vd<0> == '1' || Vn<0> == '1' \|| Vm<0> == '1') \text{ then UNDEFINED;}
\]

\[
\text{if } sz == '1' \text{ then UNDEFINED;}
\]

\[
\text{maximum = (op == '0');}
\]

\[
\text{esize = 32; elements = 2;}
\]

\[
\text{d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;}
\]

### T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1</td>
<td>0</td>
<td>1 1 1</td>
<td>0</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

\[
\text{VMAX}\{<q>\}.<dt> \{<D>, \}<D>, \<D> \\
\]

**128-bit SIMD vector variant**

Applies when Q == 1.

\[
\text{VMAX}\{<q>\}.<dt> \{<Q>, \}<Q>, \<Q> \\
\]

**Decode for all variants of this encoding**

\[
\text{if } Q == '1' \&\& (Vd<0> == '1' || Vn<0> == '1' \|| Vm<0> == '1') \text{ then UNDEFINED;}
\]

\[
\text{if } sz == '1' \text{ then UNDEFINED;}
\]

\[
\text{maximum = (op == '0');}
\]

\[
\text{esize = 32; elements = 2;}
\]

\[
\text{d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;}
\]
Assembler symbols

<
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<
See Standard assembler syntax fields on page F2-2406.

<
See Standard assembler syntax fields on page F2-2406.

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

<
Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when \( sz = 0 \)

<
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>\times 2\).

<
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>\times 2\).

<
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>\times 2\).

<
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Floating-point maximum and minimum

- \( \max(+0.0, -0.0) = +0.0 \)
- If any input is a NaN, the corresponding result element is the default NaN.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r],e,esize]; op2 = Elem[D[m+r],e,esize];
            if maximum then
                Elem[D[d+r],e,esize] = FPMax(op1, op2, StandardFPSCRValue());
            else
                Elem[D[d+r],e,esize] = FPMin(op1, op2, StandardFPSCRValue());
F6.1.100 VMAX (integer)

Vector Maximum compares corresponding elements in two vectors, and copies the larger of each pair into the corresponding element in the destination vector.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.

The result vector elements are the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 |0 |1 1 1 0 0 |0 |D |size |Vn |Vd |0 1 1 0 |N |Q |M |0 |Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VMAX{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMAX{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
maximum = (op == '0');  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

|15 14 13 12|11 10 9 8 |7 6 5 4 |3 |0 |1 1 1 1 0 |0 |D |size |Vn |Vd |0 1 1 0 |N |Q |M |0 |Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VMAX{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMAX{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
maximum = (op == '0');  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

**Assembler symbols**

<q> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Int(Elem[D+n+r],e,esize], unsigned);
      op2 = Int(Elem[D+m+r],e,esize], unsigned);
      result = if maximum then Max(op1,op2) else Min(op1,op2);
      Elem[D+d+r],e,esize] = result<esize-1:0>;
F6.1.101  VMAXNM

This instruction determines the floating-point maximum number.

It handles NaNs in consistence with the IEEE754-2008 specification. It returns the numerical operand when one operand is numerical and the other is a quiet NaN, but otherwise the result is identical to floating-point VMAX.

This instruction is not conditional.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>0</td>
<td>D 0 sz</td>
<td>Vn</td>
<td>Vd</td>
<td>1 1 1</td>
<td>N</td>
<td>Q</td>
<td>M 1</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when $Q == 0$.

VMAXNM{<q>}.<dt> <Db>, <Dn>, <Dm>

**128-bit SIMD vector variant**

Applies when $Q == 1$.

VMAXNM{<q>}.<dt> <Qd>, <Qn>, <Qm>

**Decode for all variants of this encoding**

- if $Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
- if sz == '1' then UNDEFINED;
- maximum = (op == '0');
- advsimd = TRUE;
- esize = 32; elements = 2;
- d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
- if InITBlock() then UNPREDICTABLE;

A2

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 0 1</td>
<td>D 0</td>
<td>0</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0</td>
<td>x</td>
<td>N</td>
<td>O</td>
</tr>
</tbody>
</table>

**Single-precision scalar variant**

Applies when size == 10.

VMAXNM{<q>}.F32 <Sd>, <Sn>, <Sm> // Cannot be conditional

**Double-precision scalar variant**

Applies when size == 11.

VMAXNM{<q>}.F64 <Dd>, <Dn>, <Dm> // Cannot be conditional

**Decode for all variants of this encoding**

- if size != '1x' then UNDEFINED;
- advsimd = FALSE;
- maximum = (op == '0');
- case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

|15 14 13 12|11 10 9 8|7 6 5 4|3 0 |
|1 1 1 1|1 1 1 1|0 D|0 sz|

64-bit SIMD vector variant
Applies when Q == 0.

VMAXNM{<q>}.<dt> <Dd>, <Dn>, <Dm>

128-bit SIMD vector variant
Applies when Q == 1.

VMAXNM{<q>}.<dt> <Qd>, <Qn>, <Qm>

Decode for all variants of this encoding
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T2

|15 14 13 12|11 10 9 8|7 6 5 4|3 0 |
|1 1 1 1|1 1 1 1|0 1|0 sz|

Single-precision scalar variant
Applies when size == 10.

VMAXNM{<q>}.F32 <Sd>, <Sn>, <Sm> // Not permitted in IT block

Double-precision scalar variant
Applies when size == 11.

VMAXNM{<q>}.F64 <Dd>, <Dn>, <Dm> // Not permitted in IT block

Decode for all variants of this encoding
if size != '1x' then UNDEFINED;
advsimd = FALSE;
maximum = (op == '0');
case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
    F32 when sz = 0
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<On> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Om> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
if advsimd then // Advanced SIMD instruction
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r], e, esize]; op2 = Elem[D[m+r], e, esize];
            if maximum then
                Elem[D[d+r], e, esize] = FPMaxNum(op1, op2, StandardFPSCRValue());
            else
                Elem[D[d+r], e, esize] = FPMinNum(op1, op2, StandardFPSCRValue());
        else // VFP instruction
            case esize of
                when 32
                    if maximum then
                        S[d] = FPMaxNum(S[n], S[m], FPSCR);
                    else
                        S[d] = FPMinNum(S[n], S[m], FPSCR);
                when 64
                    if maximum then
                        D[d] = FPMaxNum(D[n], D[m], FPSCR);
                    else
                        D[d] = FPMinNum(D[n], D[m], FPSCR);
F6.1.102   VMIN (floating-point)

Vector Minimum compares corresponding elements in two vectors, and copies the smaller of each pair into the corresponding element in the destination vector.

The operand vector elements are 32-bit floating-point numbers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20</th>
<th>19 16 15 12 11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vn Vd N Q M D sz</td>
<td>Vm</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VMIN(<c>){<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMIN(<c>){<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 0</th>
<th>15 12 11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vn Vd N Q M D sz</td>
<td>Vm</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VMIN(<c>){<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMIN(<c>){<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Floating-point minimum

- min(+0.0, -0.0) = -0.0

- If any input is a NaN, the corresponding result element is the default NaN.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r],e,esize];  op2 = Elem[D[m+r],e,esize];
            if maximum then
                Elem[D[d+r],e,esize] = FPMax(op1, op2, StandardFPSCRValue());
            else
                Elem[D[d+r],e,esize] = FPMin(op1, op2, StandardFPSCRValue());


F6.1.103  VMIN (integer)

Vector Minimum compares corresponding elements in two vectors, and copies the smaller of each pair into the corresponding element in the destination vector.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.

The result vector elements are the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ \text{VMIN} \{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VMIN} \{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm> \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } Q &= '1' \&\& (Vd<0> = '1' || Vn<0> = '1' || Vm<0> = '1') \text{ then UNDEFINED;} \\
\text{if } \text{size} &= '11' \text{ then UNDEFINED;} \\
\text{maximum} &= \text{(op} = '0'); \quad \text{unsigned} = (U = '1'); \\
\text{esize} &= 8 << \text{UInt(size)}; \quad \text{elements} = 64 \text{ DIV esize}; \\
d &= \text{UInt}(D;Vd); \quad \text{n} = \text{UInt}(N;Vn); \quad \text{m} = \text{UInt}(M;Vm); \quad \text{regs} = \text{if } Q = '0' \text{ then } 1 \text{ else } 2;
\end{align*}
\]

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ \text{VMIN} \{<c>\}{<q>}.<dt> \{<Dd>, }<Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VMIN} \{<c>\}{<q>}.<dt> \{<Qd>, }<Qn>, <Qm> \]
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
maximum = (op == '0'); unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols
<q> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<dt> See Standard assembler syntax fields on page F2-2406.

Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
S8 when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
  for e = 0 to elements-1
    op1 = Int(Elem[D[n+r],e,esize], unsigned);
    op2 = Int(Elem[D[m+r],e,esize], unsigned);
    result = if maximum then Max(op1,op2) else Min(op1,op2);
    Elem[D[d+r],e,esize] = result<esize-1:0>;
F6.1.104  VMINNM

This instruction determines the floating point minimum number.

It handles NaNs in consistence with the IEEE754-2008 specification. It returns the numerical operand when one operand is numerical and the other is a quiet NaN, but otherwise the result is identical to floating-point \texttt{V\text{MIN}}.

This instruction is not conditional.

\begin{verbatim}
A1

| [31 30 29 28] | 27 26 25 24 | 23 22 21 20 | 19 16 | 15
| 1 1 1 1 0 0 1 | 1 0 D 1 | sz Vn | Vd | 1 1 1 | N | Q | M | 1 | Vm

\textbf{64-bit SIMD vector variant}

Applies when Q == 0.

%MINNM{\texttt{<q>}}.\texttt{<dt> \langle Dd\rangle, \langle Dn\rangle, \langle Dm\rangle}

\textbf{128-bit SIMD vector variant}

Applies when Q == 1.

%MINNM{\texttt{<q>}}.\texttt{<dt> \langle Qd\rangle, \langle Qn\rangle, \langle Qm\rangle}

\textbf{Decode for all variants of this encoding}

if Q == '1' \&\& (Vd<0> == '1' \| Vn<0> == '1' \| Vm<0> == '1') then \texttt{UNDEFINED};
if sz == '1' then \texttt{UNDEFINED};
maximum = (op == '0');
advsimd = \texttt{TRUE};
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then \texttt{UNPREDICTABLE};

A2

| [31 30 29 28] | 27 26 25 24 | 23 22 21 20 | 19 16 | 15
| 1 1 1 1 1 1 1 | 0 1 0 | D 0 | 0 Vn | Vd | 1 0 1 | x | N | 1 | M | 0 | Vm

\textbf{Single-precision scalar variant}

Applies when size == 10.

%MINNM{\texttt{<q>}}.\texttt{F32 \langle Sd\rangle, \langle Sn\rangle, \langle Sm\rangle} // Cannot be conditional

\textbf{Double-precision scalar variant}

Applies when size == 11.

%MINNM{\texttt{<q>}}.\texttt{F64 \langle Dd\rangle, \langle Dn\rangle, \langle Dm\rangle} // Cannot be conditional

\textbf{Decode for all variants of this encoding}

if size !='1x' then \texttt{UNDEFINED};
advsimd = \texttt{FALSE};
maximum = (op == '0');
case size of
\end{verbatim}
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 1 1 1</td>
<td>0</td>
<td>D</td>
<td>1</td>
<td>sz</td>
<td>Vn</td>
<td>Vd</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

\[ \text{VMINNM}\{<q>\}.<dt> <Dd>, <Dn>, <Dm> \]

**128-bit SIMD vector variant**

Applies when Q == 1.

\[ \text{VMINNM}\{<q>\}.<dt> <Qd>, <Qn>, <Qm> \]

**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 1 1 1</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>Vn</td>
</tr>
</tbody>
</table>

**Single-precision scalar variant**

Applies when size == 10.

\[ \text{VMINNM}\{<q>\}.F32 <Sd>, <Sn>, <Sm> \] // Not permitted in IT block

**Double-precision scalar variant**

Applies when size == 11.

\[ \text{VMINNM}\{<q>\}.F64 <Dd>, <Dn>, <Dm> \] // Not permitted in IT block

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
advsimd = FALSE;
maximum = (op == '0');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONstrained UNPredictable behavior of this instruction, see Appendix K1 Architectural Constraints on UNPredictable behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
if advsimd then // Advanced SIMD instruction
for r = 0 to regs-1
for e = 0 to elements-1
    op1 = Elem[D[n+r], e, esize]; op2 = Elem[D[m+r], e, esize];
    if maximum then
        Elem[D[d+r], e, esize] = FPMaxNum(op1, op2, StandardFPSCRValue());
    else
        Elem[D[d+r], e, esize] = FPMinNum(op1, op2, StandardFPSCRValue());
else // VFP instruction
    case esize of
    when 32
        if maximum then
            S[d] = FPMaxNum(S[n], S[m], FPSCR);
        else
            S[d] = FPMinNum(S[n], S[m], FPSCR);
    when 64
        if maximum then
            D[d] = FPMaxNum(D[n], D[m], FPSCR);
        else
            D[d] = FPMinNum(D[n], D[m], FPSCR);
F6.1.105  VMLA (floating-point)

Vector Multiply Accumulate multiplies corresponding elements in two vectors, and accumulates the results into the elements of the destination vector.

Depending on settings in the CPACR, NSACR, HCPTTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28][27 26 25 24][23 22 21 20][19 16][15 12][11 10 9 8][7 6 5 4][3 0]
1 1 1 0 0 1 0 0 0 0 1 1 0 1 0 1 N Q M 1 Vm
```

64-bit SIMD vector variant
Applies when \( Q = 0 \).

\[ \text{VMLA}\{c\}\{q\}.<dt> <Dd>, <Dn>, <Dm> \]

128-bit SIMD vector variant
Applies when \( Q = 1 \).

\[ \text{VMLA}\{c\}\{q\}.<dt> <Qd>, <Qn>, <Qm> \]

**Decode for all variants of this encoding**

If \( Q = '1' \) \&\& (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
If \( sz = '1' \) then UNDEFINED;
AdvSimd = TRUE; add = (op == '0');
eseize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

A2

```
[31 28][27 26 25 24][23 22 21 20][19 16][15 12][11 10 9 8][7 6 5 4][3 0]
1 1 1 1 0 0 0 0 0 0 1 0 1 x N Q M 0 Vm
```

Single-precision scalar variant
Applies when \( \text{size} = 10 \).

\[ \text{VMLA}\{c\}\{q\}.F32 <Sd>, <Sn>, <Sm> \]

Double-precision scalar variant
Applies when \( \text{size} = 11 \).

\[ \text{VMLA}\{c\}\{q\}.F64 <Dd>, <Dn>, <Dm> \]

**Decode for all variants of this encoding**

If \( \text{size} != '1x' \) then UNDEFINED;
If FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
AdvSimd = FALSE; add = (op == '0');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(N:Vn); m = UInt(M:Vm);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
T1

### 64-bit SIMD vector variant

Applies when $Q = 0$.

\[
\text{VMLA}\{<c>\}{<q>}.<dt> <Dd>, <Dn>, <Dm>
\]

### 128-bit SIMD vector variant

Applies when $Q = 1$.

\[
\text{VMLA}\{<c>\}{<q>}.<dt> <Qd>, <Qn>, <Qm>
\]

#### Decode for all variants of this encoding

- if $Q = '1' \land (Vd<0> = '1' \lor Vn<0> = '1' \lor Vm<0> = '1')$ then UNDEFINED;
- if $sz = '1$ then UNDEFINED;
- $\text{advsimd} = \text{TRUE}; \text{add} = (op = '0');$
- $\text{esize} = 32; \text{elements} = 2;$
- $d = \text{UInt}(D:Vd); n = \text{UInt}(N:Vn); m = \text{UInt}(M:Vm);$ $\text{reg} = \text{if} \ Q = '0' \text{ \ then \ 1 else 2};$

T2

### Single-precision scalar variant

Applies when size = 10.

\[
\text{VMLA}\{<c>\}{<q>}.F32 <Sd>, <Sn>, <Sm>
\]

### Double-precision scalar variant

Applies when size = 11.

\[
\text{VMLA}\{<c>\}{<q>}.F64 <Dd>, <Dn>, <Dm>
\]

#### Decode for all variants of this encoding

- if size != '1x' then UNDEFINED;
- if \text{FPSCR.Len} != '000' \lor \text{FPSCR.Stride} != '00' then UNDEFINED;
- $\text{advsimd} = \text{FALSE}; \text{add} = (op = '0');$
- case size of
  - when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  - when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

#### Assembler symbols

- $<c>$ For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  - For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.
- $<q>$ See Standard assembler syntax fields on page F2-2406.
<dt>
Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>\*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>\*2.

<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>\*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Sd>
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn>
Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm>
Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
    if advsimd then  // Advanced SIMD instruction
        for r = 0 to regs-1
            for e = 0 to elements-1
                product = FPMul(Elem[D[n+r], e, esize], Elem[D[m+r], e, esize], StandardFPSCRValue());
                addend = if add then FPNeg(product) else FPMul(Elem[D[n+r], e, esize], StandardFPSCRValue());
                Elem[D[d+r], e, esize] = FPAdd(Elem[D[d+r], e, esize], addend, StandardFPSCRValue());
    else             // VFP instruction
        case esize of
            when 32
                addend32 = if add then FPMul(S[n], S[m], StandardFPSCRValue()) else FPNeg(FPMul(S[n], S[m], StandardFPSCRValue()));
                S[d] = FPAdd(S[d], addend32, StandardFPSCRValue());
            when 64
                addend64 = if add then FPMul(D[n], D[m], StandardFPSCRValue()) else FPNeg(FPMul(D[n], D[m], StandardFPSCRValue()));
                D[d] = FPAdd(D[d], addend64, StandardFPSCRValue());
F6.1.106 VMLA (integer)

Vector Multiply Accumulate multiplies corresponding elements in two vectors, and adds the products to the corresponding elements of the destination vector.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant
Applies when \( Q = 0 \).

\[
\text{VMLA}\{<c>\}{<q>}.<\text{type}><\text{size}> <Dd>, <Dn>, <Dm> \quad \text{Encoding T1/A1, encoded as } Q = 0
\]

128-bit SIMD vector variant
Applies when \( Q = 1 \).

\[
\text{VMLA}\{<c>\}{<q>}.<\text{type}><\text{size}> <Qd>, <Qn>, <Qm> \quad \text{Encoding T1/A1, encoded as } Q = 1
\]

Decode for all variants of this encoding

\[
\text{if size} = \text{'11'} \text{ then UNDEFINED;}
\text{if } Q = \text{'1'} \&\& (Vd<0> = \text{'1'} \mid Vn<0> = \text{'1'} \mid Vm<0> = \text{'1'}) \text{ then UNDEFINED;}
\text{add} = (\text{op} = \text{'0'}); \text{ long}._\text{destination} = \text{FALSE;}
\text{unsigned} = \text{FALSE; } \text{"Don't care" value: TRUE produces same functionality}
\text{esize} = 8 < \text{UInt(size)}; \text{ elements} = 64 \text{ DIV esize;}
\text{d} = \text{UInt}(D:Vd); \text{ n} = \text{UInt}(N:Vn); \text{ m} = \text{UInt}(M:Vm); \text{ regs} = \text{if } Q = \text{'0'} \text{ then 1 else 2;}
\]

T1

64-bit SIMD vector variant
Applies when \( Q = 0 \).

\[
\text{VMLA}\{<c>\}{<q>}.<\text{type}><\text{size}> <Dd>, <Dn>, <Dm> \quad \text{Encoding T1/A1, encoded as } Q = 0
\]

128-bit SIMD vector variant
Applies when \( Q = 1 \).

\[
\text{VMLA}\{<c>\}{<q>}.<\text{type}><\text{size}> <Qd>, <Qn>, <Qm> \quad \text{Encoding T1/A1, encoded as } Q = 1
\]

Decode for all variants of this encoding

\[
\text{if size} = \text{'11'} \text{ then UNDEFINED;}
\text{if } Q = \text{'1'} \&\& (Vd<0> = \text{'1'} \mid Vn<0> = \text{'1'} \mid Vm<0> = \text{'1'}) \text{ then UNDEFINED;}
\text{add} = (\text{op} = \text{'0'}); \text{ long}._\text{destination} = \text{FALSE;}
\text{unsigned} = \text{FALSE; } \text{"Don't care" value: TRUE produces same functionality}
\text{esize} = 8 < \text{UInt(size)}; \text{ elements} = 64 \text{ DIV esize;}
\text{d} = \text{UInt}(D:Vd); \text{ n} = \text{UInt}(N:Vn); \text{ m} = \text{UInt}(M:Vm); \text{ regs} = \text{if } Q = \text{'0'} \text{ then 1 else 2;}
\]
Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<type> The data type for the elements of the operands. It must be one of:

S Optional in encoding T1/A1. Encoded as U = 0 in encoding T2/A2.
U Optional in encoding T1/A1. Encoded as U = 1 in encoding T2/A2.
I Available only in encoding T1/A1.

<size> The data size for the elements of the operands. It must be one of:

8 Encoded as size = 0b00.
16 Encoded as size = 0b01.
32 Encoded as size = 0b10.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            product = Int(Elem[Din[n+r],e,esize],unsigned) * Int(Elem[Din[m+r],e,esize],unsigned);
            addend = if add then product else -product;
            if long_destination then
                Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
            else
                Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
F6.1.107  VMLA (by scalar)

Vector Multiply Accumulate multiplies elements of a vector by a scalar, and adds the products to corresponding elements of the destination vector.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | Q | D | 1 | 1 | Vn | Vd | 0 | 0 | 0 | F | N | 1 | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VMLA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>

128-bit SIMD vector variant

Applies when Q == 1.

VMLA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

Decode for all variants of this encoding

- if size == '11' then SEE "Related encodings";
- if size == '00' || (F == '1' && size == '01') then UNDEFINED;
- if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
- unsigned = FALSE; // "Don't care" value: TRUE produces same functionality
- add = (op == '0'); floating_point = (F == '1'); long_destination = FALSE;
- d = UInt(D:Vd); n = UInt(N:Vn); regs = 1f Q == '0' then 1 else 2;
- if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
- if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

T1

| 15 14 13|12|11 10 9 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | Q | 1 | 1 | 1 | 1 | D | 1 | 1 | Vn | Vd | 0 | 0 | 0 | F | N | 1 | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VMLA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>

128-bit SIMD vector variant

Applies when Q == 1.

VMLA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>
Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE;  // "Don't care" value: TRUE produces same functionality
add = (op == '0');  floating_point = (F == '1');  long_destination = FALSE;
d = UInt(D:Vd);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<q>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the scalar and the elements of the operand vector, encoded in the "F:size" field. It can have the following values:
I16 when F = 0, size = 01
I32 when F = 0, size = 10
F32 when F = 1, size = 10

<Qd>
Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Qd> * 2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn> * 2.

<Dd>
Is the 64-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]>
The scalar. Dm is restricted to D0-D7 if <size> is 16, or D0-D15 otherwise.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    op2 = Elem[Din[m],index,esize];  op2val = Int(op2, unsigned);
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[Din[n+r],e,esize];  op1val = Int(op1, unsigned);
            if floating_point then
                fp_addend = if add then FPMul(op1,op2,StandardFPSCRValue()) else FPNeg(FPMul(op1,op2,StandardFPSCRValue()));
                Elem[D[d+r],e,esize] = FPAdd(Elem[Din[d+r],e,esize], fp_addend, StandardFPSCRValue());
            else addend = if add then op1val*op2val else -op1val*op2val;
                if long_destination then
                    Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
                else
                    Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
F6.1.108  VMLAL (integer)

Vector Multiply Accumulate Long multiplies corresponding elements in two vectors, and add the products to the corresponding element of the destination vector. The destination vector element is twice as long as the elements that are multiplied.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

VMLAL{<c>}{<q>}.<type><size> <Qd>, <Dn>, <Dm> // Encoding T2/A2

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
add = (op == '0');  long_destination = TRUE;  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = 1;

T1

VMLAL{<c>}{<q>}.<type><size> <Qd>, <Dn>, <Dm> // Encoding T2/A2

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
add = (op == '0');  long_destination = TRUE;  unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm); regs = 1;

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
      For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.
**<type>**

- The data type for the elements of the operands. It must be one of:
  - S: Optional in encoding T1/A1. Encoded as U = 0 in encoding T2/A2.
  - U: Optional in encoding T1/A1. Encoded as U = 1 in encoding T2/A2.
  - I: Available only in encoding T1/A1.

**<size>**

- The data size for the elements of the operands. It must be one of:
  - 8: Encoded as size = 0b00.
  - 16: Encoded as size = 0b01.
  - 32: Encoded as size = 0b10.

**<Qd>**

- Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

**<Dn>**

- Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

**<Dm>**

- Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            product = Int(Elem[ Din[n+r],e,esize],unsigned) * Int(Elem[ Din[m+r],e,esize],unsigned);
            addend = if add then product else -product;
            if long_destination then
                Elem[ Q[d>>1],e,2*esize] = Elem[ Qin[d>>1],e,2*esize] + addend;
            else
                Elem[ D[d+r],e,esize] = Elem[ Din[d+r],e,esize] + addend;
```

_iss10775_
F6.1.109 VMLAL (by scalar)

Vector Multiply Accumulate Long multiplies elements of a vector by a scalar, and adds the products to corresponding elements of the destination vector. The destination vector elements are twice as long as the elements that are multiplied.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

VMLAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm[x]>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); add = (op == '0'); floating_point = FALSE; long_destination = TRUE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = 1;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

T1

VMLAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm[x]>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); add = (op == '0'); floating_point = FALSE; long_destination = TRUE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = 1;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

Is the data type for the scalar and the elements of the operand vector, encoded in the "U:size" field.
It can have the following values:
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Qd>*2.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

The scalar. Dm is restricted to D0-D7 if <size> is 16, or D0-D15 otherwise.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    op2 = Elem[Din[m],index,esize]; op2val = Int(op2, unsigned);
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[Din[n+r],e,esize]; op1val = Int(op1, unsigned);
            if floating_point then
                fp_addend = if add then FPMul(op1,op2,StandardFPSCRValue()) else
                FPNeg(FPMul(op1,op2,StandardFPSCRValue()));
                Elem[D[d+r],e,esize] = FPAdd(Elem[Din[d+r],e,esize], fp_addend, StandardFPSCRValue());
            else
                addend = if add then op1val*op2val else -op1val*op2val;
                if long_destination then
                    Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
                else
                    Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
        end for
    end for
end if
F6.1.110  VMLS (floating-point)

Vector Multiply Subtract multiplies corresponding elements in two vectors, subtracts the products from corresponding elements of the destination vector, and places the results in the destination vector.

Note

ARM recommends that software does not use the VMLS instruction in the Round towards Plus Infinity and Round towards Minus Infinity rounding modes, because the rounding of the product and of the sum can change the result of the instruction in opposite directions, defeating the purpose of these rounding modes.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|1|1|1|0|0|0|1|D|1|sz|Vn|Vd|1|1|0|1|N|Q|M|1|Vm|

64-bit SIMD vector variant

Applies when Q == 0.

VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE; add = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

A2

|31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|1|1|1|0|0|D|0|0|Vn|Vd|1|0|1|x|N|1|M|0|Vm|

Single-precision scalar variant

Applies when size == 10.

VMLS{<c>}{<q>}.F32 <Sd>, <Sm>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VMLS{<c>}{<q>}.F64 <Db>, <Dn>, <Dm>
Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE; add = (op == '0');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
endcase

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>D</td>
<td>1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE; add = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>D</td>
<td>0</td>
</tr>
</tbody>
</table>

Single-precision scalar variant

Applies when size == 10.

VMLS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VMLS{<c>}{<q>}.F64 <Db>, <Dn>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE; add = (op == '0');
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

F32 when sz = 0

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDOrVFPEndabled(TRUE, advsimd);
  if advsimd then  // Advanced SIMD instruction
    for r = 0 to regs-1
      for e = 0 to elements-1
        product = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], StandardFPSCRValue());
        addend = if add then product else FPNeg(product);
        Elem[D[d+r],e,esize] = FPAdd(Elem[D[d+r],e,esize], addend, StandardFPSCRValue());
  else             // VFP instruction
    case esize of
      when 32
        addend32 = if add then FPMul(S[n], S[m], FPSCR) else FPNeg(FPMul(S[n], S[m], FPSCR));
        S[d] = FPAdd(S[d], addend32, FPSCR);
      when 64
        addend64 = if add then FPMul(D[n], D[m], FPSCR) else FPNeg(FPMul(D[n], D[m], FPSCR));
        D[d] = FPAdd(D[d], addend64, FPSCR);
F6.1.111  VMLS (integer)

Vector Multiply Subtract multiplies corresponding elements in two vectors, and subtracts the products from the corresponding elements of the destination vector.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccccccccc}
1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & \text{D} & \text{size} & \text{Vn} & \text{Vd} & 1 & 0 & 0 & 1 & \text{N} & \text{Q} & \text{M} & 0 & \text{Vm}
\end{array}
\]

64-bit SIMD vector variant

Applies when Q = 0.

\text{VMLS} \{<c>\} \{<q>\} \text{<type>} \{<size> \text{<Dd>}, \text{<Dn>}, \text{<Dm>} \} \text{ // Encoding T1/A1, encoded as Q = 0}

128-bit SIMD vector variant

Applies when Q = 1.

\text{VMLS} \{<c>\} \{<q>\} \text{<type>} \{<size> \text{<Qd>}, \text{<Qn>}, \text{<Qm>} \} \text{ // Encoding T1/A1, encoded as Q = 1}

Decode for all variants of this encoding

\[
\begin{align*}
\text{if size} & = '11' \text{ then UNDEFINED;} \\
\text{if Q} & = '1' \text{ && (Vd<0> == '1' || Vm<0> == '1')} \text{ then UNDEFINED;} \\
\text{add} & = (\text{op} == '0'); \text{ long\_destination} = \text{FALSE;} \\
\text{unsigned} & = \text{FALSE}; \text{ // "Don't care" value: TRUE produces same functionality} \\
\text{esize} & = 8 << \text{UInt(size)}; \text{ elements} = 64 \text{ DIV esize;} \\
\text{d} & = \text{UInt}(D:Vd); \text{ n} = \text{UInt}(N:Vn); \text{ m} = \text{UInt}(M:Vm); \text{ regs} = \text{if Q == '0' then 1 else 2};
\end{align*}
\]

T1

\[
\begin{array}{cccccccccccccccccc}
\text{op} & 15 & 14 & 13 & 12 | 11 & 10 & 9 & 8 | 7 & 6 & 5 & 4 & 3 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & \text{D} & \text{size} & \text{Vn} & \text{Vd} & 1 & 0 & 0 & 1 & \text{N} & \text{Q} & \text{M} & 0 & \text{Vm}
\end{array}
\]

64-bit SIMD vector variant

Applies when Q = 0.

\text{VMLS} \{<c>\} \{<q>\} \text{<type>} \{<size> \text{<Dd>}, \text{<Dn>}, \text{<Dm>} \} \text{ // Encoding T1/A1, encoded as Q = 0}

128-bit SIMD vector variant

Applies when Q = 1.

\text{VMLS} \{<c>\} \{<q>\} \text{<type>} \{<size> \text{<Qd>}, \text{<Qn>}, \text{<Qm>} \} \text{ // Encoding T1/A1, encoded as Q = 1}

Decode for all variants of this encoding

\[
\begin{align*}
\text{if size} & = '11' \text{ then UNDEFINED;} \\
\text{if Q} & = '1' \text{ && (Vd<0> == '1' || Vm<0> == '1')} \text{ then UNDEFINED;} \\
\text{add} & = (\text{op} == '0'); \text{ long\_destination} = \text{FALSE;} \\
\text{unsigned} & = \text{FALSE}; \text{ // "Don't care" value: TRUE produces same functionality} \\
\text{esize} & = 8 << \text{UInt(size)}; \text{ elements} = 64 \text{ DIV esize;} \\
\text{d} & = \text{UInt}(D:Vd); \text{ n} = \text{UInt}(N:Vn); \text{ m} = \text{UInt}(M:Vm); \text{ regs} = \text{if Q == '0' then 1 else 2};
\end{align*}
\]
Assembler symbols

**<c>**
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

**<q>**
See Standard assembler syntax fields on page F2-2406.

**<type>**
The data type for the elements of the operands. It must be one of:
- **S** Optional in encoding T1/A1. Encoded as U = 0 in encoding T2/A2.
- **U** Optional in encoding T1/A1. Encoded as U = 1 in encoding T2/A2.
- **I** Available only in encoding T1/A1.

**<size>**
The data size for the elements of the operands. It must be one of:
- **8**Encoded as size = 0b00.
- **16**Encoded as size = 0b01.
- **32**Encoded as size = 0b10.

**<Qd>**
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

**<Qn>**
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

**<Qm>**
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**<Dd>**
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

**<Dn>**
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

**<Dm>**
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            product = Int(Elem[Din[n+r],e,esize],unsigned) * Int(Elem[Din[m+r],e,esize],unsigned);
            addend = if add then product else -product;
            if long_destination then
                Elem[U[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
            else
                Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
```

```plaintext
_iss10775
```
F6.1.112  VMLS (by scalar)

Vector Multiply Subtract multiplies elements of a vector by a scalar, and either subtracts the products from corresponding elements of the destination vector.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 0 & 0 & 1 & Q & 1 & D & != & 11 & Vn & Vd & 0 & 1 & 0 & F & N & 1 & M & 0 & Vm \\
\end{array}
\]

size op

64-bit SIMD vector variant

Applies when Q == 0.

VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>

128-bit SIMD vector variant

Applies when Q == 1.

VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE;  // "Don't care" value: TRUE produces same functionality
add = (op == '0');  floating_point = (F == '1');  long_destination = FALSE;
d = UInt(D:Vd);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

T1

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
1 & 1 & 1 & Q & 1 & 1 & 1 & 1 & D & != & 11 & Vn & Vd & 0 & 1 & 0 & F & N & 1 & M & 0 & Vm \\
\end{array}
\]

size op

64-bit SIMD vector variant

Applies when Q == 0.

VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>

128-bit SIMD vector variant

Applies when Q == 1.

VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>
Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' | | (F == '1' & & size == '01') then UNDEFINED;
if Q == '1' & & (Vd<0> == '1' | | Vn<0> == '1') then UNDEFINED;
unsigned = FALSE;  // "Don't care" value: TRUE produces same functionality
add = (op == '0');  floating_point = (F == '1');  long_destination = FALSE;
d = UInt(D:Vd);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<op>
See Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the scalar and the elements of the operand vector, encoded in the "F:size" field. It can have the following values:

I16 when F = 0, size = 01
I32 when F = 0, size = 10
F32 when F = 1, size = 10

<Qd>
Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Qd>.*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>.*2.

<Dd>
Is the 64-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]>
The scalar. Dm is restricted to D0-D7 if <size> is 16, or D0-D15 otherwise.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
op2 = Elem[Din[m],index,esize];  op2val = Int(op2, unsigned);
for r = 0 to regs-1
    for e = 0 to elements-1
        op1 = Elem[Din[n+r],e,esize];  op1val = Int(op1, unsigned);
        if floating_point then
            fp_addend = if add then FPMul(op1,op2,StandardFPSCRValue()) else
            FPNeg(FPMul(op1,op2,StandardFPSCRValue()));
            Elem[D[d+r],e,esize] = FPAdd(Elem[Din[d+r],e,esize], fp_addend, StandardFPSCRValue());
        else
            addend = if add then op1val*op2val else -op1val*op2val;
            if long_destination then
                Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
            else
                Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
            if fp_addend then
                fp_addend = if add then FPMul(op1,op2,StandardFPSCRValue()) else
                FPNeg(FPMul(op1,op2,StandardFPSCRValue()));
                Elem[D[d+r],e,esize] = FPAdd(Elem[Din[d+r],e,esize], fp_addend, StandardFPSCRValue());
            else
                addend = if add then op1val*op2val else -op1val*op2val;
                if long_destination then
                    Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
                else
                    Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
        if Q == '0' then elemize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
        if Q == '1' then elemize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);
    if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
    if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

F6.1.113 VMLSL (integer)

Vector Multiply Subtract Long multiplies corresponding elements in two vectors, and subtract the products from the corresponding elements of the destination vector. The destination vector element is twice as long as the elements that are multiplied.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & U & 1 & D & l=11 & Vn & Vd & 1 & 0 & 1 & 0 & N & 0 & M & 0 & Vm
\end{array}
\]

\text{size} \quad \text{op}

\text{A1 variant}

VMLSL\{c\}{<q>}.<\text{size}> <Qd>, <Dn>, <Dm> // Encoding T2/A2

\text{Decode for this encoding}

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
add = (op == '0'); long_destination = TRUE; unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

T1

\[
\begin{array}{cccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
1 & 1 & 1 & U & 1 & 1 & 1 & 1 & D & l=11 & Vn & Vd & 1 & 0 & 1 & 0 & N & 0 & M & 0 & Vm
\end{array}
\]

\text{size} \quad \text{op}

\text{T1 variant}

VMLSL\{c\}{<q>}.<\text{size}> <Qd>, <Dn>, <Dm> // Encoding T2/A2

\text{Decode for this encoding}

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
add = (op == '0'); long_destination = TRUE; unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

\text{Notes for all encodings}

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

\text{Assembler symbols}

\text{<>} \quad \text{For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.}
\text{For encoding T1: see Standard assembler syntax fields on page F2-2406.}
\text{<>} \quad \text{See Standard assembler syntax fields on page F2-2406.}
<type> The data type for the elements of the operands. It must be one of:
S Optional in encoding T1/A1. Encoded as U = 0 in encoding T2/A2.
U Optional in encoding T1/A1. Encoded as U = 1 in encoding T2/A2.
I Available only in encoding T1/A1.

<size> The data size for the elements of the operands. It must be one of:
8 Encoded as size = 0000.
16 Encoded as size = 0001.
32 Encoded as size = 0010.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dr> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();  CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         product = Int(Elem[Din[n+r],e,esize],unsigned) * Int(Elem[Din[m+r],e,esize],unsigned);
         addend = if add then product else -product;
         if long_destination then
            Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
         else
            Elem[D[d+r],e,esize] = Elem[Din[d+r],e,esize] + addend;
   endif
endif
F6.1.114  VMLSL (by scalar)

Vector Multiply Subtract Long multiplies elements of a vector by a scalar, and subtracts the products from corresponding elements of the destination vector. The destination vector elements are twice as long as the elements that are multiplied.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & U & 1 & D & !=11 & Vn & Vd & 0 & 1 & 1 & 0 & N & 1 & M & 0 & Vm \\
\end{array}
\]

size op

A1 variant

VMLSL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm[x]>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); add = (op == '0'); floating_point = FALSE; long_destination = TRUE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = 1;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

T1

\[
\begin{array}{cccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 \\
1 & 1 & 1 & U & 1 & 1 & 1 & 1 & D & !=11 & Vn & Vd & 0 & 1 & 1 & 0 & N & 1 & M & 0 & Vm \\
\end{array}
\]

size op

T1 variant

VMLSL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm[x]>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); add = (op == '0'); floating_point = FALSE; long_destination = TRUE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = 1;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<e> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see *Standard assembler syntax fields on page F2-2406.*

See *Standard assembler syntax fields on page F2-2406.*

Is the data type for the scalar and the elements of the operand vector, encoded in the "U:size" field. It can have the following values:

- **S16** when \( U = 0 \), size = 01
- **S32** when \( U = 0 \), size = 10
- **U16** when \( U = 1 \), size = 01
- **U32** when \( U = 1 \), size = 10

Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as \(<Qd>*2\).

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

The scalar. \( Dm \) is restricted to D0-D7 if \(<size> \) is 16, or D0-D15 otherwise.

**Operation for all encodings**

```
if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Elem[Di[n][r],e,esize];  op1val = Int(op1, unsigned);
      if floating_point then
        fp_addend = if add then FPMul(op1,op2,StandardFPSCRValue()) else
                    FPNeg(FPMul(op1,op2,StandardFPSCRValue()));
        Elem[D[d+r],e,esize] = FPAdd(Elem[Di[n][r],e,esize], fp_addend, StandardFPSCRValue());
      else
        addend = if add then op1val*op2val else -op1val*op2val;
        if long_destination then
          Elem[Q[d>>1],e,2*esize] = Elem[Qin[d>>1],e,2*esize] + addend;
        else
          Elem[D[d+r],e,esize] = Elem[Di[n][r],e,esize] + addend;
```
F6.1.115  VMOV (between two general-purpose registers and a doubleword floating-point register)

Copy two general-purpose registers to or from a SIMD&FP register copies two words from two general-purpose registers into a doubleword register in the Advanced SIMD and floating-point register file, or from a doubleword register in the Advanced SIMD and floating-point register file to two general-purpose registers.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

From general-purpose registers variant

Applies when op == 0.

VMOV{<c>}{<q>} <Dm>, <Rt>, <Rt2>

To general-purpose registers variant

Applies when op == 1.

VMOV{<c>}{<q>} <Rt>, <Rt2>, <Dm>

Decode for all variants of this encoding

to_arm_registers = (op == '1');  t = UInt(Rt);  t2 = UInt(Rt2);  m = UInt(M:Vm);
if t == 15 || t2 == 15 then UNPREDICTABLE;  // ARMv8-A removes UNPREDICTABLE for R13
if to_arm_registers && t == t2 then UNPREDICTABLE;

CONstrained UNPREDICTABLE behavior

If to_arm_registers || t == t2, then one of the following behaviors must occur:

•  The instruction is UNDEFINED.
•  The instruction executes as NOP.
•  The value in the destination register is UNKNOWN.

T1

From general-purpose registers variant

Applies when op == 0.

VMOV{<c>}{<q>} <Dm>, <Rt>, <Rt2>

To general-purpose registers variant

Applies when op == 1.

VMOV{<c>}{<q>} <Rt>, <Rt2>, <Dm>
Decode for all variants of this encoding

```
to_arm_registers = (op == '1'); t = UInt(Rt); t2 = UInt(Rt2); m = UInt(M:Vm);
if t == 15 || t2 == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13
if to_arm_registers && t == t2 then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If to_arm_registers && t == t2, then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The value in the destination register is **UNKNOWN**.

**Notes for all encodings**

For more information about the **CONSTRAINED UNPREDICTABLE** behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VMOV (between two general-purpose registers and a doubleword floating-point register) on page K1-5472.

**Assembler symbols**

- `<Dm>` Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "M:Vm" field.
- `<Rt2>` Is the first general-purpose register that `<Dm>[63:32]` will be transferred to or from, encoded in the "Rt" field.
- `<Rt>` Is the first general-purpose register that `<Dm>[31:0]` will be transferred to or from, encoded in the "Rt" field.
- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.

**Operation for all encodings**

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    if to_arm_registers then
        R[t] = D[m]<31:0>;
        R[t2] = D[m]<63:32>;
    else
        D[m]<31:0> = R[t];
        D[m]<63:32> = R[t2];
```
F6.1.116  VMOV (immediate)

Copy immediate value to a SIMD&FP register places an immediate constant into every element of the destination register.

Depending on settings in the CPACR, NSACR, HCPtr, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 16 15</th>
<th>12 11</th>
<th>8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 0 1</td>
<td>1</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VMOV{<c>}{<q>}.<dt> <Dd>, #<imm>

128-bit SIMD vector variant

Applies when Q == 1.

VMOV{<c>}{<q>}.<dt> <Qd>, #<imm>

Decode for all variants of this encoding

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE VORR (immediate);
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE;  advsimd = TRUE;  imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

A2

| 31 28 | 27 26 25 24 | 23 22 21 20 | 19 16 15 | 12 11 10 9 8 7 6 5 4 3 0 |
|--------|-------------|-------------|-----------|------------------|------------------|------------------|
| !=1111 | 1 1 1 0 1 | D | 1 | 1 | imm4H | Vd | 1 0 1 | x | [0] | 0 | 0 | imm4L |

Single-precision scalar variant

Applies when size == 10.

VMOV{<c>}{<q>}.F32 <Sd>, #<imm>

Double-precision scalar variant

Applies when size == 11.

VMOV{<c>}{<q>}.F64 <Dd>, #<imm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
single_register = (size == '11');  advsimd = FALSE;
bv(32) imm32;
bv(64) imm64;
64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VMOV}\{<c>\}\{<q>\}.<dt> <Dd>, #<imm>
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VMOV}\{<c>\}\{<q>\}.<dt> <Qd>, #<imm>
\]

Decode for all variants of this encoding

if \( \text{op} == '0' \) \&\& \( \text{cmode} == '1' \) \&\& \( \text{cmode} < 2 > != '11' \) then SEE VORR (immediate);
if \( \text{op} == '1' \) \&\& \( \text{Vd} < 0 > == '1' \) then UNDEFINED;
single_register = FALSE; advsimd = TRUE; \( \text{imm64} = \text{AdvSIMDExpandImm}(\text{op}, \text{cmode}, i:\text{imm3}:\text{imm4}) \);
\( d = \text{UInt}(\text{D};\text{Vd}) \); \( \text{regs} = \text{if } Q == '0' \text{ then } 1 \text{ else } 2 \);

Single-precision scalar variant

Applies when \( \text{size} == 10 \).

\[
\text{VMOV}\{<c>\}\{<q>\}.\text{F32} <Sd>, #<imm>
\]

Double-precision scalar variant

Applies when \( \text{size} == 11 \).

\[
\text{VMOV}\{<c>\}\{<q>\}.\text{F64} <Dd>, #<imm>
\]

Decode for all variants of this encoding

if \( \text{FPSCR}.\text{Len} != '000' \) \| \( \text{FPSCR}.\text{Stride} != '00' \) then UNDEFINED;
if \( \text{size} != '1x' \) then UNDEFINED;
single_register = (\( \text{size} != '11' \)); advsimd = FALSE;
\text{bits}(32) \text{ imm32;}
\text{bits}(64) \text{ imm64;}
case size of
when '10' \( d = \text{UInt}(\text{Vd};\text{D}) \); \( \text{imm32} = \text{VFPExpandImm}(\text{imm4H};\text{imm4L}) \);
when '11' \( d = \text{UInt}(\text{D};\text{Vd}) \); \( \text{imm64} = \text{VFPExpandImm}(\text{imm4H};\text{imm4L}) \); \( \text{regs} = 1 \);
Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

- `<c>`: For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  - For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.
- `<q>`: See Standard assembler syntax fields on page F2-2406.
- `<dt>`: The data type. It must be one of I8, I16, I32, I64, or F32.
- `<Qd>`: Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.
- `<Dd>`: Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- `<Sd>`: Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- `<imm>`: For encoding A1 and T1: is a constant of the type specified by `<dt>` that is replicated to fill the destination register. For details of the range of constants available and the encoding of `<dt>` and `<imm>`, see Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423.
  - For encoding A2 and T2: is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in "imm4H:imm4L". For details of the range of constants available and the encoding of `<imm>`, see Modified immediate constants in T32 and A32 floating-point instructions on page F2-2424.

Operation for all encodings

```c
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
    if single_register then
        S[d] = imm32;
    else
        for r = 0 to regs-1
            D[d+r] = imm64;
```
F6.1.117  VMOV (register)

Copy between FP registers copies the contents of one FP register to another.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A2

Single-precision scalar variant

Applies when size == 10.

VMOV(<c>{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VMOV(<c>{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;

single_register = (sz == '0');  advsimd = FALSE;

if single_register then
    d = UInt(Vd:D);  m = UInt(Vm:M);
else
    d = UInt(D:Vd);  m = UInt(M:Vm);  regs = 1;

T2

Single-precision scalar variant

Applies when size == 10.

VMOV(<c>{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VMOV(<c>{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;

single_register = (sz == '0');  advsimd = FALSE;

if single_register then
    d = UInt(Vd:D);  m = UInt(Vm:M);
else
    d = UInt(D:Vd);  m = UInt(M:Vm);  regs = 1;
Assembler symbols

\(<c>\>\quad \text{See Standard assembler syntax fields on page F2-2406.}

\(<q>\>\quad \text{See Standard assembler syntax fields on page F2-2406.}

\(<sd>\>\quad \text{Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.}

\(<sm>\>\quad \text{Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.}

\(<dd>\>\quad \text{Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.}

\(<dm>\>\quad \text{Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.}

Operation for all encodings

\[
\text{if } \text{ConditionPassed()} \text{ then}
\]
\[
\text{EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);}
\]
\[
\text{if single_register then}
\]
\[
S[0] = S[m];
\]
\[
\text{else}
\]
\[
\text{for } r = 0 \text{ to regs-1}
\]
\[
D[d+r] = D[m+r];
\]
**F6.1.118 VMOV (register, SIMD)**

Copy between SIMD registers copies the contents of one SIMD register to another.

This instruction is an alias of the **VORR (register)** instruction. This means that:

- The encodings in this description are named to match the encodings of **VORR (register)**.
- The description of **VORR (register)** gives the operational pseudocode for this instruction.

**A1**

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15</th>
<th>12 11 10 9</th>
<th>8 7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0</td>
<td>0 0</td>
<td>D</td>
<td>1 0</td>
<td>Vn</td>
<td>Vd</td>
<td>0 0 0 1</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when \( Q = 0 \).

\[ \text{VMOV}\{<c>\}{<q>}{.<dt>} <Dd>, <Dm> \]

is equivalent to

\[ \text{VORR}\{<c>\}{<q>}{.<dt>} <Dd>, <Dm>, <Dm> \]

and is the preferred disassembly when \( N:Vn = M:Vm \).

**128-bit SIMD vector variant**

Applies when \( Q = 1 \).

\[ \text{VMOV}\{<c>\}{<q>}{.<dt>} <Qd>, <Qm> \]

is equivalent to

\[ \text{VORR}\{<c>\}{<q>}{.<dt>} <Qd>, <Qm>, <Qm> \]

and is the preferred disassembly when \( N:Vn = M:Vm \).

**T1**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 1 1 0</td>
<td>D</td>
<td>1 0</td>
<td>Vn</td>
<td>Vd</td>
<td>0 0 0 1</td>
<td>N</td>
<td>Q</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when \( Q = 0 \).

\[ \text{VMOV}\{<c>\}{<q>}{.<dt>} <Dd>, <Dm> \]

is equivalent to

\[ \text{VORR}\{<c>\}{<q>}{.<dt>} <Dd>, <Dm>, <Dm> \]

and is the preferred disassembly when \( N:Vn = M:Vm \).

**128-bit SIMD vector variant**

Applies when \( Q = 1 \).

\[ \text{VMOV}\{<c>\}{<q>}{.<dt>} <Qd>, <Qm> \]
is equivalent to

\[
\text{VORR}\{<c>\}{<q>}{<dt>} <Qd>, <Qm>, <Qm>
\]

and is the preferred disassembly when \(N:Vn = M:Vm\).

**Assembler symbols**

- \(<c>\) For encoding A1: see *Standard assembler syntax fields on page F2-2406*. This encoding must be unconditional.
  
  For encoding T1: see *Standard assembler syntax fields on page F2-2406*.

- \(<q>\) See *Standard assembler syntax fields on page F2-2406*.

- \(<dt>\) An optional data type. \(<dt>\) must not be \(F64\), but it is otherwise ignored.

- \(<Qd>\) Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>*2\).

- \(<Qm>\) Is the 128-bit name of the SIMD&FP source register, encoded in the "N:Vn" and "M:Vm" field as \(<Qm>*2\).

- \(<Dd>\) Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- \(<Dm>\) Is the 64-bit name of the SIMD&FP source register, encoded in the "N:Vn" and "M:Vm" field.

**Operation for all encodings**

The description of *VORR (register)* gives the operational pseudocode for this instruction.
VMOV (general-purpose register to scalar)

Copy a general-purpose register to a vector element copies a byte, halfword, or word from a general-purpose register into an Advanced SIMD scalar.

On a Floating-point-only system, this instruction transfers one word to the upper or lower half of a double-precision floating-point register from a general-purpose register. This is an identical operation to the Advanced SIMD single word transfer.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

A1 variant

VMOV{<c>}{<q>}{.<size>} <Dd[x]>, <Rt>

Decode for this encoding

case opc1:opc2 of
  when '1xxx'  advsimd = TRUE;  esize = 8;  index = UInt(opc1<0>:opc2);
  when '0xx1'  advsimd = TRUE;  esize = 16;  index = UInt(opc1<0>:opc2<1>);
  when '0x00'  advsimd = FALSE;  esize = 32;  index = UInt(opc1<0>);
  when '0x10'  UNDEFINED;
  d = UInt(D:Vd);  t = UInt(Rt);
  if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

T1

T1 variant

VMOV{<c>}{<q>}{.<size>} <Dd[x]>, <Rt>

Decode for this encoding

case opc1:opc2 of
  when '1xxx'  advsimd = TRUE;  esize = 8;  index = UInt(opc1<0>:opc2);
  when '0xx1'  advsimd = TRUE;  esize = 16;  index = UInt(opc1<0>:opc2<1>);
  when '0x00'  advsimd = FALSE;  esize = 32;  index = UInt(opc1<0>);
  when '0x10'  UNDEFINED;
  d = UInt(D:Vd);  t = UInt(Rt);
  if t == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<size> The data size. It must be one of:

- 8 Encoded as opc1<1> = 1, [x] is encoded in opc1<0>, opc2.
- 16 Encoded as opc1<1> = 0, opc2<0> = 1, [x] is encoded in opc1<0>, opc2<1>.
- 32 Encoded as opc1<1> = 0, opc2 = 0b00. [x] is encoded in opc1<0>.
- omitted Equivalent to 32.

<Dd[x]> The scalar. The register <Dd> is encoded in D:Vd. For details of how [x] is encoded, see the description of <size>.

<Rt> The source general-purpose register.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
  Elem[D[d], index, esize] = R[t]<esize-1:0>;
F6.1.120  VMOV (between general-purpose register and single-precision)

Copy a general-purpose register to or from a 32-bit SIMD&FP register. This instruction transfers the value held in a 32-bit SIMD&FP register to a general-purpose register, or the value held in a general-purpose register to a 32-bit SIMD&FP register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

From general-purpose register variant

Applies when $\text{op} = 0$.

$\text{VMOV}\{<c>\}{<q>} <\text{Sn}>, <\text{Rt}>$

To general-purpose register variant

Applies when $\text{op} = 1$.

$\text{VMOV}\{<c>\}{<q>} <\text{Rt}>, <\text{Sn}>$

Decode for all variants of this encoding

if size $\neq '10'$ then UNDEFINED;
\text{to}\_\text{arm}\_\text{register} = (\text{op} == '1'); \ t = \text{UInt}(\text{Rt}); \ n = \text{UInt}(\text{Vn:N});
\text{if} \ t == 15 \text{ then UNPREDICTABLE}; // ARMv8-A removes UNPREDICTABLE for R13

T1

From general-purpose register variant

Applies when $\text{op} = 0$.

$\text{VMOV}\{<c>\}{<q>} <\text{Sn}>, <\text{Rt}>$

To general-purpose register variant

Applies when $\text{op} = 1$.

$\text{VMOV}\{<c>\}{<q>} <\text{Rt}>, <\text{Sn}>$

Decode for all variants of this encoding

if size $\neq '10'$ then UNDEFINED;
\text{to}\_\text{arm}\_\text{register} = (\text{op} == '1'); \ t = \text{UInt}(\text{Rt}); \ n = \text{UInt}(\text{Vn:N});
\text{if} \ t == 15 \text{ then UNPREDICTABLE}; // ARMv8-A removes UNPREDICTABLE for R13
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<\texttt{Rt}> Is the general-purpose register that <\texttt{Sn}> will be transferred to or from, encoded in the "Rt" field.

<\texttt{Sn}> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Vn:N" field.

<\texttt{c}> See Standard assembler syntax fields on page F2-2406.

<\texttt{q}> See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

\begin{verbatim}
if ConditionPassed() then
  EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
  if to_arm_register then
    R[t] = S[n];
  else
    S[n] = R[t];
\end{verbatim}
F6.1.121 VMOV (scalar to general-purpose register)

Copy a vector element to a general-purpose register with sign or zero extension copies a byte, halfword, or word from an Advanced SIMD scalar to a general-purpose register. Bytes and halfwords can be either zero-extended or sign-extended.

On a Floating-point-only system, this instruction transfers one word from the upper or lower half of a double-precision floating-point register to a general-purpose register. This is an identical operation to the Advanced SIMD single word transfer.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, HCPTTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

A1 variant

\[
\text{VMOV\{<c>\}{<q>}{.<dt>} <Rt>, <Dn[x]\}}
\]

Decode for this encoding

\[
case U:opc1:opc2 of \\
  \text{when 'x1xxx' advsimd = TRUE; esize = 8; index = UInt(opc1<0>:opc2);} \\
  \text{when 'x0xx1' advsimd = TRUE; esize = 16; index = UInt(opc1<0>:opc2<1>);} \\
  \text{when '00x00' advsimd = FALSE; esize = 32; index = UInt(opc1<0>);} \\
  \text{when '10x00' UNDEFINED;}
\]

\[
t = \text{UInt}(Rt); n = \text{UInt}(N:Vn); unsigned = (U == '1');
\]

\[
\text{if } t == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]

T1

T1 variant

\[
\text{VMOV\{<c>\}{<q>}{.<dt>} <Rt>, <Dn[x]\}}
\]

Decode for this encoding

\[
case U:opc1:opc2 of \\
  \text{when 'x1xxx' advsimd = TRUE; esize = 8; index = UInt(opc1<0>:opc2);} \\
  \text{when 'x0xx1' advsimd = TRUE; esize = 16; index = UInt(opc1<0>:opc2<1>);} \\
  \text{when '00x00' advsimd = FALSE; esize = 32; index = UInt(opc1<0>);} \\
  \text{when '10x00' UNDEFINED;}
\]

\[
t = \text{UInt}(Rt); n = \text{UInt}(N:Vn); unsigned = (U == '1');
\]

\[
\text{if } t == 15 \text{ then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13}
\]
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<dt> The data type. It must be one of:

- S8 Encoded as U = 0, opc1<1> = 1. [x] is encoded in opc1<0>, opc2.
- S16 Encoded as U = 0, opc1<1> = 0, opc2<0> = 1. [x] is encoded in opc1<0>, opc2<1>.
- U8 Encoded as U = 1, opc1<1> = 1. [x] is encoded in opc1<0>, opc2.
- U16 Encoded as U = 1, opc1<1> = 0, opc2<0> = 1. [x] is encoded in opc1<0>, opc2<1>.
- 32 Encoded as U = 0, opc1<1> = 0, opc2 = 0b00. [x] is encoded in opc1<0>.
- omitted Equivalent to 32.

<rt> The destination general-purpose register.

<Dn[x]> The scalar. For details of how [x] is encoded see the description of <dt>.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMD0rVFPEnabled(TRUE, advsimd);
    if unsigned then
        R[t] = ZeroExtend(Elem[D[n],index,esize], 32);
    else
        R[t] = SignExtend(Elem[D[n],index,esize], 32);
F6.1.122   VMOV (between two general-purpose registers and two single-precision registers)

Copy two general-purpose registers to a pair of 32-bit SIMD&FP registers transfers the contents of two consecutively numbered single-precision Floating-point registers to two general-purpose registers, or the contents of two general-purpose registers to a pair of single-precision Floating-point registers. The general-purpose registers do not have to be contiguous.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

From general-purpose registers variant

Applies when \( \text{op} = 0 \).

\[ \text{VMOV}\{<c>\}{<q>} <Sm>, <Sm1>, <Rt>, <Rt2> \]

To general-purpose registers variant

Applies when \( \text{op} = 1 \).

\[ \text{VMOV}\{<c>\}{<q>} <Rt>, <Rt2>, <Sm>, <Sm1> \]

Decode for all variants of this encoding

\[
\text{to\_arm\_registers} = (\text{op} == '1');
\text{t} = \text{UInt}(\text{Rt});
\text{t2} = \text{UInt}(\text{Rt2});
\text{m} = \text{UInt}(\text{Vm}:M);
\]

if \( \text{t} == 15 || \text{t2} == 15 || \text{m} == 31 \) then UNPREDICTABLE;

if \( \text{to\_arm\_registers} && \text{t} == \text{t2} \) then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If \( \text{to\_arm\_registers} && \text{t} == \text{t2} \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

If \( \text{m} == 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- One or more of the single-precision registers become UNKNOWN for a move to the single-precision register. The general-purpose registers listed in the instruction become UNKNOWN for a move from the single-precision registers. This behavior does not affect any other general-purpose registers.

T1
From general-purpose registers variant
Applies when \( \text{op} == 0 \).
\[
\text{VMOV} \{<c>\} \{<q>\} \text{<Sm>}, \text{<Sm1>}, \text{<Rt>}, \text{<Rt2>}
\]

To general-purpose registers variant
Applies when \( \text{op} == 1 \).
\[
\text{VMOV} \{<c>\} \{<q>\} \text{<Rt>}, \text{<Rt2>}, \text{<Sm>}, \text{<Sm1>}
\]

Decode for all variants of this encoding
\[
to\_\text{arm\_registers} = (\text{op} == '1'); \quad t = \text{UInt}(\text{Rt}); \quad t2 = \text{UInt}(\text{Rt2}); \quad m = \text{UInt}(\text{Vm:M});
\]
\[
\text{if } t == 15 || t2 == 15 || m == 31 \text{ then UNPREDICTABLE;}
\]
\[
\text{if } to\_\text{arm\_registers} && t == t2 \text{ then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( to\_\text{arm\_registers} \&\& t == t2 \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The value in the destination register is **UNKNOWN**.

If \( m == 31 \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- One or more of the single-precision registers become **UNKNOWN** for a move to the single-precision register. The general-purpose registers listed in the instruction become **UNKNOWN** for a move from the single-precision registers. This behavior does not affect any other general-purpose registers.

Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VMOV (between two general-purpose registers and two single-precision registers) on page K1-5472.

Assembler symbols

- \(<Rt2>\) Is the second general-purpose register that \(<Sm1>\) will be transferred to or from, encoded in the "Rt" field.
- \(<Rt>\) Is the first general-purpose register that \(<Sm>\) will be transferred to or from, encoded in the "Rt" field.
- \(<Sm1>\) Is the 32-bit name of the second SIMD&FP register to be transferred. This is the next SIMD&FP register after \(<Sm>\).
- \(<Sm>\) Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Vm:M" field.
- \(<c>\) See Standard assembler syntax fields on page F2-2406.
- \(<q>\) See Standard assembler syntax fields on page F2-2406.

Operation for all encodings

\[
\text{if } \text{ConditionPassed()} \text{ then}
\quad \text{EncodingSpecificOperations(); CheckVFPEnabled(\text{TRUE});}
\]
\[
\text{if } to\_\text{arm\_registers} \text{ then}
\]

ARM DDI 0487A.k_iss10775 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved. ID092916 Non-Confidential
R[t] = S[m];
R[t2] = S[m+1];
else
    S[m] = R[t];
    S[m+1] = R[t2];
F6.1.123   VMOVL

Vector Move Long takes each element in a doubleword vector, sign or zero-extends them to twice their original length, and places the results in a quadword vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28][27 26 25 24][23 22 21][19 18 17 16][15 12 11 10 9 8 7 6 5 4 3 0]  
1 1 1 1 0 0 1 | U | 1 | D | !=000 | 0 0 0 | Vd | 1 0 1 0 0 0 | M | 1 | Vm  
imm3H
```

**A1 variant**

VMOVL{<c>}{<q>}.<dt> <Qd>, <Dm>

**Decode for this encoding**

```
if imm3H == '000' then SEE "Related encodings";
if imm3H != '001' && imm3H != '010' && imm3H != '100' then SEE VSHLL;
if Vd<0> == '1' then UNDEFINED;
esize = 8 * UInt(imm3H);
unsigned = (U == '1');  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);
```

T1

```
[15 14 13 12][11 10 9 8][7 6 5][3 2 1 0][15 12 11 10 9 8 7 6 5 4 3 0]  
1 1 1 | U | 1 1 1 1 1 | D | !=000 | 0 0 0 | Vd | 1 0 1 0 0 0 | M | 1 | Vm  
imm3H
```

**T1 variant**

VMOVL{<c>}{<q>}.<dt> <Qd>, <Dm>

**Decode for this encoding**

```
if imm3H == '000' then SEE "Related encodings";
if imm3H != '001' && imm3H != '010' && imm3H != '100' then SEE VSHLL;
if Vd<0> == '1' then UNDEFINED;
esize = 8 * UInt(imm3H);
unsigned = (U == '1');  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);
```

**Notes for all encodings**

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

**Assembler symbols**

<

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.
See Standard assembler syntax fields on page F2-2406.

Is the data type for the elements of the operand, encoded in the "U:imm3H" field. It can have the following values:

- **S8** when \( U = 0 \), \( \text{imm3H} = 001 \)
- **S16** when \( U = 0 \), \( \text{imm3H} = 010 \)
- **S32** when \( U = 0 \), \( \text{imm3H} = 100 \)
- **U8** when \( U = 1 \), \( \text{imm3H} = 001 \)
- **U16** when \( U = 1 \), \( \text{imm3H} = 010 \)
- **U32** when \( U = 1 \), \( \text{imm3H} = 100 \)

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>*2\).

Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        result = Int(Elem[Din[m],e,esize], unsigned);
        Elem[Q[d>>1],e,2*esize] = result<2*esize-1:0>;
```
F6.1.124  **VMOVN**

Vector Move and Narrow copies the least significant half of each element of a quadword vector into the corresponding elements of a doubleword vector.

The operand vector elements can be any one of 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

This instruction is used by the pseudo-instructions VRSHRN (zero) and VSHRN (zero). The pseudo-instruction is never the preferred disassembly.

**A1**

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 12 11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 1 1 D 1 1 size 1 0</td>
</tr>
<tr>
<td>D</td>
</tr>
</tbody>
</table>

**A1 variant**

\[
\text{VMOVN} \{<c>\} \{<q>\}.<dt> <Dd>, <Qm>
\]

**Decode for this encoding**

if size == '11' then UNDEFINED;
if Vm<0> == '1' then UNDEFINED;
esize = 8 << Uint(size); elements = 64 DIV esize;
d = Uint(D:Vd); m = Uint(M:Vm);

**T1**

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 12 11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1 1 1 D 1 1 size 1 0</td>
</tr>
<tr>
<td>D</td>
</tr>
</tbody>
</table>

**T1 variant**

\[
\text{VMOVN} \{<c>\} \{<q>\}.<dt> <Dd>, <Qm>
\]

**Decode for this encoding**

if size == '11' then UNDEFINED;
if Vm<0> == '1' then UNDEFINED;
esize = 8 << Uint(size); elements = 64 DIV esize;
d = Uint(D:Vd); m = Uint(M:Vm);
Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VRSHRN (zero)</td>
<td>Never</td>
</tr>
<tr>
<td>VSHRN (zero)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

- `<c>`  For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see *Standard assembler syntax fields* on page F2-2406.

- `<q>`  See *Standard assembler syntax fields* on page F2-2406.

- `<dt>`  Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:
  
  - I16  when size = 00
  - I32  when size = 01
  - I64  when size = 10

  The encoding size = 11 is reserved.

- `<Dd>`  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- `<Qm>`  Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>*2`.

Operation for all encodings

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        Elem[D[d],e,esize] = Elem[Qin[m>>1],e,2<esize><esize-1:0>];
```

Pseudo-instruction is preferred when

VRSHRN (zero) Never
VSHRN (zero) Never
F6.1.125 VMRS

Move SIMD&FP Special register to general-purpose register moves the value of an Advanced SIMD and floating-point System register to a general-purpose register. When the specified System register is the FPSCR, a form of the instruction transfers the FPSCR. {N, Z, C, V} condition flags to the APSR. {N, Z, C, V} condition flags.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

When these settings permit the execution of floating-point and Advanced SIMD instructions, if the specified floating-point System register is not the FPSCR, the instruction is UNDEFINED if executed in User mode.

In an implementation that includes EL2, when HCR.TID0 is set to 1, any VMRS access to FPSID from a Non-secure EL1 mode that would be permitted if HCR.TID0 was set to 0 generates a Hyp Trap exception. For more information, see ID group 0, Primary device identification registers on page G1-3902.

For simplicity, the VMRS pseudocode does not show the possible trap to Hyp mode.

A1

A1 variant

VMRS{<c>}{<q>} <Rt>, <spec_reg>

Decode for this encoding

t = UInt(Rt);
if !(reg IN {'000x', '0101', '011x', '1000'}) then UNPREDICTABLE;
if t == 15 && reg != '0001' then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

CONSTRAINED UNPREDICTABLE behavior

If !(reg IN {'000x', '0101', '011x', '1000'}), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• The instruction transfers an UNKNOWN value to the specified target register. When the Rt field holds the value 0b1111, the specified target register is the APSR. {N, Z, C, V} bits, and these bits become UNKNOWN. Otherwise, the specified target register is the register specified by the Rt field, R0 - R14.

T1

T1 variant

VMRS{<c>}{<q>} <Rt>, <spec_reg>
Decode for this encoding

\[
t = \text{UINT}(R_t);
\]
\[
\text{if } \left( \text{reg IN} \left\{ '000x', '0101', '011x', '1000' \right\} \right) \text{ then UNPREDICTABLE;}
\]
\[
\text{if } t == 15 \&\& \text{ reg != '0001' then UNPREDICTABLE; } // \text{ ARMv8-A removes UNPREDICTABLE for R13}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( \left( \text{reg IN} \left\{ '000x', '0101', '011x', '1000' \right\} \right) \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction transfers an UNKNOWN value to the specified target register. When the Rt field holds the value \( 0b1111 \), the specified target register is the APSR.\{N, Z, C, V\} bits, and these bits become UNKNOWN. Otherwise, the specified target register is the register specified by the Rt field, R0 - R14.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

<\( c \)>

See Standard assembler syntax fields on page F2-2406.

<\( q \)>

See Standard assembler syntax fields on page F2-2406.

<\( R_t \)>

Is the general-purpose destination register, encoded in the "Rt" field. Is one of:

- R0-R14 General-purpose register.
- APSR nzcv Permitted only when \( \text{<spec_reg>} \) is FPSCR. Encoded as \( 0b1111 \). The instruction transfers the FPSCR.\{N, Z, C, V\} condition flags to the The Application Program Status Register, APSR on page E1-2296.\{N, Z, C, V\} condition flags.

<\( \text{<spec_reg>} \)>

Is the source Advanced SIMD and floating-point System register, encoded in the "reg" field. It can have the following values:

- FPSID when reg = 0000
- FPSCR when reg = 0001
- MVFR2 when reg = 0101
- MVFR1 when reg = 0110
- MVFR0 when reg = 0111
- FPEXC when reg = 1000

The following encodings are UNPREDICTABLE:

- reg = 001x.
- reg = 0100.
- reg = 1001.
- reg = 101x.
- reg = 11xx.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();
if reg == '0001' then // FPSCR
CheckVFPEnabled(TRUE);
if t == 15 then
else
    R[t] = FPSCR;
elsif PSTATE.EL == EL0 then
    UNDEFINED; // Non-FPSCR registers accessible only at PL1 or above
else
    CheckVFPEnabled(FALSE); // Non-FPSCR registers are not affected by FPEXC.EN
end if

case reg of
    // Pseudocode does not consider possible HCR.TIDn Hyp Traps of Non-secure register reads
    when '0000' R[t] = FPSID;
    when '0101' R[t] = MVFR2;
    when '0110' R[t] = MVFR1;
    when '0111' R[t] = MVFR0;
    when '1000' R[t] = FPEXC;
    otherwise Unreachable(); // Dealt with above or in encoding-specific pseudocode
F6.1.126  VMSR

Move general-purpose register to SIMD&FP Special register moves the value of a general-purpose register to a floating-point System register.

Depending on settings in the CPACR, NSACR, HCPSR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

When these settings permit the execution of floating-point and Advanced SIMD instructions:

- If the specified floating-point System register is not the FPSCR, the instruction is UNDEFINED if executed in User mode.
- If the specified floating-point System register is the FPEXC and the instruction is executed in a mode other than User mode the instruction is ignored.

A1

VMSR{<c>}{<q>} <spec_reg>, <Rt>

Decode for this encoding

\[ t = \text{UInt}(Rt); \]
\[ \text{if reg} \neq '000x' \&\& \text{reg} \neq '1000' \text{ then UNPREDICTABLE}; \]
\[ \text{if } t = 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13} \]

CONSTRANDED UNPREDICTABLE behavior

If reg \neq '000x' \&\& reg \neq '1000', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction transfers the value in the general-purpose register to one of the allocated registers accessible using VMSR at the same Exception level.

T1

VMSR{<c>}{<q>} <spec_reg>, <Rt>

Decode for this encoding

\[ t = \text{UInt}(Rt); \]
\[ \text{if reg} \neq '000x' \&\& \text{reg} \neq '1000' \text{ then UNPREDICTABLE}; \]
\[ \text{if } t = 15 \text{ then UNPREDICTABLE; } // \text{ARMv8-A removes UNPREDICTABLE for R13} \]
**CONSTRAINED UNPREDICTABLE behavior**

If \( \text{reg} \neq '000x' \&\& \text{reg} \neq '1000' \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The instruction transfers the value in the general-purpose register to one of the allocated registers accessible using **VMSR** at the same Exception level.

**Notes for all encodings**

For more information about the **CONSTRAINED UNPREDICTABLE** behavior of this instruction, see Appendix K1 *Architectural Constraints on UNPREDICTABLE behaviors*.

**Assembler symbols**

- `<c>` See *Standard assembler syntax fields* on page F2-2406.
- `<q>` See *Standard assembler syntax fields* on page F2-2406.
- `<spec_reg>` Is the destination Advanced SIMD and floating-point System register, encoded in the "reg" field. It can have the following values:
  - **FPSID** when \( \text{reg} = 0000 \)
  - **FPSCR** when \( \text{reg} = 0001 \)
  - **FPEXC** when \( \text{reg} = 1000 \)

  The following encodings are **UNPREDICTABLE**:
  - \( \text{reg} = 001x \).
  - \( \text{reg} = 01xx \).
  - \( \text{reg} = 1001 \).
  - \( \text{reg} = 101x \).
  - \( \text{reg} = 11xx \).
- `<Rt>` Is the general-purpose source register, encoded in the "Rt" field.

**Operation for all encodings**

```
if ConditionPassed() then
  EncodingSpecificOperations();
  if reg == '0001' then  // FPSCR
    CheckVFPEndabled(TRUE);
    FPSCR = R[t];
  elsif PSTATE.EL == EL0 then
    UNDEFINED;           // Non-FPSCR registers accessible only at PL1 or above
  else
    CheckVFPEndabled(FALSE);  // Non-FPSCR registers are not affected by FPEXC.EN
    case reg of
      when '0000'           // VMSR access to FPSID is ignored
        when '0000'  FPEXC = R[t];
      otherwise Unreachable();  // Dealt with above or in encoding-specific pseudocode
```
F6.1.127   VMUL (floating-point)

Vector Multiply multiplies corresponding elements in two vectors, and places the results in the destination vector.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when Q == 0.

VMUL{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMUL{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

A2

Single-precision scalar variant

Applies when size == 10.

VMUL{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VMUL{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE;

cond size

---

1101

---
64-bit SIMD vector variant
Applies when \( Q = 0 \).

\[
\text{VMUL}\{<c>\}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
\]

128-bit SIMD vector variant
Applies when \( Q = 1 \).

\[
\text{VMUL}\{<c>\}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
\]

Decode for all variants of this encoding
if \( Q = '1' \&\& (Vd<0> == '1' || Vn<0> == '1') \&\& Vm<0> == '1') \) then UNDEFINED;
if \( sz == '1' \) then UNDEFINED;
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Single-precision scalar variant
Applies when \( \text{size} == 10 \).

\[
\text{VMUL}\{<c>\}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
\]

Double-precision scalar variant
Applies when \( \text{size} == 11 \).

\[
\text{VMUL}\{<c>\}{<q>}.F64 {<Dd>,} <Dn>, <Dm>
\]

Decode for all variants of this encoding
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE;

case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N);  m = UInt(M:Vm);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn);  m = UInt(M:Vm);

Assembler symbols

\(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

### Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
  if advsimd then  // Advanced SIMD instruction
    for r = 0 to regs-1
      for e = 0 to elements-1
        Elem[D[d+r],e,esize] = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], StandardFPSCRValue());
  else  // VFP instruction
    case esize of
      when 32
        S[d] = FPMul(S[n], S[m], FPSCR);
      when 64
        D[d] = FPMul(D[n], D[m], FPSCR);
F6.1.128 VMUL (integer and polynomial)

Vector Multiply multiplies corresponding elements in two vectors.

For information about multiplying polynomials see *Polynomial arithmetic over {0, 1}* on page A1-45.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 1| 0 0 1| op|0|D|size| Vn| Vd| 1 0 1| N|Q|M|1| Vm |

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ \text{VMUL} \{\langle c\rangle}\{\langle q\rangle\}.<dt> \{<Dd>, }<Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VMUL} \{\langle c\rangle}\{\langle q\rangle\}.<dt> \{<Qd>, }<Qn>, <Qm> \]

*Decode for all variants of this encoding*

if size == '1' || (op == '1' && size != '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = FALSE;  // "Don't care" value: TRUE produces same functionality
polynomial = (op == '1');  long_destination = FALSE;
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8|7 6 5 4|3 0 |15 12|11 10 9 8|7 6 5 4|3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1| 0| op|1|1|1|0| D|size| Vn| Vd| 1 0 1| N|Q|M|1| Vm |

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ \text{VMUL} \{\langle c\rangle}\{\langle q\rangle\}.<dt> \{<Dd>, }<Dn>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VMUL} \{\langle c\rangle}\{\langle q\rangle\}.<dt> \{<Qd>, }<Qn>, <Qm> \]

*Decode for all variants of this encoding*

if size == '1' || (op == '1' && size != '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = FALSE;  // "Don't care" value: TRUE produces same functionality
polynomial = (op == '1');  long_destination = FALSE;
size = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Notes for all encodings

For more information about the CONstrained UNPREDICTable behavior of this instruction, see Appendix K1
Architectural Constraints on UNPREDICTable behaviors.

Assembler symbols

<\>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<\phi>
See Standard assembler syntax fields on page F2-2406.

<\phi dt>
Is the data type for the elements of the operands, encoded in the "op:size" field. It can have the following values:
I8  when op = 0, size = 00
I16 when op = 0, size = 01
I32 when op = 0, size = 10
P8  when op = 1, size = 00

<\phi Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<\phi Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<\phi Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<\phi Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<\phi Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<\phi Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();  CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         op1 = Elem[Din[n+r],e,esize];  op1val = Int(op1, unsigned);
         op2 = Elem[Din[m+r],e,esize];  op2val = Int(op2, unsigned);
         if polynomial then
            product = PolynomialMult(op1,op2);
         else
            product = (op1val*op2val)<2*esize-1:0>;
         if long_destination then
            Elem[Q[d>>1],e,2*esize] = product;
         else
            Elem[D[d+r],e,esize] = product<esize-1:0>;
   
_iss10775
F6.1.129 VMUL (by scalar)

Vector Multiply multiplies each element in a vector by a scalar, and places the results in a second vector.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|1 1 1 1 0 0 1 |Q |1 |D |1=1 |Vn |Vd |1 0 |F |N |1 |M |0 |Vm |

size

64-bit SIMD vector variant

Applies when Q == 0.

VMUL{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>[<index>]

128-bit SIMD vector variant

Applies when Q == 1.

VMUL{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm>[<index>]

Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE;  // "Don't care" value: TRUE produces same functionality
floating_point = (F == '1');  long_destination = FALSE;
d = UInt(D:Vd);  n = UInt(N:Vn);  regs = if Q == '0' then 2 else 2;
if size == '01' then size = 8;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
if size == '10' then size = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 |0 |15 12|11 10 9 8 |7 6 5 4 |3 0 |
|1 1 1 |Q |1 1 1 1 |D |1=1 |Vn |Vd |1 0 |F |N |1 |M |0 |Vm |

size

64-bit SIMD vector variant

Applies when Q == 0.

VMUL{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>[<index>]

128-bit SIMD vector variant

Applies when Q == 1.

VMUL{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm>[<index>]

Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE; // "Don't care" value: TRUE produces same functionality
floating_point = (F == '1'); long_destination = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<i>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
</i>

<q>
See Standard assembler syntax fields on page F2-2406.
</q>

<dt>
Is the data type for the scalar and the elements of the operand vector, encoded in the "F:size" field. It can have the following values:

- I16 when F = 0, size = 01
- I32 when F = 0, size = 10
- F32 when F = 1, size = 10

The following encodings are reserved:

- F = 0, size = 00
- F = 0, size = 11
- F = 1, size = 0x
- F = 1, size = 11

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>" field when <dt> is I16, otherwise the "Vm" field.

<index>
Is the element index in the range 0 to 3, encoded in the "M:Vm<3>" field when <dt> is I16, otherwise in range 0 to 1, encoded in the "M" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMEnabled();
    op2 = Elem[Din[m],index,esize]; op2val = Int(op2, unsigned);
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[Din[n+r],e,esize]; op1val = Int(op1, unsigned);
            if floating_point then
                Elem[D[d+r],e,esize] = FPMul(op1, op2, StandardFPSCRValue());
            else
                if long_destination then
                    Elem[Q[d>>1],e,2*esize] = (op1val*op2val)<2*esize-1:0>;
                else
                    Elem[D[d+r],e,esize] = (op1val*op2val)<esize-1:0>;
    }
F6.1.130 VMULL (integer and polynomial)

Vector Multiply Long multiplies corresponding elements in two vectors. The destination vector elements are twice as long as the elements that are multiplied.

For information about multiplying polynomials see Polynomial arithmetic over \{0, 1\} on page A1-45.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{ccccccccccccc}
\end{array}
\]

1 1 1 1 0 0 1 U 1 D l=11 Vn Vd 1 1 op 0 N 0 M 0 Vm

size

A1 variant

VMULL\{<c>\}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
unsigned = (U == '1'); polynomial = (op == '1'); long_destination = TRUE;
esize = 8 << UInt(size); elements = 64 DIV esize;
if polynomial then
    if U == '1' || size == '01' then UNDEFINED;
    if size == '10' then // .p64
        if !HaveCryptoExt() then UNDEFINED;
        if InITBlock() then UNPREDICTABLE;
        esize = 64; elements = 1;
    if Vd<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;

T1

\[
\begin{array}{ccccccccccccc}
| 31 & 30 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 |
\end{array}
\]

1 1 1 1 1 1 1 D l=11 Vn Vd 1 1 op 0 N 0 M 0 Vm

size

T1 variant

VMULL\{<c>\}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
unsigned = (U == '1'); polynomial = (op == '1'); long_destination = TRUE;
esize = 8 << UInt(size); elements = 64 DIV esize;
if polynomial then
    if U == '1' || size == '01' then UNDEFINED;
    if size == '10' then // .p64
        if !HaveCryptoExt() then UNDEFINED;
        if InITBlock() then UNPREDICTABLE;
        esize = 64; elements = 1;
    if Vd<0> == '1' then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = 1;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K
Architectural Constraints on UNPREDICTABLE behaviors.

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<op> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the operands, encoded in the "op:U:size" field. It can have the following values:
- S8 when op = 0, U = 0, size = 00
- S16 when op = 0, U = 0, size = 01
- S32 when op = 0, U = 0, size = 10
- U8 when op = 0, U = 1, size = 00
- U16 when op = 0, U = 1, size = 01
- U32 when op = 0, U = 1, size = 10
- P8 when op = 1, U = 0, size = 00
- P64 when op = 1, U = 0, size = 10

The following encodings are reserved:
• op = 0, U = 0, size = 11.
• op = 0, U = 1, size = 11.
• op = 1, U = 0, size = 01.
• op = 1, U = 0, size = 11.
• op = 1, U = 1, size = xx.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Elem[Din[n+r],e,esize]; op1val = Int(op1, unsigned);
      op2 = Elem[Din[m+r],e,esize]; op2val = Int(op2, unsigned);
      if polynomial then
        product = PolynomialMult(op1,op2);
      else
        product = (op1val*op2val)<<2*esize-1:0>;
      if long_destination then
        Elem[Q[d>>1],e,2*esize] = product;
      else
        Elem[D[d+r],e,esize] = product<esize-1:0>;
F6.1.131 VMULL (by scalar)

Vector Multiply Long multiplies each element in a vector by a scalar, and places the results in a second vector. The destination vector elements are twice as long as the elements that are multiplied.

For more information about scalars see Advanced SIMD scalars on page F2-2432.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccc}
|31|30|29|28|27|26|25|24|23|22|21|20|19|16|15|12|11|10|9|8|7|6|5|4|3|0|
\end{array}
\]

\[
\begin{array}{cccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & U & 1 & D & 1 & l=11 & Vn & Vd & 1 & 0 & 1 & 0 & N & 1 & M & 0 & Vm
\end{array}
\]

size

A1 variant

VMULL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>[<index>]

Decode for this encoding

if size == '11' then see "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); long_destination = TRUE; floating_point = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = 1;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

T1

\[
\begin{array}{cccccccccccc}
|31|30|29|28|27|26|25|24|23|22|21|20|19|16|15|12|11|10|9|8|7|6|5|4|3|0|
\end{array}
\]

\[
\begin{array}{cccccccccccc}
1 & 1 & 1 & 1 & 1 & 1 & 1 & D & 1 & l=11 & Vn & Vd & 1 & 0 & 1 & 0 & N & 1 & M & 0 & Vm
\end{array}
\]

size

T1 variant

VMULL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>[<index>]

Decode for this encoding

if size == '11' then see "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
unsigned = (U == '1'); long_destination = TRUE; floating_point = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = 1;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<>

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.
<dt>
Is the data type for the scalar and the elements of the operand vector, encoded in the "U:size" field. It can have the following values:

- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

The following encodings are reserved:

- U = 0, size = 00.
- U = 0, size = 11.
- U = 1, size = 00.
- U = 1, size = 11.

<dt>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <dt>*2.

<nn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<nn>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>" field when <dt> is S16 or U16, otherwise the "Vm" field.

<index>
Is the element index in the range 0 to 3, encoded in the "M:Vm<3>" field when <dt> is S16 or U16, otherwise in range 0 to 1, encoded in the "M" field.

**Operation for all encodings**

```
if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  op2 = Elem[Din[m],index,esize];  op2val = Int(op2, unsigned);
  for r = 0 to regs-1
    for e = 0 to elements-1
      op1 = Elem[Din[n+r],e,esize];  op1val = Int(op1, unsigned);
      if floating_point then
        Elem[D[d+r],e,esize] = FPMul(op1, op2, StandardFPSCRValue());
      else
        if long_destination then
          Elem[Q[d>>1],e,2*esize] = (op1val*op2val)<2*esize-1:0>;
        else
          Elem[D[d+r],e,esize] = (op1val*op2val)<esize-1:0>;
```
F6.1.132 VMVN (immediate)

Vector Bitwise NOT (immediate) places the bitwise inverse of an immediate integer constant into every element of the destination register.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VMVN}\{<c> \}<q>.<dt> <Dd>, #<imm>
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VMVN}\{<c> \}<q>.<dt> <Qd>, #<imm>
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } (\text{cmode}<0> &= '1' \&\& \text{cmode}<3:2> != '11') || \text{cmode}<3:1> == '11' \text{ then SEE "Related encodings";} \\
\text{if } Q == '1' \&\& Vd<0> == '1' \text{ then UNDEFINED;} \\
\text{imm64} &= \text{AdvSIMDExpandImm}'1', \text{cmode, i:imm3:imm4})); \\
d &= \text{UInt}(D:Vd); \text{ regs = if } Q == '0' \text{ then 1 else 2};
\end{align*}
\]

T1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VMVN}\{<c> \}<q>.<dt> <Dd>, #<imm>
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VMVN}\{<c> \}<q>.<dt> <Qd>, #<imm>
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } (\text{cmode}<0> &= '1' \&\& \text{cmode}<3:2> != '11') || \text{cmode}<3:1> == '11' \text{ then SEE "Related encodings";} \\
\text{if } Q == '1' \&\& Vd<0> == '1' \text{ then UNDEFINED;} \\
\text{imm64} &= \text{AdvSIMDExpandImm}'1', \text{cmode, i:imm3:imm4})); \\
d &= \text{UInt}(D:Vd); \text{ regs = if } Q == '0' \text{ then 1 else 2};
\end{align*}
\]
Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<ci> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<ci> See Standard assembler syntax fields on page F2-2406.

<dt> The data type. It must be either I16 or I32.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<imm> Is a constant of the type specified by <dt> that is replicated to fill the destination register. For details of the range of constants available and the encoding of <dt> and <imm>, see Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = NOT(imm64);
F6.1.133  VMVN (register)

Vector Bitwise NOT (register) takes a value from a register, inverts the value of each bit, and places the result in the destination register. The registers can be either doubleword or quadword.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>D 1 1</td>
<td>size 0 0</td>
<td>Vd 0</td>
<td>1 0 1 1</td>
<td>Q M 0</td>
<td>Vm</td>
<td></td>
</tr>
</tbody>
</table>
```

64-bit SIMD vector variant

Applies when Q == 0.

VMVN{<c>}{<q>}{.<dt>} <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMVN{<c>}{<q>}{.<dt>} <Qd>, <Qm>

Decode for all variants of this encoding

```
if size != '00' then UNDEFINED;
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
```

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1</td>
<td>D 1 1</td>
<td>size 0 0</td>
<td>Vd 0</td>
<td>1 0 1 1</td>
<td>Q M 0</td>
<td>Vm</td>
<td></td>
</tr>
</tbody>
</table>
```

64-bit SIMD vector variant

Applies when Q == 0.

VMVN{<c>}{<q>}{.<dt>} <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VMVN{<c>}{<q>}{.<dt>} <Qd>, <Qm>

Decode for all variants of this encoding

```
if size != '00' then UNDEFINED;
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
```

Assembler symbols

```
<
``` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see *Standard assembler syntax fields on page F2-2406.*

<q>  See *Standard assembler syntax fields on page F2-2406.*

<dt>  An optional data type. It is ignored by assemblers, and does not affect the encoding.

<Qd>  Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>  Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>  Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = NOT(D[m+r]);
```

```c
_iss10775
```
F6.1.134  VNEG

Vector Negate negates each element in a vector, and places the results in a second vector. The floating-point version only inverts the sign bit.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant
Applies when Q == 0.

\texttt{VNEG\{<c>\}{<q>.<dt> <Dd>, <Dm>}}

128-bit SIMD vector variant
Applies when Q == 1.

\texttt{VNEG\{<c>\}{<q>.<dt> <Qd>, <Qm>}}

Decode for all variants of this encoding

\begin{Verbatim}
if \textsl{size} == '11' || (F == '1' && \textsl{size} != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << \textsl{UInt}(size); elements = 64 DIV esize;
d = \textsl{UInt}(D:Vd); m = \textsl{UInt}(M:Vm); regs = if Q == '0' then 1 else 2;
\end{Verbatim}

A2

Single-precision scalar variant
Applies when size == 10.

\texttt{VNEG\{<c>\}{<q>.F32 <Sd>, <Sm>}}

Double-precision scalar variant
Applies when size == 11.

\texttt{VNEG\{<c>\}{<q>.F64 <Dd>, <Dm>}}

Decode for all variants of this encoding

\begin{Verbatim}
if \textsl{size} != '1x' then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE;
case \textsl{size} of
  when '10' esize = 32; d = \textsl{UInt}(Vd:D); m = \textsl{UInt}(Vm:M);
  when '11' esize = 64; d = \textsl{UInt}(D:Vd); m = \textsl{UInt}(M:Vm);
\end{Verbatim}
T1

|   |   |   |   |   |   |   |   |   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|   |   |   |   |   |   |   |   |   | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |   |   |   |   |   |

64-bit SIMD vector variant

Applies when Q == 0.

VNEG(<c>{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VNEG(<c>{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' || (F == '1' && size != '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T2

|   |   |   |   |   |   |   |   |   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|   |   |   |   |   |   |   |   |   | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |   |   |   |   |   |

Single-precision scalar variant

Applies when size == 10.

VNEG(<c>{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VNEG(<c>{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.

For encoding A6: See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "F:size" field. It can have the following values:
   S8   when F = 0, size = 00
   S16  when F = 0, size = 01
   S32  when F = 0, size = 10
   F32  when F = 1, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDOrVFEnabled(TRUE, advsimd);
  if advsimd then // Advanced SIMD instruction
    for r = 0 to regs-1
      for e = 0 to elements-1
        if floating_point then
          Elem[D[d+r],e,esize] = FPNeg(Elem[D[m+r],e,esize]);
        else
          result = -SInt(Elem[D[m+r],e,esize]);
          Elem[D[d+r],e,esize] = result<esize-1:0>;
        else  // VFP instruction
          case esize of
            when 32  S[d] = FPNeg(S[m]);
            when 64  D[d] = FPNeg(D[m]);
F6.1.135 VNMLA

Vector Negate Multiply Accumulate multiplies together two floating-point register values, adds the negation of the floating-point value in the destination register to the negation of the product, and writes the result back to the destination register.

--- Note ---

ARM recommends that software does not use the VNMLA instruction in the Round towards Plus Infinity and Round towards Minus Infinity rounding modes, because the rounding of the product and of the sum can change the result of the instruction in opposite directions, defeating the purpose of these rounding modes.

---

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
|31 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0 |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| != | 1 | 1 | 0 | 0 | D | 0 | 1 | Vn | | Vd | 1 | 0 | 1 | x | N | 1 | M | 0 | Vm |

cond size op
```

**Single-precision scalar variant**

Applies when size == 10.

VNMLA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VNMLA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

**Decode for all variants of this encoding**

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
type = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

size op
```

**Single-precision scalar variant**

Applies when size == 10.

VNMLA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VNMLA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>
Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
type = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
    when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Assembler symbols

<e> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<5d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<5n> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<5m> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<6d> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<6n> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<6m> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

enumeration VFPNegMul {VFPNegMul_VNMLA, VFPNegMul_VNMLS, VFPNegMul_VNMUL};

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case size of
    when 32
        product32 = FPMul(S[n], S[m], FPSCR);
        case type of
            when VFPNegMul_VNMLA  S[d] = FPAdd(FPNeg(S[d]), FPNeg(product32), FPSCR);
            when VFPNegMul_VNMLS  S[d] = FPAdd(FPNeg(S[d]), product32, FPSCR);
            when VFPNegMul_VNMUL  S[d] = FPNeg(product32);
    when 64
        product64 = FPMul(D[n], D[m], FPSCR);
        case type of
            when VFPNegMul_VNMLA  D[d] = FPAdd(FPNeg(D[d]), FPNeg(product64), FPSCR);
            when VFPNegMul_VNMLS  D[d] = FPAdd(FPNeg(D[d]), product64, FPSCR);
            when VFPNegMul_VNMUL  D[d] = FPNeg(product64);
F6.1.136   VNMLS

Vector Negate Multiply Subtract multiplies together two floating-point register values, adds the negation of the floating-point value in the destination register to the product, and writes the result back to the destination register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant

Applies when size == 10.

\textit{VNMLS}{{<c>}}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

\textit{VNMLS}{{<c>}}{<q>}.F64 <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

\begin{verbatim}
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
type = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
\end{verbatim}

T1

Single-precision scalar variant

Applies when size == 10.

\textit{VNMLS}{{<c>}}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

\textit{VNMLS}{{<c>}}{<q>}.F64 <Dd>, <Dn>, <Dm>

Decode for all variants of this encoding

\begin{verbatim}
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
type = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
\end{verbatim}
Assembler symbols

<c>  See Standard assembler syntax fields on page F2-2406.
<q>  See Standard assembler syntax fields on page F2-2406.
<s>  Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<n>  Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<m>  Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<d>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<n>  Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
>m>  Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

enumeration VFPNegMul {VFPNegMul_VNMLA, VFPNegMul_VNMLS, VFPNegMul_VNMUL};

if ConditionPassed() then
    EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
    case esize of
        when 32
            product32 = FPMul(S[n], S[m], FPSCR);
        case type of
            when VFPNegMul_VNMLA  S[d] = FPAdd(FPNeg(S[d]), FPNeg(product32), FPSCR);
            when VFPNegMul_VNMLS  S[d] = FPAdd(FPNeg(S[d]), product32, FPSCR);
            when VFPNegMul_VNMUL  S[d] = FPNeg(product32);
        when 64
            product64 = FPMul(D[n], D[m], FPSCR);
        case type of
            when VFPNegMul_VNMLA  D[d] = FPAdd(FPNeg(D[d]), FPNeg(product64), FPSCR);
            when VFPNegMul_VNMLS  D[d] = FPAdd(FPNeg(D[d]), product64, FPSCR);
            when VFPNegMul_VNMUL  D[d] = FPNeg(product64);
F6.1.137  VNMUL

Vector Negate Multiply multiplies together two floating-point register values, and writes the negation of the result to the destination register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

### A1

| 31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 6 5 4 | 3 0 |
| ---|---|---|---|---|---|---|---|---|
| 1 1 1 0 0 | D | 1 0 | Vn | Vd | 1 0 | x | N | 1 | M | 0 | Vm |

**Single-precision scalar variant**

Applies when size == 10.

\[
\text{VNMUL}\{c\}\{q\}.F32 \{<D>,} <Sn>, <Sm> 
\]

**Double-precision scalar variant**

Applies when size == 11.

\[
\text{VNMUL}\{c\}\{q\}.F64 \{<D>,} <Dn>, <Dm> 
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{if } \text{FPSCR.Len} & \neq '000' \text{ || } \text{FPSCR.Stride} \neq '00' \text{ then UNDEFINED;} \\
\text{type} & = \text{VFPNegMul}\_\text{VNMUL;} \\
\text{case size of} & \\
\text{when '10' esize} & = 32; d = \text{UInt(Vd:D)}; n = \text{UInt(Vn:N)}; m = \text{UInt(Vm:M)}; \\
\text{when '11' esize} & = 64; d = \text{UInt(D:Vd)}; n = \text{UInt(N:Vn)}; m = \text{UInt(M:Vm)}; \\
\end{align*}
\]

### T1

| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 0 | 15 12|11 10 9 8 | 7 6 5 4 | 3 0 |
| ---|---|---|---|---|---|---|---|---|
| 1 1 1 0 1 1 1 0 | D | 1 0 | Vn | Vd | 1 0 | x | N | 1 | M | 0 | Vm |

**Single-precision scalar variant**

Applies when size == 10.

\[
\text{VNMUL}\{c\}\{q\}.F32 \{<D>,} <Sn>, <Sm> 
\]

**Double-precision scalar variant**

Applies when size == 11.

\[
\text{VNMUL}\{c\}\{q\}.F64 \{<D>,} <Dn>, <Dm> 
\]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{if } \text{FPSCR.Len} & \neq '000' \text{ || } \text{FPSCR.Stride} \neq '00' \text{ then UNDEFINED;} \\
\text{type} & = \text{VFPNegMul}\_\text{VNMUL;} \\
\text{case size of} & \\
\text{when '10' esize} & = 32; d = \text{UInt(Vd:D)}; n = \text{UInt(Vn:N)}; m = \text{UInt(Vm:M)}; \\
\text{when '11' esize} & = 64; d = \text{UInt(D:Vd)}; n = \text{UInt(N:Vn)}; m = \text{UInt(M:Vm)}; \\
\end{align*}
\]
Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<s>d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<s>n> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<s>m> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<d>d> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<d>n> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<d>m> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

```c
enumeration VFPNegMul {VFPNegMul_VNMLA, VFPNegMul_VNMLS, VFPNegMul_VNMUL};

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
        when 32
            product32 = FPMul(S[n], S[m], FPSCR);
        case type of
            when VFPNegMul_VNMLA  S[d] = FPAdd(FPNeg(S[d]), FPNeg(product32), FPSCR);
            when VFPNegMul_VNMLS  S[d] = FPAdd(FPNeg(S[d]), product32, FPSCR);
            when VFPNegMul_VNMUL  S[d] = FPNeg(product32);
        when 64
            product64 = FPMul(D[n], D[m], FPSCR);
        case type of
            when VFPNegMul_VNMLA  D[d] = FPAdd(FPNeg(D[d]), FPNeg(product64), FPSCR);
            when VFPNegMul_VNMLS  D[d] = FPAdd(FPNeg(D[d]), product64, FPSCR);
            when VFPNegMul_VNMUL  D[d] = FPNeg(product64);
```
F6.1.138  VORN (immediate)

Vector Bitwise OR NOT (immediate) performs a bitwise OR between a register value and the complement of an immediate value, and returns the result into the destination vector.

This instruction is a pseudo-instruction of the VORR (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of VORR (immediate).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VORR (immediate) gives the operational pseudocode for this instruction.

### 64-bit SIMD vector variant

Applies when Q == 0.

VORN{<c>}{<q>}.<dt> {<Dd>,} <Dd>, #<imm>

is equivalent to

VORR{<c>}{<q>}.<dt> <Dd>, #~<imm>

and is never the preferred disassembly.

### 128-bit SIMD vector variant

Applies when Q == 1.

VORN{<c>}{<q>}.<dt> {<Qd>,} <Qd>, #<imm>

is equivalent to

VORR{<c>}{<q>}.<dt> <Qd>, #~<imm>

and is never the preferred disassembly.

### 64-bit SIMD vector variant

Applies when Q == 0.

VORN{<c>}{<q>}.<dt> {<Dd>,} <Dd>, #<imm>

is equivalent to

VORR{<c>}{<q>}.<dt> <Dd>, #~<imm>

and is never the preferred disassembly.
128-bit SIMD vector variant

Applies when \( Q == 1 \).

\[ VORN\{<c>\}{<q>}.<dt> {<Qd>,} <Qd>, #<imm> \]

is equivalent to

\[ VORR\{<c>\}{<q>}.<dt> <Qd>, #~<imm> \]

and is never the preferred disassembly.

Assembler symbols

\(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<dt>\) The data type used for \(<imm>\). It can be either I16 or I32. I8, I64, and F32 are also permitted, but the resulting syntax is a pseudo-instruction.

\(<Qd>\) Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>\)*2.

\(<Qd>\) Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\(<imm>\) Is a constant of the type specified by \(<dt>\) that is replicated to fill the destination register. For details of the range of constants available and the encoding of \(<dt>\) and \(<imm>\), see Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423.

Operation for all encodings

The description of VORR (immediate) gives the operational pseudocode for this instruction.
F6.1.139   VORN (register)

Vector bitwise OR NOT (register) performs a bitwise OR NOT operation between two registers, and places the
result in the destination register. The operand and result registers can be quadword or doubleword. They must all be
the same size.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the
instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For
more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
<table>
<thead>
<tr>
<th></th>
<th>Vn</th>
<th>Vd</th>
<th>0 0 1</th>
<th>N</th>
<th>Q</th>
<th>M</th>
<th>1</th>
<th>Vm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

64-bit SIMD vector variant

Applies when Q == 0.

VORN{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VORN{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

If Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

```
<table>
<thead>
<tr>
<th></th>
<th>Vn</th>
<th>Vd</th>
<th>0 0 1</th>
<th>N</th>
<th>Q</th>
<th>M</th>
<th>1</th>
<th>Vm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 1 1 0</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

64-bit SIMD vector variant

Applies when Q == 0.

VORN{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VORN{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

If Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<c>   For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be
unconditional.
For encoding T1: see *Standard assembler syntax fields on page F2-2406.*

<q>
See *Standard assembler syntax fields on page F2-2406.*

<dt> An optional data type. It is ignored by assemblers, and does not affect the encoding.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as &lt;Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as &lt;Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as &lt;Qm>*2.

<Qd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

/Qn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

### Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        D[d+r] = D[n+r] OR NOT(D[m+r]);

F6.1.140  VORR (immediate)

Vector Bitwise OR (immediate) performs a bitwise OR between a register value and an immediate value, and returns the result into the destination vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instruction VORN (immediate). The pseudo-instruction is never the preferred disassembly.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 | 16|15 | 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | i | 1 | D | 0 | 0 | 0 | imm3 | Vd | cmode | 0 | Q | 0 | 1 | imm4 |

64-bit SIMD vector variant

Applies when Q == 0.

VORR{<c>}{<q>}.<dt> {<Dd>}, <Dd>, #<imm>

128-bit SIMD vector variant

Applies when Q == 1.

VORR{<c>}{<q>}.<dt> {<Qd>}, <Qd>, #<imm>

Decode for all variants of this encoding

if cmode<0> == '0' || cmode<3:2> == '11' then SEE VMOV (immediate);
if Q == '1' && Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('0', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;

T1

| 15 | 14 | 13 | 12|11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 0 | 15 | 12|11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | D | 0 | 0 | 0 | imm3 | Vd | cmode | 0 | Q | 0 | 1 | imm4 |

64-bit SIMD vector variant

Applies when Q == 0.

VORR{<c>}{<q>}.<dt> {<Dd>}, <Dd>, #<imm>

128-bit SIMD vector variant

Applies when Q == 1.

VORR{<c>}{<q>}.<dt> {<Qd>}, <Qd>, #<imm>

Decode for all variants of this encoding

if cmode<0> == '0' || cmode<3:2> == '11' then SEE VMOV (immediate);
if Q == '1' && Vd<0> == '1' then UNDEFINED;
imm64 = AdvSIMDExpandImm('0', cmode, i:imm3:imm4);
d = UInt(D:Vd);  regs = if Q == '0' then 1 else 2;
Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VORN (immediate)</td>
</tr>
</tbody>
</table>

Assembler symbols

- `<>`: For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see *Standard assembler syntax fields* on page F2-2406.

- `<>`: See *Standard assembler syntax fields* on page F2-2406.

- `<dt>`: The data type used for `<imm>`. It can be either I16, I32, I64, and F32 are also permitted, but the resulting syntax is a pseudo-instruction.

- `<Qd>`: Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.

- `<Dd>`: Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- `<imm>`: Is a constant of the type specified by `<dt>` that is replicated to fill the destination register. For details of the range of constants available and the encoding of `<dt>` and `<imm>`, see *Modified immediate constants in T32 and A32 Advanced SIMD instructions* on page F2-2423.

Operation for all encodings

```plaintext
if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    D[d+r] = D[d+r] OR imm64;
```
F6.1.141   VORR (register)

Vector bitwise OR (register) performs a bitwise OR operation between two registers, and places the result in the destination register. The operand and result registers can be quadword or doubleword. They must all be the same size.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instructions VMOV (register, SIMD), VRSHR (zero), and VSHR (zero). The pseudo-instruction is never the preferred disassembly.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 1 0 0</td>
<td>D</td>
<td>1 0</td>
<td>Vn</td>
<td>Vd</td>
<td>0 0 0 1</td>
<td>N</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VORR{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VORR{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 1 1 1</td>
<td>0</td>
<td>D</td>
<td>1 0</td>
<td>Vn</td>
<td>Vd</td>
<td>0 0 0 1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VORR{<c>}{<q>}{.<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VORR{<c>}{<q>}{.<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
Alias conditions

<table>
<thead>
<tr>
<th>Alias or pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMOV (register, SIMD)</td>
<td>N:Vn == M:Vm</td>
</tr>
<tr>
<td>VRSHR (zero)</td>
<td>Never</td>
</tr>
<tr>
<td>VSHR (zero)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<dt> An optional data type. It is ignored by assemblers, and does not affect the encoding.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
    D[d+r] = D[n+r] OR D[m+r];
F6.1.142 VPADAL

Vector Pairwise Add and Accumulate Long adds adjacent pairs of elements of a vector, and accumulates the results into the elements of the destination vector.

The vectors can be doubleword or quadword. The operand elements can be 8-bit, 16-bit, or 32-bit integers. The result elements are twice the length of the operand elements.

The following figure shows an example of the operation of VPADAL doubleword operation for data type S16.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant
Applies when Q == 0.
VPADAL{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant
Applies when Q == 1.
VPADAL{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding
if size == 'll' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (op == 'l');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant
Applies when Q == 0.
VPADAL{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VPADAL{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (op == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
</c>

<q>
See Standard assembler syntax fields on page F2-2406.
</q>

<dt>
Is the data type for the elements of the vectors, encoded in the "op:size" field. It can have the following values:

S8  when op = 0, size = 00
S16 when op = 0, size = 01
S32 when op = 0, size = 10
U8  when op = 1, size = 00
U16 when op = 1, size = 01
U32 when op = 1, size = 10

The following encodings are reserved:

• op = 0, size = 11.
• op = 1, size = 11.

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    h = elements DIV 2;
    for r = 0 to regs-1
        for e = 0 to h-1
            op1 = Elem[D[m+r],2*e,esize];  op2 = Elem[D[m+r],2*e+1,esize];
            result = Int(op1, unsigned) + Int(op2, unsigned);
            Elem[D[d+r],e,2*esize] = Elem[D[d+r],e,2*esize] + result;
F6.1.143 VPADD (floating-point)

Vector Pairwise Add (floating-point) adds adjacent pairs of elements of two vectors, and places the results in the destination vector.

The operands and result are doubleword vectors.

The operand and result elements are 32-bit floating-point numbers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
| 31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10  9  8  7  6  5  4  3  0 |
|-------------------------------|-----------------|-----------------|
| 1 1 1 1 0 0 1 1 0 D 0 sz Vn  Vd 1 1 0 1 N Q M 0 Vm |
```

A1 variant

VPADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

- if Q == '1' then UNDEFINED;
- if sz == '1' then UNDEFINED;
- esize = 32; elements = 2;
- d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

```
| 15 14 13 12 11 10  9  8  7  6  5  4  3  0 15 12 11 10  9  8  7  6  5  4  3  0 |
|-------------------------------|-----------------|-----------------|
| 1 1 1 1 1 1 1 1 1 0 D 0 sz Vn  Vd 1 1 0 1 N Q M 0 Vm |
```

T1 variant

VPADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

- if Q == '1' then UNDEFINED;
- if sz == '1' then UNDEFINED;
- esize = 32; elements = 2;
- d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Assembler symbols

- <c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- <q> See Standard assembler syntax fields on page F2-2406.

- <dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
  
  F32 when sz = 0
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    bits(64) dest;
    h = elements DIV 2;

    for e = 0 to h-1
        Elem[dest,e,esize] = FPAdd(Elem[D[n],2*e,esize], Elem[D[n],2*e+1,esize],
                                   StandardFPSCRValue());
        Elem[dest,e+h,esize] = FPAdd(Elem[D[m],2*e,esize], Elem[D[m],2*e+1,esize],
                                   StandardFPSCRValue());

    D[d] = dest;
```
VPADD (integer)

Vector Pairwise Add (integer) adds adjacent pairs of elements of two vectors, and places the results in the destination vector.

The operands and result are doubleword vectors.

The operand and result elements must all be the same type, and can be 8-bit, 16-bit, or 32-bit integers. There is no distinction between signed and unsigned integers.

The following figure shows an example of the operation of VPADD doubleword operation for data type I16.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

A1 variant

VPADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

if size == '11' \| Q == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

T1 variant

VPADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

if size == '11' \| Q == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

- I8 when size = 00
- I16 when size = 01
- I32 when size = 10

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    bits(64) dest;
    h = elements DIV 2;
    for e = 0 to h-1
        Elem[dest,e,esize] = Elem[D[n],2*e,esize] + Elem[D[n],2*e+1,esize];
        Elem[dest,e+h,esize] = Elem[D[m],2*e,esize] + Elem[D[m],2*e+1,esize];
    D[d] = dest;
```

OperationSpecificOperations();
F6.1.145   VPADDL

Vector Pairwise Add Long adds adjacent pairs of elements of two vectors, and places the results in the destination vector.

The vectors can be doubleword or quadword. The operand elements can be 8-bit, 16-bit, or 32-bit integers. The result elements are twice the length of the operand elements.

The following figure shows an example of the operation of VPADDL doubleword operation for data type S16.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VPADDL}\{<c>\}{<q>}.<dt> \ Dd, \ Dm
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VPADDL}\{<c>\}{<q>}.<dt> \ Qd, \ Qm
\]

Decode for all variants of this encoding

\[
\begin{align*}
\text{if size} & = '11' \ \text{then UNDEFINED;} \\
\text{if } Q & = '1' \ & & (Vd<0> = '1' \ | \ Vm<0> = '1') \ \text{then UNDEFINED;} \\
\text{unsigned} & = (\text{op} = '1') \\
\text{esize} & = 8 \ll \text{UInt(size)}; \ \text{elements} = 64 \ \text{DIV} \ \text{esize}; \\
\text{d} & = \text{UInt}(D:\Vd); \ \text{m} = \text{UInt}(M:\Vm); \ \text{regs} = \text{if } Q = '0' \ \text{then } 1 \ \text{else } 2;
\end{align*}
\]

T1

64-bit SIMD vector variant

Applies when \( Q = 0 \).
VPADDL{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant
Applies when Q == 1.

VPADDL{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding
if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' ||Vm<0> == '1') then UNDEFINED;
unsigned = (op == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<op> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "op:size" field. It can have the following values:
S8 when op = 0, size = 00
S16 when op = 0, size = 01
S32 when op = 0, size = 10
U8 when op = 1, size = 00
U16 when op = 1, size = 01
U32 when op = 1, size = 10
The following encodings are reserved:
• op = 0, size = 11.
• op = 1, size = 11.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings
if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  h = elements DIV 2;
  for r = 0 to regs-1
    for e = 0 to h-1
      op1 = Elem[D[m+r],2*e,esize]; op2 = Elem[D[m+r],2*e+1,esize];
      result = Int(op1, unsigned) + Int(op2, unsigned);
      Elem[D[r],e,2*esize] = result<2*esize-1:0>;

F6.1.146   VPMAX (floating-point)

Vector Pairwise Maximum compares adjacent pairs of elements in two doubleword vectors, and copies the larger of each pair into the corresponding element in the destination doubleword vector.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
|1|1|1|1|0|0|1|1|D|0|sz|Vn|Vd|1|1|1|N|0|M|0|Vm|
```

A1 variant

VPMAX{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

if Q == '1' then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

```
|1|1|1|1|1|1|0|D|0|sz|Vn|Vd|1|1|1|N|0|M|0|Vm|
```

T1 variant

VPMAX{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

if Q == '1' then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Assembler symbols

<>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<DD>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    bits(64) dest;
    h = elements DIV 2;

    for e = 0 to h-1
        op1 = Elem[D[n],2*e,esize]; op2 = Elem[D[n],2*e+1,esize];
        Elem[dest,e,esize] = if maximum then FPMax(op1,op2,StandardFPSCRValue()) else
                           FPMin(op1,op2,StandardFPSCRValue());
        op1 = Elem[D[m],2*e,esize]; op2 = Elem[D[m],2*e+1,esize];
        Elem[dest,e+h,esize] = if maximum then FPMax(op1,op2,StandardFPSCRValue()) else
                              FPMin(op1,op2,StandardFPSCRValue());

    D[d] = dest;
```
**F6.1.147  VPMAX (integer)**

Vector Pairwise Maximum compares adjacent pairs of elements in two doubleword vectors, and copies the larger of each pair into the corresponding element in the destination doubleword vector.

The following figure shows an example of the operation of VPMAX doubleword operation for data type S16 or U16.

![Diagram of VPMAX operation](image)

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

**A1**

![A1 variant encoding](image)

**A1 variant**

\[
\text{VPMAX}\{<c>\}{<q>}.<dt> \{<Dd>, \}<Dn>, <Dm>
\]

**Decode for this encoding**

\[
\text{if size} == '11' \text{ or } Q == '1' \text{ then UNDEFINED;}
\]

\[
\text{maximum} = (\text{op} == '0'); \quad \text{unsigned} = (U == '1');
\]

\[
\text{esize} = 8 \ll \text{UInt(size)}; \quad \text{elements} = 64 \div \text{esize};
\]

\[
\text{d} = \text{UInt(D:Vd)}; \quad \text{n} = \text{UInt(N:Vn)}; \quad \text{m} = \text{UInt(M:Vm)};
\]

**T1**

![T1 variant encoding](image)

**T1 variant**

\[
\text{VPMAX}\{<c>\}{<q>}.<dt> \{<Dd>, \}<Dn>, <Dm>
\]

**Decode for this encoding**

\[
\text{if size} == '11' \text{ or } Q == '1' \text{ then UNDEFINED;}
\]

\[
\text{maximum} = (\text{op} == '0'); \quad \text{unsigned} = (U == '1');
\]

\[
\text{esize} = 8 \ll \text{UInt(size)}; \quad \text{elements} = 64 \div \text{esize};
\]

\[
\text{d} = \text{UInt(D:Vd)}; \quad \text{n} = \text{UInt(N:Vn)}; \quad \text{m} = \text{UInt(M:Vm)};
\]
Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:

- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    bits(64) dest;
    h = elements DIV 2;
    for e = 0 to h-1
        op1 = Int(Elem[D[n],2*e,esize], unsigned);
        op2 = Int(Elem[D[n],2*e+1,esize], unsigned);
        result = if maximum then Max(op1,op2) else Min(op1,op2);
        Elem[dest,e,esize] = result<esize-1:0>;
        op1 = Int(Elem[D[m],2*e,esize], unsigned);
        op2 = Int(Elem[D[m],2*e+1,esize], unsigned);
        result = if maximum then Max(op1,op2) else Min(op1,op2);
        Elem[dest,e+h,esize] = result<esize-1:0>;
    D[d] = dest;
F6.1.148  VPMIN (floating-point)

Vector Pairwise Minimum compares adjacent pairs of elements in two doubleword vectors, and copies the smaller of each pair into the corresponding element in the destination doubleword vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4 3 0 |
|-----------|-----------|-----------|-----|-----|-----|-----|-----|-----|
| 1 1 1 0 0 1 1 0 D 1 sz | Vn | Vd | 1 1 1 1 N 0 | M 0 | Vm |
| op | Q |

A1 variant

VPMIN[<c>]<q>.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

if Q == '1' then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);

T1

| 15 14 13 12|11 10 9 8|7 6 5 4 3 0 |
|-----------|-----|-----|-----|-----|-----|
| 1 1 1 1 1 1 0 D 1 sz | Vn | Vd | 1 1 1 1 N 0 | M 0 | Vm |
| op | Q |

T1 variant

VPMIN[<c>]<q>.<dt> {<Dd>, }<Dn>, <Dm>

Decode for this encoding

if Q == '1' then UNDEFINED;
if sz == '1' then UNDEFINED;
maximum = (op == '0');
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);

Assembler symbols

<>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
F32 when sz = 0

<dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
\(<Dn>\) Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

\(<Dm>\) Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

### Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  bits(64) dest;
  h = elements DIV 2;
  for e = 0 to h-1
    op1 = Elem[D[n],2*e,esize];  op2 = Elem[D[n],2*e+1,esize];
    Elem[dest,e,esize] = if maximum then FPMax(op1,op2,StandardFPSCRValue()) else
    FPMin(op1,op2,StandardFPSCRValue());
    op1 = Elem[D[m],2*e,esize];  op2 = Elem[D[m],2*e+1,esize];
    Elem[dest,e+h,esize] = if maximum then FPMax(op1,op2,StandardFPSCRValue()) else
    FPMin(op1,op2,StandardFPSCRValue());
  D[d] = dest;
F6.1.149 VPMIN (integer)

Vector Pairwise Minimum compares adjacent pairs of elements in two doubleword vectors, and copies the smaller of each pair into the corresponding element in the destination doubleword vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28][27 26 25 24][23 22 21 20][19 16][15 12][11 10 9 8][7 6 5 4][3 0]
1 1 1 0 0 1 | D size | Vn | Vd | 1 0 1 0 | N 0 | M 1 | Vm | Q op
```

A1 variant

VPMIN{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

 Decode for this encoding

```java
if size == '11' || Q == '1' then UNDEFINED;
maximum = (op == '0'); unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

T1

```
[15 14 13 12][11 10 9 8][7 6 5 4][3 0][15 12][11 10 9 8][7 6 5 4][3 0]
1 1 1 | D size | Vn | Vd | 1 0 1 0 | N 0 | M 1 | Vm | Q op
```

T1 variant

VPMIN{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

 Decode for this encoding

```java
if size == '11' || Q == '1' then UNDEFINED;
maximum = (op == '0'); unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

Assembler symbols

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- `<q>` See Standard assembler syntax fields on page F2-2406.

- `<dt>` Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:
  - S8 when U = 0, size = 00
  - S16 when U = 0, size = 01
  - S32 when U = 0, size = 10
  - U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10

<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<On> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Om> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if `ConditionPassed()` then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    bits(64) dest;
    h = elements DIV 2;
    for e = 0 to h-1
        op1 = Int(Elem[D[n],2*e,esize], unsigned);
        op2 = Int(Elem[D[n],2*e+1,esize], unsigned);
        result = if maximum then Max(op1,op2) else Min(op1,op2);
        Elem[dest,e,esize] = result<esize-1:0>;
        op1 = Int(Elem[D[m],2*e,esize], unsigned);
        op2 = Int(Elem[D[m],2*e+1,esize], unsigned);
        result = if maximum then Max(op1,op2) else Min(op1,op2);
        Elem[dest,e+h,esize] = result<esize-1:0>;
        D[d] = dest;
### F6.1.150  VPOP

Pop SIMD&FP registers from Stack loads multiple consecutive Advanced SIMD and floating-point register file registers from the stack

This instruction is an alias of the **VLDM, VLDMDB, VLDMIA** instruction. This means that:

- The encodings in this description are named to match the encodings of **VLDM, VLDMDB, VLDMIA**.
- The description of **VLDM, VLDMDB, VLDMIA** gives the operational pseudocode for this instruction.

**A1**

$$
\begin{array}{cccccccccc}
\text{cond} & \text{P} & \text{U} & \text{W} & \text{Rn} & \text{imm8<7:1>} & \text{imm8<0>}
\end{array}
\begin{array}{c}
1111
1
1
0
0
1
D
1
1
1
1
0
1
Vd
1
0
1
1
0
1
1
1

\end{array}
$$

**Increment After variant**

**VPOP{<c>}{<q>}{.<size>} <dreglist>**

is equivalent to

**VLDM{<c>}{<q>}{.<size>} SP!, <dreglist>**

and is always the preferred disassembly.

**A2**

$$
\begin{array}{cccccccccc}
\text{cond} & \text{P} & \text{U} & \text{W} & \text{Rn} & \text{imm8}
\end{array}
\begin{array}{c}
1111
1
1
0
0
1
D
1
1
1
1
0
1
Vd
1
0
1
0

\end{array}
$$

**Increment After variant**

**VPOP{<c>}{<q>}{.<size>} <sreglist>**

is equivalent to

**VLDM{<c>}{<q>}{.<size>} SP!, <sreglist>**

and is always the preferred disassembly.

**T1**

$$
\begin{array}{cccccccccc}
P & U & W & Rn & \text{imm8<7:1>} & \text{imm8<0>}
\end{array}
\begin{array}{c}
11101100
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1

\end{array}
$$

**Increment After variant**

**VPOP{<c>}{<q>}{.<size>} <dreglist>**

is equivalent to

**VLDM{<c>}{<q>}{.<size>} SP!, <dreglist>**

and is always the preferred disassembly.
**T2**

```
<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Vd</td>
</tr>
<tr>
<td>P</td>
<td>U</td>
<td>W</td>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Increment After variant**

\[ VPOP\{<c>\}{<q>\}{.<size>} \langle s\rangle \]

is equivalent to

\[ VLDM\{<c>\}{<q>\}{.<size>} SP!, \langle s\rangle \]

and is always the preferred disassembly.

**Assembler symbols**

- \(<c>\):
  - See *Standard assembler syntax fields* on page F2-2406.
- \(<q>\):
  - See *Standard assembler syntax fields* on page F2-2406.
- \(<size>\):
  - An optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers being transferred.
- \(<s\rangle\):
  - Is the list of consecutively numbered 32-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "Vd:D", and "imm8" is set to the number of registers in the list. The list must contain at least one register.
- \(<d\rangle\):
  - Is the list of consecutively numbered 64-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list. The list must contain at least one register, and must not contain more than 16 registers.

**Operation for all encodings**

The description of \( VLDM, VLDMDB, VLDMIA \) gives the operational pseudocode for this instruction.
F6.1.151   VPUSH

Push SIMD&FP registers to Stack stores multiple consecutive registers from the Advanced SIMD and floating-point register file to the stack

This instruction is an alias of the VSTM, VSTMDB, VSTMIA instruction. This means that:

- The encodings in this description are named to match the encodings of VSTM, VSTMDB, VSTMIA.
- The description of VSTM, VSTMDB, VSTMIA gives the operational pseudocode for this instruction.

A1

```
[31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 | 1 0 ]
```

```
cond P U W Rn imm8<7:1> 0
```

**Decrement Before variant**

VPUSH{<c>}{<q>}{.<size>} <dreglist>

is equivalent to

VSTMDB{<c>}{<q>}{.<size>} SP!, <dreglist>

and is always the preferred disassembly.

A2

```
[31 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 7 | 0 ]
```

```
cond P U W Rn imm8
```

**Decrement Before variant**

VPUSH{<c>}{<q>}{.<size>} <sreglist>

is equivalent to

VSTMDB{<c>}{<q>}{.<size>} SP!, <sreglist>

and is always the preferred disassembly.

T1

```
[15 14 13 |12|11 10 9 8 |7 6 5 4 |3 0 |15 12|11 10 9 8 |7 | 1 0 ]
```

```
P U W Rn imm8<7:1> 0
```

**Decrement Before variant**

VPUSH{<c>}{<q>}{.<size>} <dreglist>

is equivalent to

VSTMDB{<c>}{<q>}{.<size>} SP!, <dreglist>

and is always the preferred disassembly.
T2

```
| 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  0 | 15 | 12 | 11 | 10 |  9 |  8 |  7 |  0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 1  | 1  | 0  | 1  | 0  | D  | 1  | 0  | 1  | 1  | 0  | 1  | Vd | 1  | 0  | 1  | 0  | 1  |
| P  | U  | W  | Rn|
```

Decrement Before variant

VPUSH{<c>}{<q>}{.<size>} <sreglist>
is equivalent to

VSTMDB{<c>}{<q>}{.<size>} SP!, <sreglist>
and is always the preferred disassembly.

Assembler symbols

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<size>` An optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers being transferred.
- `<sreglist>` Is the list of consecutively numbered 32-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "Vd:D", and "imm8" is set to the number of registers in the list. The list must contain at least one register.
- `<dreglist>` Is the list of consecutively numbered 64-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list. The list must contain at least one register, and must not contain more than 16 registers.

Operation for all encodings

The description of VSTM, VSTMDB, VSTMIA gives the operational pseudocode for this instruction.
F6.1.152   VQABS

Vector Saturating Absolute takes the absolute value of each element in a vector, and places the results in the destination vector.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 7 6 5 4 3 0 | 0 |
| 1 1 1 1 0 1 1 | D | 1 1 | size | 0 0 | Vd | 0 1 1 1 | 0 | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQABS{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQABS{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8 7 6 5 4 3 2 1 0 |15 12|11 10 9 8 7 6 5 4 3 0 | 0 |
| 1 1 1 1 1 1 | D | 1 1 | size | 0 0 | Vd | 0 1 1 1 | 0 | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQABS{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQABS{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

- S8 when size = 00
- S16 when size = 01
- S32 when size = 10

The encoding size = 11 is reserved.

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      result = Abs(SInt(Elem[D+m+r],e,esize));
      (Elem[D+d+r],e,esize], sat) = SignedSatQ(result, esize);
      if sat then FPSR.QC = '1';
F6.1.153  VQADD

Vector Saturating Add adds the values of corresponding elements of two vectors, and places the results in the destination vector.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see *Pseudocode description of saturation* on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

**A1**

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 0 ]
1 1 1 1 0 0 1 | U 0 | D | size | Vn | Vd | 0 0 0 0 | N | Q | M | 1 | Vm |
```

**64-bit SIMD vector variant**

Applies when \( Q = 0 \).

```
VQADD{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>
```

**128-bit SIMD vector variant**

Applies when \( Q = 1 \).

```
VQADD{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Qm>
```

**Decode for all variants of this encoding**

```
if \( Q = '1' \) && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

**T1**

```
[15 14 13 12|11 10 9 8|7 6 5 4|3 0 ]
1 1 1 | U 1 1 1 0 | D | size | Vn | Vd | 0 0 0 0 | N | Q | M | 1 | Vm |
```

**64-bit SIMD vector variant**

Applies when \( Q = 0 \).

```
VQADD{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>
```

**128-bit SIMD vector variant**

Applies when \( Q = 1 \).

```
VQADD{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Qm>
```

**Decode for all variants of this encoding**

```
if \( Q = '1' \) && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

<>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
    For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<dt>  Is the data type for the elements of the vectors, encoded in the "U:size" field. It can have the following values:

S8  when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
S64 when U = 0, size = 11
U8  when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10
U64 when U = 1, size = 11

<Qd>  Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn>  Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm>  Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>  Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>  Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            sum = Int(Elem[D[n+r],e,esize], unsigned) + Int(Elem[D[m+r],e,esize], unsigned);
            (Elem[D[d+r],e,esize], sat) = SatQ(sum, esize, unsigned);
            if sat then FPSR.QC = '1';
F6.1.154 VQDMLAL

Vector Saturating Doubling Multiply Accumulate Long multiplies corresponding elements in two doubleword vectors, doubles the products, and accumulates the results into the elements of a quadword vector.

The second operand can be a scalar instead of a vector. For more information about scalars see Advanced SIMD scalars on page F2-2432.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 27 26 25 24 | 23 22 21 20 | 19 16 | 15 12 | 11 10 9 8 7 6 5 4 3 | 0 |
|-------------------------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| 1 1 1 1 1 1 1 1 | D | 1 | Vn | Vd | 1 0 1 0 | N | M | 0 | Vm |

size op

A1 variant

VQDMLAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
add = (op == '0');
scalar_form = FALSE; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
esize = 8 << UInt(size); elements = 64 DIV esize;

A2

| 31 30 29 28 27 26 25 24 | 23 22 21 20 | 19 16 | 15 12 | 11 10 9 8 7 6 5 4 3 | 0 |
|-------------------------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| 1 1 1 1 1 1 1 1 | D | 1 | Vn | Vd | 0 0 1 1 | N | 1 | M | 0 | Vm |

size op

A2 variant

VQDMLAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>[<index>]

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
add = (op == '0');
scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn);
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8 7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1</td>
<td>D</td>
<td>1</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 1 0</td>
</tr>
</tbody>
</table>
**T1 variant**

VQDMLAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

**Decode for this encoding**

- if size == '11' then SEE "Related encodings";
- if size == '00' || Vd<0> == '1' then UNDEFINED;
- add = (op == '0');
- scalar_form = FALSE; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
- esize = 8 << UInt(size); elements = 64 DIV esize;

**T2**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
<th>15 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>1 1 1 1</td>
<td>D 1=11</td>
<td>Vn</td>
</tr>
</tbody>
</table>

**T2 variant**

VQDMLAL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>[<index>]

**Decode for this encoding**

- if size == '11' then SEE "Related encodings";
- if size == '00' || Vd<0> == '1' then UNDEFINED;
- add = (op == '0');
- scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn);
- if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
- if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

**Notes for all encodings**

Related encodings: See *Advanced SIMD data-processing* on page F3-2454 for the T32 instruction set, or *Advanced SIMD data-processing* on page F4-2541 for the A32 instruction set.

**Assembler symbols**

- `<c>`: For encoding A1 and A2: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  - For encoding T1 and T2: see *Standard assembler syntax fields* on page F2-2406.
- `<q>`: See *Standard assembler syntax fields* on page F2-2406.
- `<dt>`: Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
  - S16 when size = 01
  - S32 when size = 10
  - The following encodings are reserved:
    - size = 00.
    - size = 11.
- `<Qd>`: Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.`
- `<Dn>`: Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- `<Dm>`: For encoding A1 and T1: is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
For encoding A2 and T2: is the 64-bit name of the second SIMD&FP source register, encoded in the \( Vm<2:0> \) field when \(<dt> \) is S16, otherwise the \( Vm \) field.

\(<index> \) Is the element index in the range 0 to 3, encoded in the \( M:Vm<3> \) field when \(<dt> \) is S16, otherwise in range 0 to 1, encoded in the \( M \) field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    if scalar_form then op2 = SInt(Elem[Din[m],index,esize]);
    for e = 0 to elements-1
        if !scalar_form then op2 = SInt(Elem[Din[m],e,esize]);
        op1 = SInt(Elem[Din[n],e,esize]);
        // The following only saturates if both op1 and op2 equal -(2^(esize-1))
        (product, sat1) = SignedSatQ(2*op1*op2, 2*esize);
        if add then
            result = SInt(Elem[Qin[d>>1],e,2*esize]) + SInt(product);
        else
            result = SInt(Elem[Qin[d>>1],e,2*esize]) - SInt(product);
        (Elem[Q[d>>1],e,2*esize], sat2) = SignedSatQ(result, 2*esize);
        if sat1 || sat2 then FPSR.QC = '1';
```

```c```
F6.1.155  VQDMLSL

Vector Saturating Doubling Multiply Subtract Long multiplies corresponding elements in two doubleword vectors, subtracts double the products from corresponding elements of a quadword vector, and places the results in the same quadword vector.

The second operand can be a scalar instead of a vector. For more information about scalars see Advanced SIMD scalars on page F2-2432.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-------------|-------------|-------------|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | D |=|11| | Vn | | Vd | | 1 | 0 | 1 | 1 | N | 0 | M | 0 | Vm |

size  op

A1 variant

VQDMLSL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
add = (op == '0');
scalar_form = FALSE;  d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);
esize = 8 << UInt(size);  elements = 64 DIV esize;

A2

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-------------|-------------|-------------|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | D |=|11| | Vn | | Vd | | 0 | 1 | 1 | 1 | N | 1 | M | 0 | Vm |

size  op

A2 variant

VQDMLSL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>[<index>]

Decode for this encoding

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
add = (op == '0');
scalar_form = TRUE;  d = UInt(D:Vd);  n = UInt(N:Vn);
if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(Vm<3>);
if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>D</td>
</tr>
</tbody>
</table>
**T1 variant**

\[ \text{VQDMLSL}\{<c>\}{<q>}.<dt> <Qd>, <Dn>, <Dm> \]

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
add = (op == '0');
scalar_form = FALSE; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
esize = 8 << UInt(size); elements = 64 DIV esize;

**T2**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>1 = '11'</td>
<td>Vn</td>
<td>Vd</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**T2 variant**

\[ \text{VQDMLSL}\{<c>\}{<q>}.<dt> <Qd>, <Dn>, <Dm>[<index>] \]

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
add = (op == '0');
scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn);
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

**Notes for all encodings**

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

**Assembler symbols**

\(<c>\) For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<dt>\) Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

S16 when size = 01
S32 when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

\(<Qd>\) Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

\(<Dn>\) Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

\(<Dm>\) For encoding A1 and T1: is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
For encoding A2 and T2: is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>" field when <dt> is S16, otherwise the "Vm" field.

<index> Is the element index in the range 0 to 3, encoded in the "M:Vm<3>" field when <dt> is S16, otherwise in range 0 to 1, encoded in the "M" field.

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    if scalar_form then op2 = SInt(Elem[Din[m],index,esize]);
    for e = 0 to elements-1
        if !scalar_form then op2 = SInt(Elem[Din[m],e,esize]);
        op1 = SInt(Elem[Din[n],e,esize]);
        // The following only saturates if both op1 and op2 equal -(2^(esize-1))
        (product, sat1) = SignedSatQ(2*op1*op2, 2*esize);
        if add then
            result = SInt(Elem[Qin[d>>1],e,2*esize]) + SInt(product);
        else
            result = SInt(Elem[Qin[d>>1],e,2*esize]) - SInt(product);
        (Elem[Q[d>>1],e,2*esize], sat2) = SignedSatQ(result, 2*esize);
        if sat1 || sat2 then FPSR.QC = '1';
```
F6.1.156  VQDMULH

Vector Saturating Doubling Multiply Returning High Half multiplies corresponding elements in two vectors, doubles the results, and places the most significant half of the final results in the destination vector. The results are truncated, for rounded results see VQRDMULH.

The second operand can be a scalar instead of a vector. For more information about scalars see Advanced SIMD scalars on page F2-2432.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|------------|-------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 1 1 1 0 0 1 | 0 1 1 | D | | size | Vn | Vd | 1 0 | 1 | N | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQDMULH{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQDMULH{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm[x]>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

A2

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 | 16 | 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|-------------|-------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|
| 1 1 1 0 0 1 | 0 1 1 | D | l=11 | size | Vn | Vd | 1 0 | 1 | N | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQDMULH{<c>}{<q>}.<dt> {<Dd>,} <Dn[x]>

128-bit SIMD vector variant

Applies when Q == 1.

VQDMULH{<c>}{<q>}.<dt> {<Qd>,} <Qn[x]>

11110010

size

0x0

D

31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 12 11 10 9 8 7 6 5 4 3 0

1100

N1

M0

Vm
Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> || Vn<0> || Vm<0>) then UNDEFINED;
scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

64-bit SIMD vector variant

Applies when Q == 0.
VQDMULH{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.
VQDMULH{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> || Vn<0> || Vm<0>) then UNDEFINED;
scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

64-bit SIMD vector variant

Applies when Q == 0.
VQDMULH{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm[x]>

128-bit SIMD vector variant

Applies when Q == 1.
VQDMULH{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm[x]>

Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> || Vn<0> || Vm<0>) then UNDEFINED;
scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<> For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

<> See Standard assembler syntax fields on page F2-2406.

<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

\[ \begin{align*}
S16 & \quad \text{when size} = 01 \\
S32 & \quad \text{when size} = 10
\end{align*} \]

For encoding A2 and T2: is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

\[ \begin{align*}
S16 & \quad \text{when size} = 01 \\
S32 & \quad \text{when size} = 10
\end{align*} \]

The following encodings are reserved:

- size = 00.
- size = 11.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]> The scalar for either a quadword or a doubleword scalar operation. If <dt> is S16, Dm is restricted to D0-D7. If <dt> is S32, Dm is restricted to D0-D15.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    if scalar_form then op2 = SInt(Elem[D[m],index,esize]);
    for r = 0 to regs-1
        for e = 0 to elements-1
            if !scalar_form then op2 = SInt(Elem[D[m+r],e,esize]);
            op1 = SInt(Elem[D[n+r],e,esize]);
            // The following only saturates if both op1 and op2 equal -(2^(esize-1))
            result, sat = SignedSatQ((2*op1*op2) >> esize, esize);
            Elem[D[d+r],e,esize] = result;
            if sat then FPSR.QC = '1';
F6.1.157  VQDMULL

Vector Saturating Doubling Multiply Long multiplies corresponding elements in two doubleword vectors, doubles the products, and places the results in a quadword vector.

The second operand can be a scalar instead of a vector. For more information about scalars see Advanced SIMD scalars on page F2-2432.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

**A1**

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|------------|------------|------------|-----|-----|-------|-----|-----|-----|
| 1 1 1 1 0 0 0 1 0 |1 |0 1 |D |l=11 |Vn |Vd |1 1 0 1 |N |0 |M |0 |Vm |
```

**A1 variant**

VQDMULL{<c>}{<q>}.<dt> <Dn>, <Dm>

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
scalar_form = FALSE;  d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);
esize = 8 << UInt(size);  elements = 64 DIV esize;

**A2**

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|------------|------------|------------|-----|-----|-------|-----|-----|-----|
| 1 1 1 1 0 0 1 0 |1 |0 1 |D |l=11 |Vn |Vd |1 0 1 1 |N |1 |M |0 |Vm |
```

**A2 variant**

VQDMULL{<c>}{<q>}.<dt> <Dn>, <Dm[x]>

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
scalar_form = TRUE;  d = UInt(D:Vd);  n = UInt(N:Vn);
if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

**T1**

```
| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 12|11 10 9 8 |7 6 5 4 |3 0 |
|------------|--------|-------|-----|-----|-------|-----|-----|-----|
| 1 1 1 0 1 1 1 1 |D |l=11 |Vn |Vd |1 1 0 1 |N |0 |M |0 |Vm |
```
**T1 variant**

VQDMULL(<c>{<p}>).<dt> <Qd>, <Dn>, <Dm>

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
scalar_form = FALSE;  d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);
esize = 8 << UInt(size);  elements = 64 DIV esize;

**T2**

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1</td>
<td>D</td>
</tr>
</tbody>
</table>

**T2 variant**

VQDMULL(<c>{<p}>).<dt> <Qd>, <Dn>, <Dm>[x]>

**Decode for this encoding**

if size == '11' then SEE "Related encodings";
if size == '00' || Vd<0> == '1' then UNDEFINED;
scalar_form = TRUE;  d = UInt(D:Vd);  n = UInt(N:Vn);
if size == '01' then esize = 16;  elements = 4;  m = UInt(Vm<2:0>);  index = UInt(M:Vm<3>);
if size == '10' then esize = 32;  elements = 2;  m = UInt(Vm);  index = UInt(M);

**Notes for all encodings**

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

**Assembler symbols**

- **<c>** For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  
  For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

- **<p>** See Standard assembler syntax fields on page F2-2406.

- **<dt>** Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
  
  S16 when size = 01
  
  S32 when size = 10

  The following encodings are reserved:
  
  - size = 00.
  - size = 11.

- **<Qd>** Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

- **<Dn>** Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

- **<Dm[x]>** The scalar for a scalar operation. If <dt> is S16, Dm is restricted to D0-D7. If <dt> is S32, Dm is restricted to D0-D15.

- **<Dm>** Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    if scalar_form then op2 = SInt(Elem[Din[n],index,esize]);
    for e = 0 to elements-1
        if !scalar_form then op2 = SInt(Elem[Din[m],e,esize]);
        op1 = SInt(Elem[Din[n],e,esize]);
        // The following only saturates if both op1 and op2 equal -(2^(esize-1))
        (product, sat) = SignedSatQ(2*op1*op2, 2*esize);
        Elem[Q[d>>1],e,2*esize] = product;
        if sat then FPSR.QC = '1';
F6.1.158   VQMOVN, VQMOVUN

Vector Saturating Move and Narrow copies each element of the operand vector to the corresponding element of the
destination vector.

The operand is a quadword vector. The elements can be any one of:

• 16-bit, 32-bit, or 64-bit signed integers.
• 16-bit, 32-bit, or 64-bit unsigned integers.

The result is a doubleword vector. The elements are half the length of the operand vector elements. If the operand
is unsigned, the results are unsigned. If the operand is signed, the results can be signed or unsigned.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation
occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the
instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For
more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instructions VQRSHRN (zero), VQRSHRUN (zero), VQSHRN (zero), and
VQSHRUN (zero). The pseudo-instruction is never the preferred disassembly.

A1

Signed result variant
Applies when op == 1x.
VQMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

Unsigned result variant
Applies when op == 01.
VQMOVUN{<c>}{<q>}.<dt> <Dd>, <Qm>

Decode for all variants of this encoding
if op == '00' then SEE VMOVN;
if size == '11' || Vm<0> == '1' then UNDEFINED;
src_unsigned = (op == '11'); dest_unsigned = (op<0> == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm);

T1

Signed result variant
Applies when op == 1x.
VQMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>
Unsigned result variant

Applies when op == 01.

VQMOVUN{<c>}{<q>}.<dt> <Dd>, <Qm>

Decode for all variants of this encoding

if op == '00' then SEE VMOVN;
if size == '11' || Vm<0> == '1' then UNDEFINED;
src_unsigned = (op == '11');  dest_unsigned = (op<0> == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VQRSHRN (zero)</td>
<td>Never</td>
</tr>
<tr>
<td>VQRSHRUN (zero)</td>
<td>Never</td>
</tr>
<tr>
<td>VQSHRN (zero)</td>
<td>Never</td>
</tr>
<tr>
<td>VQSHRUN (zero)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

<c>  
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  
See Standard assembler syntax fields on page F2-2406.

<dt>  
For the signed result variant: is the data type for the elements of the operand, encoded in the "op<0>:size" field. It can have the following values:
S16  when op<0> = 0, size = 00
S32  when op<0> = 0, size = 01
S64  when op<0> = 0, size = 10
U16  when op<0> = 1, size = 00
U32  when op<0> = 1, size = 01
U64  when op<0> = 1, size = 10

The following encodings are reserved:
•  op<0> = 0, size = 11.
•  op<0> = 1, size = 11.

For the unsigned result variant: is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:
S16  when size = 00
S32  when size = 01
S64  when size = 10

The encoding size = 11 is reserved.

<Dd>  
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm>  
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        operand = Int(Elem[Qin[m>>1],e,2+esize], src_unsigned);
        (Elem[D[d],e,esize], sat) = SatQ(operand, esize, dest_unsigned);
        if sat then FPSR.QC = '1';
F6.1.159   VQNEG

Vector Saturating Negate negates each element in a vector, and places the results in the destination vector.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 | 12|11 10 9 8|7 6 5 4|3 |0 |
| 1 1 1 1 0 0 1 1 | D | 1 | 1 | size | 0 0 | Vd | 0 1 1 1 | 1 | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQNEG{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQNEG{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 | 12|11 10 9 8|7 6 5 4|3 |0 |
| 1 1 1 1 1 1 1 | D | 1 | 1 | size | 0 0 | Vd | 0 1 1 1 | 1 | Q | M | 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQNEG{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQNEG{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
</c>

<q>
See Standard assembler syntax fields on page F2-2406.
</q>

<dt>
Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

S8 when size = 00
S16 when size = 01
S32 when size = 10

The encoding size = 11 is reserved.
</dt>

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
</Qd>

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
</Qm>

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
</Dd>

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
</Dm>

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      result = -SInt(Elem[D[m+r],e,esize]);
      (Elem[D[d+r],e,esize], sat) = SignedSatQ(result, esize);
      if sat then FPSR.QC = '1';


F6.1.160 VQRDMULH

Vector Saturating Rounding Doubling Multiply Returning High Half multiplies corresponding elements in two vectors, doubles the results, and places the most significant half of the final results in the destination vector. The results are rounded. For truncated results see VQDMULH.

The second operand can be a scalar instead of a vector. For more information about scalars see Advanced SIMD scalars on page F2-2432.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18</th>
<th>16 15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1</td>
<td>1 0</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VQRDMULH(<c>{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQRDMULH(<c>{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

A2

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18</th>
<th>16 15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1</td>
<td>Q</td>
<td>D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VQRDMULH(<c>{<q>}.<dt> {<Dd>, }<Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQRDMULH(<c>{<q>}.<dt> {<Qd>, }<Qm>

---

F6 T32 and A32 Advanced SIMD and floating-point Instruction Descriptions
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions

ARM DDI 0487A.k
Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.
ID092916
Non-Confidential

F6-3603
Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 1 1 1</td>
<td>0 D</td>
<td>size</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 1 1</td>
<td>N Q M 0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.
VQRDMULH{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.
VQRDMULH{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 Q</td>
<td>1 1 1 1</td>
<td>D</td>
<td>1=1</td>
<td>Vn</td>
<td>Vd</td>
<td>1 0 1 1 N</td>
<td>M</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.
VQRDMULH{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm[x]>

128-bit SIMD vector variant

Applies when Q == 1.
VQRDMULH{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Qm[x]>

Decode for all variants of this encoding

if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<> For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

<> See Standard assembler syntax fields on page F2-2406.

<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

- S16 when size = 01
- S32 when size = 10

For encoding A2 and T2: is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

- S16 when size = 01
- S32 when size = 10

The following encodings are reserved:

- size = 00.
- size = 11.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]> The scalar for either a quadword or a doubleword scalar operation. If <dt> is S16, Dm is restricted to D0-D7. If <dt> is S32, Dm is restricted to D0-D15.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIM ENabled();
    round_const = 1 << (esize-1);
    if scalar_form then op2 = SInt(Elem[D[m],index,esize]);
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = SInt(Elem[D[n+r],e,esize]);
            if !scalar_form then op2 = SInt(Elem[D[m+r],e,esize]);
            (result, sat) = SignedSatQ((2*op1*op2 + round_const) >> esize, esize);
            Elem[D[d+r],e,esize] = result;
            if sat then FPSR.QC = '1';
F6.1.161  **VQRSHL**

Vector Saturating Rounding Shift Left takes each element in a vector, shifts them by a value from the least significant byte of the corresponding element of a second vector, and places the results in the destination vector. If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift.

For truncated results see VQSHL (register).

The first operand and result elements are the same data type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

The second operand is a signed integer of the same size.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

### 64-bit SIMD vector variant

Applies when Q == 0.

VQRSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

### 128-bit SIMD vector variant

Applies when Q == 1.

VQRSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>

#### Decode for all variants of this encoding

if Q == '1' && (Vd<6> == '1' || Vm<6> == '1' || Vn<6> == '1') then UNDEFINED;

unsigned = (U == '1');

esize = 8 << UInt(size); elements = 64 DIV esize;

d = UInt(D:Vd);  m = UInt(M:Vm);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;

### 64-bit SIMD vector variant

Applies when Q == 0.

VQRSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

### 128-bit SIMD vector variant

Applies when Q == 1.

VQRSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>
**128-bit SIMD vector variant**

Applies when Q == 1.

\[ \text{VQRSHL}\{\langle c\rangle}\{\langle q\rangle\}.\langle dt\> \{\langle Qd\rangle,\} \langle Qm\>, \langle Qn\> \]

**Decode for all variants of this encoding**

\[
\begin{align*}
\text{if } Q &= '1' \&\& (Vd<0> == '1' \mid\mid Vm<0> == '1' \mid\mid Vn<0> == '1') \text{ then UNDEFINED}; \\
\text{unsigned} &= (U == '1'); \\
\text{esize} &= 8 << \text{UInt(size)}; \quad \text{elements} = 64 \text{ DIV esize}; \\
\text{d} &= \text{UInt}(D:Vd); \quad m = \text{UInt}(M:Vm); \quad n = \text{UInt}(N:Vn); \\
\text{regs} &= \text{if } Q == '0' \text{ then } 1 \text{ else } 2;
\end{align*}
\]

**Assembler symbols**

\[\langle c\rangle\]

For encoding A1: see *Standard assembler syntax fields on page F2-2406*. This encoding must be unconditional.

For encoding T1: see *Standard assembler syntax fields on page F2-2406*.

\[\langle q\rangle\]

See *Standard assembler syntax fields on page F2-2406*.

\[\langle dt\>\]

Is the data type for the elements of the vectors, encoded in the "U:size" field. It can have the following values:

- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- S64 when U = 0, size = 11
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10
- U64 when U = 1, size = 11

\[\langle Qd\rangle\]

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>*2\).

\[\langle Qm\rangle\]

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>*2\).

\[\langle Qn\rangle\]

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Qn>*2\).

\[\langle Dd\rangle\]

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\[\langle Dm\rangle\]

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

\[\langle Dn\rangle\]

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

**Operation for all encodings**

\[
\text{if } \text{ConditionPassed()} \text{ then} \\
\text{EncodingSpecificOperations();} \quad \text{CheckAdvSIMDEnabled();} \\
\text{for } r = 0 \text{ to } \text{regs}-1 \\
\text{for } e = 0 \text{ to } \text{elements}-1 \\
\quad \text{shift} = \text{SInt}(\text{Elem}[D[n+r],e,\text{esize}]<7:0>); \\
\quad \text{round\_const} = 1 << (-1\text{-shift}); \quad // \text{for left shift, } 2^{(n-1)} \text{ for right shift} \\
\quad \text{operand} = \text{Int}(\text{Elem}[D[m+r],e,\text{esize}], \text{unsigned}); \\
\quad (\text{result}, \text{sat}) = \text{SatQ}(\text{operand + round\_const}) \ll \text{shift, esize, unsigned}; \\
\quad \text{Elem}[D[d+r],e,\text{esize}] = \text{result}; \\
\quad \text{if sat then FPSR.QC = '1'};
\]

ARM DDI 0487A.k  Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.  Non-Confidential
F6.1.162  VQRSHRN (zero)

Vector Saturation Rounding Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the signed rounded results in a doubleword vector.

This instruction is a pseudo-instruction of the VQMOVN, VQMOVUN instruction. This means that:

- The encodings in this description are named to match the encodings of VQMOVN, VQMOVUN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.

**A1**

Signed result variant

\[ \text{VQRSHRN (<c>){<q>}.<dt> <Dd>, <Qm>, #0} \]

is equivalent to

\[ \text{VQMOVN (<c>){<q>}.<dt> <Dd>, <Qm>} \]

and is never the preferred disassembly.

**T1**

Signed result variant

\[ \text{VQRSHRN (<c>){<q>}.<dt> <Dd>, <Qm>, #0} \]

is equivalent to

\[ \text{VQMOVN (<c>){<q>}.<dt> <Dd>, <Qm>} \]

and is never the preferred disassembly.

**Assembler symbols**

- `<c>`  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- `<q>`  See Standard assembler syntax fields on page F2-2406.

- `<dt>`  Is the data type for the elements of the operand, encoded in the "op<0>:size" field. It can have the following values:
  
  - S16 when op<0> = 0, size = 00
  - S32 when op<0> = 0, size = 01
  - S64 when op<0> = 0, size = 10
  - U16 when op<0> = 1, size = 00
U32 when \( \text{op}<0> = 1 \), size = 01
U64 when \( \text{op}<0> = 1 \), size = 10

The following encodings are reserved:
- \( \text{op}<0> = 0 \), size = 11.
- \( \text{op}<0> = 1 \), size = 11.

\(<Dd>\) Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
\(<Qm>\) Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>*2\).

**Operation for all encodings**

The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.
F6.1.163 VQRSHRN, VQRSHRUN

Vector Saturating Rounding Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the rounded results in a doubleword vector.

For truncated results, see VQSHL (register).

The operand elements must all be the same size, and can be any one of:

- 16-bit, 32-bit, or 64-bit signed integers.
- 16-bit, 32-bit, or 64-bit unsigned integers.

The result elements are half the width of the operand elements. If the operand elements are signed, the results can be either signed or unsigned. If the operand elements are unsigned, the result elements must also be unsigned.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPCR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 | 16 | 15 | 12 | 11 10 9 8 | 7 6 5 4 3 0 | 1 1 1 0 0 1 | U | D | imm6 | Vd | 1 0 0 | op | 0 | 1 | M | 1 | Vm |

Signed result variant

Applies when !(imm6 == 000xxx) && op == 1.

VQRSHRN(<c>){<op>}.<type><size> <Dd>, <Qm>, #<imm>

Unsigned result variant

Applies when U == 1 && !(imm6 == 000xxx) && op == 0.

VQRSHRUN(<c>){<op>}.<type><size> <Dd>, <Qm>, #<imm>

Decode for all variants of this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if U == '0' && op == '0' then SEE VRSHRN;
if Vm<0> == '1' then UNDEFINED;
case imm6 of
  when '001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '01xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '1xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  src_unsigned = (U == '1' && op == '1'); dest_unsigned = (U == '1');
d = UInt(D:Vd); m = UInt(M:Vm);

T1

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 3 0 | 0 15 | 12 | 11 10 9 8 | 7 6 5 4 3 0 | 1 1 1 | U | 1 1 1 1 | D | imm6 | Vd | 1 0 0 | op | 0 | 1 | M | 1 | Vm |

Signed result variant

Applies when !(imm6 == 000xxx) && op == 1.
VQRSHRN{<c>}{<q>}.<type><size> <Dd>, <Qm>, #<imm>

**Unsigned result variant**

Applies when \( U = 1 && !(imm6 == 000xxx) && op == 0 \).

VQRSHRUN{<c>}{<q>}.<type><size> <Dd>, <Qm>, #<imm>

**Decode for all variants of this encoding**

if \( imm6 == '000xxx' \) then SEE "Related encodings";
if \( U == '0' && op == '0' \) then SEE VRSHRN;
if \( Vm<0> == '1' \) then UNDEFINED;
case \( imm6 \) of
  when '001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
  when '01xxxx'  esize = 16;  elements = 4;  shift_amount = 32 - UInt(imm6);
  when '1xxxxx'  esize = 32;  elements = 2;  shift_amount = 64 - UInt(imm6);
src_unsigned = (U == '1' && op == '1');  dest_unsigned = (U == '1');
d = UInt(D:Vd);  m = UInt(M:Vm);

**Notes for all encodings**

Related encodings: See *Advanced SIMD one register and modified immediate* on page F3-2460 for the T32 instruction set, or *Advanced SIMD one register and modified immediate* on page F4-2547 for the A32 instruction set.

**Assembler symbols**

- **<c>**
  - For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  - For encoding T1: see *Standard assembler syntax fields* on page F2-2406.

- **<q>**
  - See *Standard assembler syntax fields* on page F2-2406.

- **<type>**
  - For the signed result variant: is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
    - \( S \) when \( U = 0 \)
    - \( U \) when \( U = 1 \)
  - For the unsigned result variant: is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
    - \( S \) when \( U = 1 \)

- **<size>**
  - Is the data size for the elements of the vectors, encoded in the "imm6<5:3>" field. It can have the following values:
    - 16 when \( \text{imm6}<5:3> = 001 \)
    - 32 when \( \text{imm6}<5:3> = 01x \)
    - 64 when \( \text{imm6}<5:3> = 1xx \)

- **<Dd>**
  - Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- **<Qm>**
  - Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>*2\).

- **<imm>**
  - Is an immediate value, in the range 1 to \(<\text{size}ergarten<imm>)/2 \) encoded in the "imm6" field as \(<\text{size}ergarten<imm>)/2 - <imm>\).

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  round_const = 1 << (shift_amount - 1);
  for e = 0 to elements-1
operand = Int(Elem[Qin[m>>1],e,2+esize], src_unsigned);
(result, sat) = SatQ((operand + round_const) >> shift_amount, esize, dest_unsigned);
Elem[0][d],e,esize] = result;
if sat then FPSR.QC = '1';
F6.1.164  VQRSHRUN (zero)

Vector Saturating Rounding Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the unsigned rounded results in a doubleword vector.

This instruction is a pseudo-instruction of the VQMOVN, VQMOVUN instruction. This means that:

- The encodings in this description are named to match the encodings of VQMOVN, VQMOVUN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{c|cccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & D & 1 & 1 & \text{size} & 1 & 0 & \text{Vd} & 0 & 0 & 1 & 0 & 0 & 1 & M & 0 & \text{Vm} \\
\end{array}
\]

**Unsigned result variant**

VQRSHRUN\{<c>\}{<q>}.<dt> <Dd>, <Qm>, #0 is equivalent to

VQMOVUN\{<c>\}{<q>}.<dt> <Dd>, <Qm> and is never the preferred disassembly.

T1

\[
\begin{array}{c|cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & D & 1 & 1 & \text{size} & 1 & 0 & \text{Vd} & 0 & 0 & 1 & 0 & 0 & 1 & M & 0 & \text{Vm} \\
\end{array}
\]

**Unsigned result variant**

VQRSHRUN\{<c>\}{<q>}.<dt> <Dd>, <Qm>, #0 is equivalent to

VQMOVUN\{<c>\}{<q>}.<dt> <Dd>, <Qm> and is never the preferred disassembly.

**Assembler symbols**

\(<c>\)  
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\)  
See Standard assembler syntax fields on page F2-2406.

\(<dt>\)  
Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:

- S16 when size = 00
- S32 when size = 01
- S64 when size = 10

The encoding size = 11 is reserved.
<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.
F6.1.165 VQSHL, VQSHLU (immediate)

Vector Saturating Shift Left (immediate) takes each element in a vector of integers, left shifts them by an immediate value, and places the results in a second vector.

The operand elements must all be the same size, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

The result elements are the same size as the operand elements. If the operand elements are signed, the results can be either signed or unsigned. If the operand elements are unsigned, the result elements must also be unsigned.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 12|11 10 9 8|7 6 5 4|3 0 |
|-----------|-----------|---------|----|---|-----|-----|-----|-----|
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | D | imm6 |
| Vd | 0 | 1 | op | L | Q | M | 1 | Vm |

VQSHL, double, signed-result variant

Applies when !(imm6 == 000xxx && L == 0) && op == 1 && Q == 0.

VQSHL{<c>}{<q>}.<type><size> {<Dd>,} <Dm>, #<imm>

VQSHL, quad, signed-result variant

Applies when !(imm6 == 000xxx && L == 0) && op == 1 && Q == 1.

VQSHL{<c>}{<q>}.<type><size> {<Qd>,} <Qm>, #<imm>

VQSHLU, double, unsigned-result variant

Applies when U == 1 && !(imm6 == 000xxx && L == 0) && op == 0 && Q == 0.

VQSHLU{<c>}{<q>}.<type><size> {<Dd>,} <Dm>, #<imm>

VQSHLU, quad, unsigned-result variant

Applies when U == 1 && !(imm6 == 000xxx && L == 0) && op == 0 && Q == 1.

VQSHLU{<c>}{<q>}.<type><size> {<Qd>,} <Qm>, #<imm>

Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if U == '0' && op == '0' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' ||Vm<0> == '1') then UNDEFINED;
case L:imm6 of
    when '0001xxx' esize = 8; elements = 8; shift_amount = UInt(imm6) - 8;
    when '001xxxx' esize = 16; elements = 4; shift_amount = UInt(imm6) - 16;
    when '01xxxxx' esize = 32; elements = 2; shift_amount = UInt(imm6) - 32;
    when '1xxxxxx' esize = 64; elements = 1; shift_amount = UInt(imm6);
src_unsigned = (U == '1' && op == '1'); dest_unsigned = (U == '1');
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
T1

| 1 1 1 U 1 1 1 1 | 0 | 12 | 11 10 9 8 7 6 5 4 3 0 |
|------------------|---|---|---|---|---|---|---|---|---|---|---|

**VQSHL, double, signed-result variant**

Applies when !(imm6 == 000xxx && L == 0) && op == 1 && Q == 0.

\[ \text{VQSHL}\{c\}\{q\}.<type><size> \{<Dd>,} <Dm>, #<imm> \]

**VQSHL, quad, signed-result variant**

Applies when !(imm6 == 000xxx && L == 0) && op == 1 && Q == 1.

\[ \text{VQSHL}\{c\}\{q\}.<type><size> \{<Qd>,} <Qm>, #<imm> \]

**VQSHLU, double, unsigned-result variant**

Applies when U == 1 && !(imm6 == 000xxx && L == 0) && op == 0 && Q == 0.

\[ \text{VQSHLU}\{c\}\{q\}.<type><size> \{<Dd>,} <Dm>, #<imm> \]

**VQSHLU, quad, unsigned-result variant**

Applies when U == 1 && !(imm6 == 000xxx && L == 0) && op == 0 && Q == 1.

\[ \text{VQSHLU}\{c\}\{q\}.<type><size> \{<Qd>,} <Qm>, #<imm> \]

**Decode for all variants of this encoding**

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if U == 0 && op == 0 then UNDEFINED;
if Q == 1 && (Vd<0> == 1 || Vm<0> == 1) then UNDEFINED;
case L:imm6 of
  when '0001xxx' esize = 8; elements = 8; shift_amount = UInt(imm6) - 8;
  when '001xxxx' esize = 16; elements = 4; shift_amount = UInt(imm6) - 16;
  when '01xxxxx' esize = 32; elements = 2; shift_amount = UInt(imm6) - 32;
  when '1xxxxxx' esize = 64; elements = 1; shift_amount = UInt(imm6);
src_unsigned = (U == '1' && op == '1'); dest_unsigned = (U == '1');
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

**Notes for all encodings**

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

**Assembler symbols**

- For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
- For encoding T1: see Standard assembler syntax fields on page F2-2406.
- See Standard assembler syntax fields on page F2-2406.
- Is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
  - S when U = 0
  - U when U = 1
<size> Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
- 8 when L = 0, imm6<5:3> = 001
- 16 when L = 0, imm6<5:3> = 01x
- 32 when L = 0, imm6<5:3> = 1xx
- 64 when L = 1, imm6<5:3> = xxx

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<imm> Is an immediate value, in the range 0 to <size>-1, encoded in the "imm6" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            operand = Int(Elem[D[m+r],e,esize], src_unsigned);
            (result, sat) = SatQ(operand << shift_amount, esize, dest_unsigned);
            Elem[D[d+r],e,esize] = result;
            if sat then FPSR.QC = '1';
```

F6.1.166  VQSHL (register)

Vector Saturating Shift Left (register) takes each element in a vector, shifts them by a value from the least significant byte of the corresponding element of a second vector, and places the results in the destination vector. If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift.

The results are truncated. For rounded results, see VQRSHL.

The first operand and result elements are the same data type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

The second operand is a signed integer of the same size.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when Q == 0.

VQSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

128-bit SIMD vector variant

Applies when Q == 1.

VQSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;

64-bit SIMD vector variant

Applies when Q == 0.

VQSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>
128-bit SIMD vector variant

Applies when Q == 1.

VQSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size);  elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<c>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
     For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<dt>  Is the data type for the elements of the vectors, encoded in the "U:size" field. It can have the following values:
      S8  when U = 0, size = 00
      S16 when U = 0, size = 01
      S32 when U = 0, size = 10
      S64 when U = 0, size = 11
      U8  when U = 1, size = 00
      U16 when U = 1, size = 01
      U32 when U = 1, size = 10
      U64 when U = 1, size = 11

<Qd>  Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>  Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn>  Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dd>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>  Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Dn>  Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      shift = SInt(Elem[D[n+r],e,esize]<7:0>);
      operand = Int(Elem[D[m+r],e,esize], unsigned);
      (result,sat) = SatQ(operand << shift, esize, unsigned);
      Elem[D[d+r],e,esize] = result;
      if sat then FPSR.QC = '1';
F6.1.167 VQSHRN (zero)

Vector Saturating Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the signed truncated results in a doubleword vector.

This instruction is a pseudo-instruction of the VQMOVN, VQMOVUN instruction. This means that:

- The encodings in this description are named to match the encodings of VQMOVN, VQMOVUN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.

**A1**

\[
\begin{array}{ccccccccccccccccccccc}
\hline
& & & & & & & & & & & & & & & & & & & & & & & & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & D & 1 & 1 & \text{size} & 1 & 0 & Vd & 0 & 0 & 1 & 0 & 1 & x & M & 0 & Vm & \hline
\end{array}
\]

**Signed result variant**

VQSHRN{<c>}{<q>}.<dt> <Dd>, <Qm>, #0

is equivalent to

VQMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

and is never the preferred disassembly.

**T1**

\[
\begin{array}{ccccccccccccccccccccc}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 0 & | \\
\hline
& & & & & & & & & & & & & & & & & & & & & & & & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & D & 1 & 1 & \text{size} & 1 & 0 & Vd & 0 & 0 & 1 & 0 & 1 & x & M & 0 & Vm & \hline
\end{array}
\]

**Signed result variant**

VQSHRN{<c>}{<q>}.<dt> <Dd>, <Qm>, #0

is equivalent to

VQMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

and is never the preferred disassembly.

**Assembler symbols**

- `<c>`
  - For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  - For encoding T1: see Standard assembler syntax fields on page F2-2406.
- `<q>`
  - See Standard assembler syntax fields on page F2-2406.
- `<dt>`
  - Is the data type for the elements of the operand, encoded in the "op<0>:size" field. It can have the following values:
    - S16 when \(\text{op}<0> = 0\), \(\text{size} = 00\)
    - S32 when \(\text{op}<0> = 0\), \(\text{size} = 01\)
    - S64 when \(\text{op}<0> = 0\), \(\text{size} = 10\)
    - U16 when \(\text{op}<0> = 1\), \(\text{size} = 00\)
The following encodings are reserved:
- \( \text{op} < 0 > = 0, \text{size} = 11 \)
- \( \text{op} < 0 > = 1, \text{size} = 11 \)

\( \text{<Dd>} \) Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\( \text{<Qm>} \) Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as \( \text{<Qm>} \times 2 \).

**Operation for all encodings**

The description of \text{VQMOVN}, \text{VQMOVUN} gives the operational pseudocode for this instruction.
F6.1.168   VQSHRN, VQSHRUN

Vector Saturating Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the truncated results in a doubleword vector.

For rounded results, see VQRSHRN, VQSHRUN.

The operand elements must all be the same size, and can be any one of:

- 16-bit, 32-bit, or 64-bit signed integers.
- 16-bit, 32-bit, or 64-bit unsigned integers.

The result elements are half the width of the operand elements. If the operand elements are signed, the results can be either signed or unsigned. If the operand elements are unsigned, the result elements must also be unsigned.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

### Signed result variant
Applies when !(imm6 == 000xxx) && op == 1.

VQSHRN{<c>}{<q>}.<type><size> <Dd>, <Qm>, #<imm>

### Unsigned result variant
Applies when U == 1 && !(imm6 == 000xxx) && op == 0.

VQSHRUN{<c>}{<q>}.<type><size> <Dd>, <Qm>, #<imm>

### Decode for all variants of this encoding

If imm6 == '000xxx' then SEE "Related encodings";
If U == '0' && op == '0' then SEE VSHRN;
If Vm<0> == '1' then UNDEFINED;
Case imm6 of
  when '00xxxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '01xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '1xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
src_unsigned = (U == '1' && op == '1'); dest_unsigned = (U == '1');
D = UInt(D:Vd); m = UInt(M:Vm);

### Signed result variant
Applies when !(imm6 == 000xxx) && op == 1.
VQSHRN{<c>}{<q>}.<type><size> <Dd>, <Qm>, #{<imm>}

Unsigned result variant

Applies when \( U = 1 \) \&\& \((imm6 == 000xxx) \) \&\& \( op == 0 \).

VQSHRUN{<c>}{<q>}.<type><size> <Dd>, <Qm>, #{<imm>}

Decode for all variants of this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if U == '0' \&\& op == '0' then SEE VSHRN;
if Vm<0> == '1' then UNDEFINED;
case imm6 of
    when '001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
    when '01xxxx'  esize = 16;  elements = 4;  shift_amount = 32 - UInt(imm6);
    when '1xxxxx'  esize = 32;  elements = 2;  shift_amount = 64 - UInt(imm6);
src_unsigned = (U == '1' \&\& op == '1');  dest_unsigned = (U == '1');
d = UInt(D:Vd);  m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

For the signed result variant: is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
- **S** when \( U = 0 \)
- **U** when \( U = 1 \)
For the unsigned result variant: is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
- **S** when \( U = 1 \)

Is the data size for the elements of the vectors, encoded in the "imm6<5:3>" field. It can have the following values:
- 16 when imm6<5:3> = 001
- 32 when imm6<5:3> = 01x
- 64 when imm6<5:3> = 1xx

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Is an immediate value, in the range 1 to <size>/2, encoded in the "imm" field as <size>/2 - <imm>.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        operand = Int(Elem[Qin[m>>1],e,2*esize], src_unsigned);
(result, sat) = SatQ(operand >> shift_amount, esize, dest_unsigned);
Elem[d][e][esize] = result;
if sat then FPSR.QC = '1';
F6.1.169 VQSHRUN (zero)

Vector Saturating Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the unsigned truncated results in a doubleword vector.

This instruction is a pseudo-instruction of the VQMOVN, VQMOVUN instruction. This means that:

- The encodings in this description are named to match the encodings of VQMOVN, VQMOVUN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.

**A1**

\[
\begin{array}{cccccccccccc}
\text{1} & \text{1} & \text{1} & \text{1} & \text{D} & \text{1} & \text{1} & \text{size} & \text{1} & \text{0} & \text{Vd} & \text{0} & \text{0} & \text{0} & \text{1} & \text{M} & \text{0} & \text{Vm} \\
\end{array}
\]

*Unsigned result variant*

VQSHRUN{<c>}{<q>}.{dt} <Dd>, <Qm>, #0

is equivalent to

VQMOVUN{<c>}{<q>}.{dt} <Dd>, <Qm>

and is never the preferred disassembly.

**T1**

\[
\begin{array}{cccccccccccc}
\text{1} & \text{1} & \text{1} & \text{1} & \text{1} & \text{1} & \text{D} & \text{1} & \text{1} & \text{size} & \text{1} & \text{0} & \text{Vd} & \text{0} & \text{0} & \text{0} & \text{1} & \text{M} & \text{0} & \text{Vm} \\
\end{array}
\]

*Unsigned result variant*

VQSHRUN{<c>}{<q>}.{dt} <Dd>, <Qm>, #0

is equivalent to

VQMOVUN{<c>}{<q>}.{dt} <Dd>, <Qm>

and is never the preferred disassembly.

**Assembler symbols**

- `<c>` For encoding A1: see *Standard assembler syntax fields* on page F2-2406. This encoding must be unconditional.
  - For encoding T1: see *Standard assembler syntax fields* on page F2-2406.

- `<q>` See *Standard assembler syntax fields* on page F2-2406.

- `<dt>` Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:

  - S16 when size = 00
  - S32 when size = 01
  - S64 when size = 10

  The encoding size = 11 is reserved.
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

The description of VQMOVN, VQMOVUN gives the operational pseudocode for this instruction.
F6.1.170 VQSUB

Vector Saturating Subtract subtracts the elements of the second operand vector from the corresponding elements of the first operand vector, and places the results in the destination vector. Signed and unsigned operations are distinct.

The operand and result elements must all be the same type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode description of saturation on page E1-2291.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8|7 6 5 4|3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 0 0 1 | U 0 D size | Vn | Vd | 0 0 1 0 | N Q M 1 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VQSUB{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQSUB{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th></th>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1</td>
<td>U 1 1 1 0</td>
<td>D size</td>
<td>Vn</td>
<td>Vd</td>
<td>0 0 1 0</td>
<td>N Q M 1</td>
<td>Vm</td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VQSUB{<c>}{<q>}.<dt> {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VQSUB{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Qm>
**Decode for all variants of this encoding**

if Q == '1' & (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

unsigned = (U == '1');

esize = 8 << UInt(size);  elements = 64 DIV esize;

d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

**Assembler symbols**

<e> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "U:size" field. It can have the following values:

S8 when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
S64 when U = 0, size = 11
U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10
U64 when U = 1, size = 11

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then

   EncodingSpecificOperations();  CheckAdvSIMDEnabled();

   for r = 0 to regs-1

   for e = 0 to elements-1

   diff = Int(Elem[O[n+r],e,esize], unsigned) - Int(Elem[D[m+r],e,esize], unsigned);

   (Elem[D[d+r],e,esize], sat) = SatQ(diff, esize, unsigned);

   if sat then FPSR.QC = '1';
F6.1.171   VRADDHN

Vector Rounding Add and Narrow, returning High Half adds corresponding elements in two quadword vectors, and places the most significant half of each result in a doubleword vector. The results are rounded. For truncated results, see VADDHN.

The operand elements can be 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
|1 1 1 1 0 0 1 1 | D | !=11 | Vn | Vd | 0 1 0 0 | N | M | 0 | Vm |
```

**A1 variant**

VRADDHN{<c>}{<q>}{<dt>}{<Dd>}, {<Qn>}, {<Qm>}

**Decode for this encoding**

```
if size == '11' then SEE "Related encodings";
if Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

T1

```
|15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
|1 1 1 1 1 1 1 1 | D | !=11 | Vn | Vd | 0 1 0 0 | N | M | 0 | Vm |
```

**T1 variant**

VRADDHN{<c>}{<q>}{<dt>}{<Dd>}, {<Qn>}, {<Qm>}

**Decode for this encoding**

```
if size == '11' then SEE "Related encodings";
if Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

**Notes for all encodings**

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- `<q>` See Standard assembler syntax fields on page F2-2406.
<dt>
Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
I16 when size = 00
I32 when size = 01
I64 when size = 10

<dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Va" field as <qn>*2.

<qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  round_const = 1 << (esize-1);
  for e = 0 to elements-1
    result = Elem[Qin[n>>1],e,2*esize] + Elem[Qin[m>>1],e,2*esize] + round_const;
    Elem[D[d],e,esize] = result<2*esize-1:esize>;
### F6.1.172 VRECPE

Vector Reciprocal Estimate finds an approximate reciprocal of each element in the operand vector, and places the results in the destination vector.

The operand and result elements are the same type, and can be 32-bit floating-point numbers, or 32-bit unsigned integers.

For details of the operation performed by this instruction see *Floating-point reciprocal square root estimate and step* on page E1-2309.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

#### 64-bit SIMD vector variant

Applies when Q == 0.

VRECPE{<c>}{<q>}.{<dt> <Dd>, <Dm>

#### 128-bit SIMD vector variant

Applies when Q == 1.

VRECPE{<c>}{<q>}.{<dt> <Qd>, <Qm>

### Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
floating_point = (F == '1');
esize = 32; elements = 2;
d = UInt(D;Vd); m = UInt(M;Vm); reg = if Q == '0' then 1 else 2;

#### 64-bit SIMD vector variant

Applies when Q == 0.

VRECPE{<c>}{<q>}.{<dt> <Dd>, <Dm>

#### 128-bit SIMD vector variant

Applies when Q == 1.

VRECPE{<c>}{<q>}.{<dt> <Qd>, <Qm>
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
floating_point = (F == '1');
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<\> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "F:size" field. It can have the following values:
U32 when F = 0, size = 10
F32 when F = 1, size = 10

The following encodings are reserved:
• F = 0, size = 0x.
• F = 0, size = 11.
• F = 1, size = 0x.
• F = 1, size = 11.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<DD> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<OM> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Newton-Raphson iteration

For details of the operation performed and how it can be used in a Newton-Raphson iteration to calculate the reciprocal of a number, see Floating-point reciprocal estimate and step on page E1-2308.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      if floating_point then
        Elem[D[d+r],e,esize] = FPRestimate(Elem[D[m+r],e,esize], StandardFPSCRValue());
      else
        Elem[D[d+r],e,esize] = UnsignedRecipEstimate(Elem[D[m+r],e,esize]);
F6.1.173 VRECPS

Vector Reciprocal Step multiplies the elements of one vector by the corresponding elements of another vector, subtracts each of the products from 2.0, and places the results into the elements of the destination vector.

The operand and result elements are 32-bit floating-point numbers.

For details of the operation performed by this instruction see Floating-point reciprocal estimate and step on page E1-2308.

Depending on settings in the CPACR, NSACR, and HCPTCR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when Q == 0.
VRECPS{<c>}{<q>}.{<dt>}{<Dd>,}<Dn>,<Dm>

128-bit SIMD vector variant

Applies when Q == 1.
VRECPS{<c>}{<q>}.{<dt>}{<Qd>,}<Qn>,<Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
esize = 32; elements = 2;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

64-bit SIMD vector variant

Applies when Q == 0.
VRECPS{<c>}{<q>}.{<dt>}{<Dd>,}<Dn>,<Dm>

128-bit SIMD vector variant

Applies when Q == 1.
VRECPS{<c>}{<q>}.{<dt>}{<Qd>,}<Qn>,<Qm>
Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

Newton-Raphson iteration

For details of the operation performed and how it can be used in a Newton-Raphson iteration to calculate the reciprocal of a number, see Floating-point reciprocal estimate and step on page E1-2308.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();  CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         Elem[D[r],e,esize] = FPRecipStep(Elem[D[r],e,esize], Elem[D[r],e,esize]);
F6.1.174  VREV16

Vector Reverse in halfwords reverses the order of 8-bit elements in each halfword of the vector, and places the result in the corresponding destination vector.

There is no distinction between data types, other than size.

The following figure shows an example of the operation of VREV16 doubleword operation.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VREV16}\{<c><q>\}.<dt> <Dd>, <Dm>
\]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VREV16}\{<c><q>\}.<dt> <Qd>, <Qm>
\]

Decode for all variants of this encoding

if \( \text{UInt(op)}+\text{UInt(size)} \geq 3 \) then UNDEFINED;

if \( Q = '1' \land (Vd<0> = '1' || Vm<0> = '1') \) then UNDEFINED;

\[
\text{esize} = 8 \ll \text{UInt(size)};
\]

\[
\text{integer container_size} ;
\]

\[
\text{case op of}
\]

\[
\text{when '10' container_size = 16;}
\]

\[
\text{when '01' container_size = 32;}
\]

\[
\text{when '00' container_size = 64;}
\]

\[
\text{integer containers = 64 DIV container_size;}
\]

\[
\text{integer elements_per_container = container_size DIV esize;}
\]

\[
d = \text{UInt(D:Vd)}; m = \text{UInt(M:Vm)}; \text{regs} = \text{if Q == '0' then 1 else 2;}
\]
64-bit SIMD vector variant

Applies when $Q = 0$.

$VREV16{<c>}{<q>}.<dt> <Dd>, <Dm>$

128-bit SIMD vector variant

Applies when $Q = 1$.

$VREV16{<c>}{<q>}.<dt> <Qd>, <Qm>$

**Decode for all variants of this encoding**

if $\text{UInt}(\text{op}) + \text{UInt}(\text{size}) \geq 3$ then UNDEFINED;
if $Q == '1' \&\& (Vd<0> == '1' || Vm<0> == '1')$ then UNDEFINED;

\[
esize = 8 \ll \text{UInt}(\text{size});\]
\[
\text{integer container\_size};\]
\[
\text{case op of}\]
\[
\text{when '10' container\_size = 16};\]
\[
\text{when '01' container\_size = 32};\]
\[
\text{when '00' container\_size = 64};\]
\[
\text{integer containers = 64 DIV container\_size};\]
\[
\text{integer elements\_per\_container = container\_size DIV esize};\]
\[
d = \text{UInt}(D:Vd); m = \text{UInt}(M:Vm);\]
\[
\text{regs = if } Q == '0' \text{ then } 1 \text{ else } 2;\]

**Assembler symbols**

$<c>$  
For encoding A1: see *Standard assembler syntax fields on page F2-2406*. This encoding must be unconditional.

For encoding T1: see *Standard assembler syntax fields on page F2-2406*.

$q>$  
See *Standard assembler syntax fields on page F2-2406*.

$<dt>$  
Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:

- 8 when size = 00

The following encodings are reserved:

- size = 01
- size = 1x.

$q<$d$>  
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as $<Qd>*2$.

$q<$m$>  
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as $<Qm>*2$.

$q<d$>  
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

$q<m$>  
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();

    bits(64) result;
    integer element;
    integer rev_element;
    for r = 0 to regs-1
        element = 0;
        for c = 0 to containers-1
            rev_element = element + elements_per_container - 1;
            for e = 0 to elements_per_container-1
                Elem[result, rev_element, esize] = Elem[D[m+r], element, esize];
                element = element + 1;
                rev_element = rev_element - 1;
        D[d+r] = result;

F6.1.175 VREV32

Vector Reverse in words reverses the order of 8-bit or 16-bit elements in each word of the vector, and places the result in the corresponding destination vector.

There is no distinction between data types, other than size.

The following figure shows an example of the operation of VREV32 doubleword operations.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ \text{VREV32}_{Q=0} \{<c>\}{<q>}.<dt> <Dd>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ \text{VREV32}_{Q=1} \{<c>\}{<q>}.<dt> <Qd>, <Qm> \]

Decode for all variants of this encoding

\[
\begin{align*}
\text{size} &= 8 << \text{UInt}(\text{size}); \\
\text{integer} \ &\text{container_size}; \\
\text{case} \ &\text{op} \ \\
\text{when} \ '10' &\text{ container_size} = 16; \\
\text{when} \ '01' &\text{ container_size} = 32; \\
\text{when} \ '00' &\text{ container_size} = 64; \\
\text{integer} \ &\text{containers} = 64 \DIV \text{container_size}; \\
\text{integer} \ &\text{elements_per_container} = \text{container_size} \DIV \text{esize}; \\
\end{align*}
\]

\[ d = \text{UInt}(D:Vd); m = \text{UInt}(M:Vm); \text{regs} = \text{if} \ Q == '0' \text{ then 1 else 2}; \]
T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1</td>
<td>1 1</td>
<td>0</td>
<td>0</td>
<td>Vd</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VREV32{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VREV32{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if UInt(op)+UInt(size) >= 3 then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;

esize = 8 << UInt(size);
integer container_size;
case op of
  when '10' container_size = 16;
  when '01' container_size = 32;
  when '00' container_size = 64;
integer containers = 64 DIV container_size;
integer elements_per_container = container_size DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:
  8  when size = 00
  16 when size = 01

The encoding size = 1x is reserved.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Om> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  bits(64) result;
integer element;
integer rev_element;
for r = 0 to regs-1
  element = 0;
  for c = 0 to containers-1
    rev_element = element + elements_per_container - 1;
    for e = 0 to elements_per_container-1
      Elem[result, rev_element, esize] = Elem[D[m+r], element, esize];
      element = element + 1;
      rev_element = rev_element - 1;
  D[d+r] = result;
F6.1.176   VREV64

Vector Reverse in doublewords reverses the order of 8-bit, 16-bit, or 32-bit elements in each doubleword of the
vector, and places the result in the corresponding destination vector.

There is no distinction between data types, other than size.

The following figure shows an example of the operation of VREV64 doubleword operations.

 Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the
 instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For
 more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>D 1 1</td>
<td>size 0 0</td>
<td>Vd 0 0 0 0</td>
<td>Q M 0</td>
<td>Vm</td>
</tr>
<tr>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

V REV64{<c>}{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

V REV64{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if UInt(op)+UInt(size) >= 3 then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;

esize = 8 << UInt(size);
integer container_size;
case op of
    when '10' container_size = 16;
    when '01' container_size = 32;
    when '00' container_size = 64;
integer containers = 64 DIV container_size;
integer elements_per_container = container_size DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
T1

\[
\begin{array}{cccccccccccccccc}
|      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
\hline
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | D | 1 | 1 | size | 0 | 0 | Vd | 0 | 0 | 0 | 0 | Q | M | 0 | Vm |
\end{array}
\]

64-bit SIMD vector variant

Applies when \(Q == 0\).

\(VREV64<\langle c\rangle<\langle q\rangle><dt> <Dd>, <Dm>\)

128-bit SIMD vector variant

Applies when \(Q == 1\).

\(VREV64<\langle c\rangle<\langle q\rangle><dt> <Qd>, <Qm>\)

Decode for all variants of this encoding

\[
\begin{align*}
\text{if } & \text{UInt(op)+UInt(size)} >= 3 \text{ then UNDEFINED;} \\
\text{if } & Q == '1' \&\& (Vd<0> == '1' | | Vm<0> == '1') \text{ then UNDEFINED;} \\
\text{esize} = & 8 << \text{UInt(size)}; \\
\text{integer container_size;} \\
\text{case op of} \\
\text{when } '10' & \text{ container_size} = 16; \\
\text{when } '01' & \text{ container_size} = 32; \\
\text{when } '00' & \text{ container_size} = 64; \\
\text{integer containers} = 64 \text{ DIV container_size;} \\
\text{integer elements_per_container} = \text{container_size DIV esize;}
\end{align*}
\]

\[
d = \text{UInt}(D:Vd); m = \text{UInt}(M:Vm); \text{regs if } Q == '0' \text{ then 1 else 2;}
\]

Assembler symbols

<\rangle>

For encoding A1: see *Standard assembler syntax fields on page F2-2406*. This encoding must be unconditional.

For encoding T1: see *Standard assembler syntax fields on page F2-2406*.

<\langle q\rangle>

See *Standard assembler syntax fields on page F2-2406*.

<dt>

Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:

\[
\begin{array}{ll}
8 & \text{when size} = 00 \\
16 & \text{when size} = 01 \\
32 & \text{when size} = 10
\end{array}
\]

The encoding size = 11 is reserved.

<\langle Qd\rangle>

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <\langle Qd\rangle>*2.

<\langle Qm\rangle>

Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <\langle Qm\rangle>*2.

<\langle Dd\rangle>

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<\langle Qm\rangle>

Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();

    bits(64) result;
    integer element;
    integer rev_element;
    for r = 0 to regs-1
        element = 0;
        for c = 0 to containers-1
            rev_element = element + elements_per_container - 1;
            for e = 0 to elements_per_container-1
                Elem[result, rev_element, esize] = Elem[D[m+r], element, esize];
                element = element + 1;
                rev_element = rev_element - 1;
        D[d+r] = result;
F6.1.177 VRHADD

Vector Rounding Halving Add adds corresponding elements in two vectors of integers, shifts each result right one bit, and places the final results in the destination vector.

The operand and result elements are all the same type, and can be any one of:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.

The results of the halving operations are rounded. For truncated results, see VHADD.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] [19 16 15 12] [11 10 9 8] [7 6 5 4] [3 0]
```

64-bit SIMD vector variant

Applies when \( Q = 0 \).

VRHADD\( \{<c>\} \{<q>\} .dt \{<Dd>, }<Dn>, <Dm> \)

128-bit SIMD vector variant

Applies when \( Q = 1 \).

VRHADD\( \{<c>\} \{<q>\} .dt \{<Qd>, }<Qn>, <Qm> \)

**Decode for all variants of this encoding**

- if \( Q = '1' \) && \( Vd<0> = '1' || Vn<0> = '1' || Vm<0> = '1' \) then UNDEFINED;
- if size == '11' then UNDEFINED;
- unsigned = \( U = '1' \);
- esize = 8 \( << \) UInt(size);
- elements = 64 DIV esize;
- \( d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); \)
- regs = if \( Q = '0' \) then 1 else 2;

T1

```
[15 14 13 12] [11 10 9 8] [7 6 5 4] [3 0]
```

64-bit SIMD vector variant

Applies when \( Q = 0 \).

VRHADD\( \{<c>\} \{<q>\} .dt \{<Dd>, }<Dn>, <Dm> \)

128-bit SIMD vector variant

Applies when \( Q = 1 \).

VRHADD\( \{<c>\} \{<q>\} .dt \{<Qd>, }<Qn>, <Qm> \)
Decode for all variants of this encoding

\[
\text{if } Q == '1' \quad \&\quad (Vd<0> == '1' \quad || \quad Vn<0> == '1' \quad || \quad Vm<0> == '1') \quad \text{then UNDEFINED;}
\]
\[
\text{if } size == '11' \quad \text{then UNDEFINED;}
\]
\[
\text{unsigned} = (U == '1');
\]
\[
esize = 8 << \text{UInt(size)}; \quad \text{elements} = 64 \text{ DIV esize};
\]
\[
d = \text{UInt}(D:Vd); \quad n = \text{UInt}(N:Vn); \quad m = \text{UInt}(M:Vm); \quad \text{regs} = \text{if } Q == '0' \quad \text{then } 1 \quad \text{else } 2;
\]

Assembler symbols

<
\text{For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.}
\text{For encoding T1: see Standard assembler syntax fields on page F2-2406.}

<
\text{See Standard assembler syntax fields on page F2-2406.}

<dt>
\text{Is the data type for the elements of the operands, encoded in the "U:size" field. It can have the following values:}

\begin{align*}
S8 & \quad \text{when } U = 0, \text{size} = 00 \\
S16 & \quad \text{when } U = 0, \text{size} = 01 \\
S32 & \quad \text{when } U = 0, \text{size} = 10 \\
U8 & \quad \text{when } U = 1, \text{size} = 00 \\
U16 & \quad \text{when } U = 1, \text{size} = 01 \\
U32 & \quad \text{when } U = 1, \text{size} = 10
\end{align*}

<Qd>
\text{Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.}

<Qn>
\text{Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.}

<Qm>
\text{Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.}

<Dd>
\text{Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.}

<Dn>
\text{Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.}

<Dm>
\text{Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.}

Operation for all encodings

\[
\text{if ConditionPassed()} \quad \text{then}
\]
\[
\text{EncodingSpecificOperations();} \quad \text{CheckAdvSIMDEnabled();}
\]
\[
\text{for } r = 0 \quad \text{to} \quad \text{regs-1}
\]
\[
\text{for } e = 0 \quad \text{to} \quad \text{elements-1}
\]
\[
op1 = \text{Int}(\text{Elem}[D:n+r],e,esize), \text{unsigned};
\]
\[
op2 = \text{Int}(\text{Elem}[D:m+r],e,esize), \text{unsigned};
\]
\[
\text{result} = \text{op1} + \text{op2} + 1;
\]
\[
\text{Elem}[D:d+r],e,esize = \text{result<esize:1>};
\]
F6.1.178  VRINTA (Advanced SIMD)

Vector Round floating-point to integer towards Nearest with Ties to Away rounds a vector of floating-point values to integral floating-point values of the same size using the Round to Nearest with Ties to Away rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 20 | 19 18 17 16 | 15 12 11 10 9 | 7 6 5 4 | 3 0 |
| 1 1 1 1 0 0 1 1 1 | D 1 1 | size 1 0 | Vd 0 1 0 0 | Q M 0 | Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VRINTA{<q>}.<dt> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VRINTA{<q>}.<dt> <Qd>, <Qm>

**Decode for all variants of this encoding**

if op<2> != op<0> then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
   // Rounding encoded differently from other VCVT and VRINT instructions
   rounding = FPDecodeRM(op<2>:NOT(op<1>));  exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T1

| 15 14 13 12 | 11 10 9 | 8 | 7 6 5 4 | 3 2 1 0 | 15 12 | 11 10 9 | 7 6 5 4 | 3 0 |
| 1 1 1 1 1 1 1 | 1 1 | size 1 0 | Vd 0 1 0 0 | Q M 0 | Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VRINTA{<q>}.<dt> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VRINTA{<q>}.<dt> <Qd>, <Qm>

**Decode for all variants of this encoding**

if op<2> != op<0> then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
   // Rounding encoded differently from other VCVT and VRINT instructions
   rounding = FPDecodeRM(op<2>:NOT(op<1>));  exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

**Notes for all encodings**

Related encodings: See *Advanced SIMD two registers misc on page F3-2455* for the T32 instruction set, or *Advanced SIMD two registers misc on page F4-2542* for the A32 instruction set.

**Assembler symbols**

<q> See *Standard assembler syntax fields on page F2-2406*.

<dt> Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F32</td>
<td>when size = 10</td>
</tr>
</tbody>
</table>

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
  for e = 0 to elements-1
    op1 = Elem[D[m+r],e,esize];
    result = FPRoundInt(op1, StandardFPSCRValue(), rounding, exact);
    Elem[D[d+r],e,esize] = result;
F6.1.179 VRINTA (floating-point)

Round floating-point to integer to Nearest with Ties to Away rounds a floating-point value to an integral floating-point value of the same size using the Round to Nearest with Ties to Away rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

| [31 30 29 28]27 26 25 24[23 22 21 20]19 18 17 16|15 | 12|11 10 9 8|7 6 5 4|3 |0 |
|----------------------------------|------------------------|---------------------|------------------------|
|                                           |                       | Vd                  |                       |
| RM size                                 |                       |                      |                      |

Single-precision scalar variant

Applies when size == 10.

VRINTA{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VRINTA{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

| [15 14 13 12]|11 10 9 8|7 6 5 4|3 |2 |1 |0 |15 |12|11 10 9 8|7 6 5 4|3 |0 |
|-------------------------------|------------------------|---------------------|------------------------|
|                                           |                        | Vd                  |                       |
| RM size                                 |                        |                      |                      |

Single-precision scalar variant

Applies when size == 10.

VRINTA{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VRINTA{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<SD> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);

case esize of
when 32
    S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
when 64
    D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
F6.1.180 VRINTM (Advanced SIMD)

Vector Round floating-point to integer towards -Infinity rounds a vector of floating-point values to integral floating-point values of the same size, using the Round towards -Infinity rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>1</td>
</tr>
</tbody>
</table>

**64-bit SIMD vector variant**

Applies when Q == 0.

VRINTM{<op>}.<dt> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VRINTM{<op>}.<dt> <Qd>, <Qm>

**Decode for all variants of this encoding**

if op<2> != op<0> then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
// Rounding encoded differently from other VCVT and VRINT instructions
rounding = FPDecoderRM(op<2>:NOT(op<1>)); exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T1

| 15 14 13 12 | 11 10 9 | 8 | 7 6 5 4 | 3 | 2 | 1 | 0 | 15 | 12 | 11 10 9 | 7 6 5 4 | 3 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | D | 1 | 1 | size | 1 | 0 | Vd | 0 | 1 | 1 | 0 | 1 | Q | M | 0 | Vm |

**64-bit SIMD vector variant**

Applies when Q == 0.

VRINTM{<op>}.<dt> <Dd>, <Dm>

**128-bit SIMD vector variant**

Applies when Q == 1.

VRINTM{<op>}.<dt> <Qd>, <Qm>

**Decode for all variants of this encoding**

if op<2> != op<0> then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
// Rounding encoded differently from other VCVT and VRINT instructions
rounding = FPDecoderRM(op<2>:NOT(op<1>)); exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd);  
m = UInt(M:Vm);  
regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

Related encodings: See Advanced SIMD two registers misc on page F3-2455 for the T32 instruction set, or Advanced SIMD two registers misc on page F4-2542 for the A32 instruction set.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
F32 when size = 10
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
  for e = 0 to elements-1
    op1 = Elem[D[m+r],e,esize];
    result = FPRoundInt(op1, StandardFPSCRValue(), rounding, exact);
    Elem[D[d+r],e,esize] = result;
F6.1.181 VRINTM (floating-point)

Round floating-point to integer towards -Infinity rounds a floating-point value to an integral floating-point value of the same size using the Round towards -Infinity rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

**A1**

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8|7 6 5 4|3 0 | 1 1 1 1 0 0 0 |1 D 1 1 0 1 | Vd 1 0 1 x |0 1 M 0 | Vm | 1 1 1 1 1 0 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|

**Single-precision scalar variant**

Applies when size == 10.

VRINTM{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VRINTM{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

**T1**

| 15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 12|11 10 9 8|7 6 5 4|3 0 | 1 1 1 1 0 0 0 |1 D 1 1 0 1 | Vd 1 0 1 x |0 1 M 0 | Vm | 1 1 1 1 1 0 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|

**Single-precision scalar variant**

Applies when size == 10.

VRINTM{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VRINTM{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 32
    S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
  when 64
    D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
F6.1.182   VRINTN (Advanced SIMD)

Vector Round floating-point to integer to Nearest rounds a vector of floating-point values to integral floating-point values of the same size using the Round to Nearest rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

\[
\begin{array}{cccccccccccccc}
\{31\, 30\, 29\, 28\}\{27\, 26\, 25\, 24\}\{23\, 22\, 21\, 20\}\{19\, 18\, 17\, 16\}\{15\, 14\, 13\, 12\}
\end{array}
\]

64-bit SIMD vector variant

Applies when \(Q = 0\).

VRINTN\{<q>\}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when \(Q = 1\).

VRINTN\{<q>\}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if \(op<2> \neq op<0>\) then SEE "Related encodings";
if \(Q = '1' \&\& (Vd<0> = '1' || Vm<0> = '1')\) then UNDEFINED;
if size != '10' then UNDEFINED;
// Rounding encoded differently from other VCVT and VRINT instructions
rounding = FPDencodeRM(op<2>:NOT(op<1>)); exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccc}
\{15\, 14\, 13\, 12\}\{11\, 10\, 9\}\{8\, 7\, 6\, 5\, 4\}\{3\, 2\, 1\, 0\}\{15\, 14\, 13\, 12\}
\end{array}
\]

64-bit SIMD vector variant

Applies when \(Q = 0\).

VRINTN\{<q>\}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when \(Q = 1\).

VRINTN\{<q>\}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if \(op<2> \neq op<0>\) then SEE "Related encodings";
if \(Q = '1' \&\& (Vd<0> = '1' || Vm<0> = '1')\) then UNDEFINED;
if size != '10' then UNDEFINED;
// Rounding encoded differently from other VCVT and VRINT instructions
rounding = FPDdecodeRM(op<2>:NOT(op<1>)); exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

Notes for all encodings

Related encodings: See Advanced SIMD two registers misc on page F3-2455 for the T32 instruction set, or Advanced SIMD two registers misc on page F4-2542 for the A32 instruction set.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
  F32 when size = 10
<qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <qd>*2.
<qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.
<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
  for e = 0 to elements-1
    op1 = Elem[D[m+r],e,esize];
    result = FPRoundInt(op1, StandardFPSCRValue(), rounding, exact);
    Elem[D[d+r],e,esize] = result;
F6.1.183  VRINTN (floating-point)

Round floating-point to integer to Nearest rounds a floating-point value to an integral floating-point value of the same size using the Round to Nearest rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1 0 1</td>
<td>D 1 1 1 0 0 1</td>
<td>Vd 1 0 1 x 0 1</td>
<td>M 0</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Single-precision scalar variant

Applies when size == 10.
VRINTN{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.
VRINTN{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1 0 1</td>
<td>D 1 1 1 0 0 1</td>
<td>Vd 1 0 1 x 0 1</td>
<td>M 0</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Single-precision scalar variant

Applies when size == 10.
VRINTN{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.
VRINTN{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<5d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<5m> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Od> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<0m> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);

case esize of
  when 32
    S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
  when 64
    D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
F6.1.184   VRINTP (Advanced SIMD)

Vector Round floating-point to integer towards +Infinity rounds a vector of floating-point values to integral floating-point values of the same size using the Round towards +Infinity rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 1 D 1 T</td>
<td>size 1 0</td>
<td>Vd 0 1 1 1 Q</td>
<td>M 0</td>
<td>Vm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VRINTP{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VRINTP{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if op<2> != op<0> then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
// Rounding encoded differently from other VCVT and VRINT instructions
rounding = FPDecoderRM(op<2>:NOT(op<1>));  exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;
```

T1

```
|15 14 13 12|11 10 9 | 8 | 7 6 5 4 | 3 2 1 0|15 12|11 10 9 | 7 6 5 4 | 3 0 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 1 1 1 1 1 1 1 1 1 D 1 T | size 1 0 | Vd 0 1 1 1 Q | M 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VRINTP{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VRINTP{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if op<2> != op<0> then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
// Rounding encoded differently from other VCVT and VRINT instructions
rounding = FPDecoderRM(op<2>:NOT(op<1>));  exact = FALSE;
esize = 32; elements = 2;
\[d = \text{UInt}(D:Vd); m = \text{UInt}(M:Vm); \text{regs} = \text{if } Q == '0' \text{ then } 1 \text{ else } 2;\]
\text{if } \text{InITBlock}() \text{ then UNPREDICTABLE;}

Notes for all encodings

Related encodings: See Advanced SIMD two registers misc on page F3-2455 for the T32 instruction set, or Advanced SIMD two registers misc on page F4-2542 for the A32 instruction set.

Assembler symbols

\text{<q> See Standard assembler syntax fields on page F2-2406.}

\text{<dt> Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:}
\text{F32 when size = 10}

\text{<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \text{<Qd>)*2.}}

\text{<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as \text{<Qm>)*2.}}

\text{<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.}

\text{<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.}

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for \(r = 0\) to \(\text{regs}-1\)
for \(e = 0\) to \(\text{elements}-1\)
  \(\text{op1} = \text{Elem}[D[m+r],e,esize];\)
  \(\text{result} = \text{FPRoundInt}(\text{op1}, \text{StandardFPSCRValue}(), \text{rounding}, \text{exact});\)
  \(\text{Elem}[D[d+r],e,esize] = \text{result};\)
F6.1.185 VRINTP (floating-point)

Round floating-point to integer towards +Infinity rounds a floating-point value to an integral floating-point value of the same size using the Round towards +Infinity rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

\[
\begin{array}{cccccccccccccccccccc}
\end{array}
\]

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & | & D & 1 & 1 & 1 & 0 & 1 & 0 & | & Vd & 1 & 0 & 1 & x & 0 & 1 & M & 0 & Vm
\end{array}
\]

**Single-precision scalar variant**

Applies when size == 10.

\[
\text{VRINTP}\{<q>\}.F32 <Sd>, <Sm>
\]

**Double-precision scalar variant**

Applies when size == 11.

\[
\text{VRINTP}\{<q>\}.F64 <Dd>, <Dm>
\]

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;

T1

\[
\begin{array}{cccccccccccccccccccc}
| & 15 & 14 & 13 & 12 | & 11 & 10 & 9 & 8 | & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & | & 15 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & | & 0 |
\end{array}
\]

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & | & D & 1 & 1 & 1 & 0 & 1 & 0 & | & Vd & 1 & 0 & 1 & x & 0 & 1 & M & 0 & Vm
\end{array}
\]

**Single-precision scalar variant**

Applies when size == 10.

\[
\text{VRINTP}\{<q>\}.F32 <Sd>, <Sm>
\]

**Double-precision scalar variant**

Applies when size == 11.

\[
\text{VRINTP}\{<q>\}.F64 <Dd>, <Dm>
\]

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = FPDecoderRM(RM); exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<s_d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<s_m> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<d_d> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<d_m> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
    when 32
        S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
    when 64
        D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
### F6.1.186 VRINTR

Round floating-point to integer rounds a floating-point value to an integral floating-point value of the same size using the rounding mode specified in the FPSCR. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

**F1**

![Instruction Format](image)

**Single-precision scalar variant**

Applies when size == 10.

VRINTR{<c>}{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VRINTR{<c>}{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

**T1**

![Instruction Format](image)

**Single-precision scalar variant**

Applies when size == 10.

VRINTR{<c>}{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when size == 11.

VRINTR{<c>}{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;
rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
Assembler symbols

<> See Standard assembler syntax fields on page F2-2406.

<> See Standard assembler syntax fields on page F2-2406.

<sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
        when 32
            S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
        when 64
            D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
F6.1.187  VRINTX (Advanced SIMD)

Vector round floating-point to integer inexact rounds a vector of floating-point values to integral floating-point values of the same size, using the Round to Nearest rounding mode, and raises the Inexact exception when the result value is not numerically equal to the input value. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3   0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 1</td>
<td>D 1 1</td>
<td>size   1 0</td>
<td>Vd</td>
<td>0 1 0 1 Q</td>
<td>M 0</td>
<td>Vm</td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ VRINTX\{q\} \cdot dt \ <Dd>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ VRINTX\{q\} \cdot dt \ <Dd>, <Dm> \]

Decode for all variants of this encoding

- if \( Q = '1' \) && \( (Vd<0> == '1' \| Vm<0> == '1') \) then UNDEFINED;
- if size != '10' then UNDEFINED;
- rounding = FPRounding_TIEEVEN;  exact = TRUE;
- esize = 32; elements = 2;
- \( d = \) UInt(D:Vd); \( m = \) UInt(M:Vm);  \( regs = \) if \( Q == '0' \) then 1 else 2;
- if \( InITBlock() \) then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1</td>
<td>D 1 1</td>
<td>size 1 0</td>
<td>Vd</td>
<td>0 1 0 1 Q</td>
<td>M 0</td>
<td>Vm</td>
<td></td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[ VRINTX\{q\} \cdot dt \ <Dd>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[ VRINTX\{q\} \cdot dt \ <Dd>, <Dm> \]

Decode for all variants of this encoding

- if \( Q = '1' \) && \( (Vd<0> == '1' \| Vm<0> == '1') \) then UNDEFINED;
- if size != '10' then UNDEFINED;
- rounding = FPRounding_TIEEVEN;  exact = TRUE;
- esize = 32; elements = 2;
- \( d = \) UInt(D:Vd); \( m = \) UInt(M:Vm);  \( regs = \) if \( Q == '0' \) then 1 else 2;
- if \( InITBlock() \) then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

   - F32 when size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
    for e = 0 to elements-1
        op1 = Elem[D[m+r],e,esize];
        result = FPRoundInt(op1, StandardFPSCRValue(), rounding, exact);
        Elem[D[d+r],e,esize] = result;
**F6.1.188 VRINTX (floating-point)**

Round floating-point to integer inexact rounds a floating-point value to an integral floating-point value of the same size, using the rounding mode specified in the FPSCR, and raises an Inexact exception when the result value is not numerically equal to the input value. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

**A1**

```
   |31| 28|27| 26| 25|24|23| 22| 21|19|18|17|16|15| 12|11|10| 9| 8| 7| 6| 5| 4| 3| 0|
   !=1f1f1 1 1 1 0 1 D 1 1 0 1 1 1 Vd 1 0 1 x 0 1 M 0 Vm
cond   size
```

**Single-precision scalar variant**

Applies when `size` == 10.

VRINTX{<c>}{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when `size` == 11.

VRINTX{<c>}{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if `size` != '1x' then UNDEFINED;
exact = TRUE;
case size of
when '10' `esize` = 32; d = UInt(Vd:D); m = UInt(Vm:M);
when '11' `esize` = 64; d = UInt(D:Vd); m = UInt(M:Vm);

**T1**

```
   |15|14|13|12|11|10| 9| 8| 7| 6| 5| 4| 3| 2| 1| 0|15| 12|11|10| 9| 8| 7| 6| 5| 4| 3| 0|
   1 1 1 0 1 1 1 0 1 D 1 1 0 1 1 1 Vd 1 0 1 x 0 1 M 0 Vm
size
```

**Single-precision scalar variant**

Applies when `size` == 10.

VRINTX{<c>}{<q>}.F32 <Sd>, <Sm>

**Double-precision scalar variant**

Applies when `size` == 11.

VRINTX{<c>}{<q>}.F64 <Dd>, <Dm>

**Decode for all variants of this encoding**

if `size` != '1x' then UNDEFINED;
exact = TRUE;
case size of
when '10' `esize` = 32; d = UInt(Vd:D); m = UInt(Vm:M);
when '11' `esize` = 64; d = UInt(D:Vd); m = UInt(M:Vm);
Assembler symbols

<
See Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<s>d>
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<s>m>
Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<d>d>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<d>m>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    rounding = FPRoundingMode(FPSCR);
    case esize of
        when 32
            S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
        when 64
            D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
F6.1.189   VRINTZ (Advanced SIMD)

Vector round floating-point to integer towards Zero rounds a vector of floating-point values to integral floating-point values of the same size, using the Round towards Zero rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>1</td>
<td>0</td>
<td>Vd</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VRINTZ{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VRINTZ{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPRounding_ZERO; exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>1</td>
<td>0</td>
<td>Vd</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VRINTZ{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VRINTZ{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
rounding = FPRounding_ZERO; exact = FALSE;
esize = 32; elements = 2;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
if InITBlock() then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<q> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

- F32 when size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

EncodingSpecificOperations(); CheckAdvSIMDEnabled();
for r = 0 to regs-1
  for e = 0 to elements-1
    op1 = Elem[D[m+r], e, esize];
    result = FPRoundInt(op1, StandardFPSCRValue(), rounding, exact);
    Elem[D[d+r], e, esize] = result;
F6.1.190 VRINTZ (floating-point)

Round floating-point to integer towards Zero rounds a floating-point value to an integral floating-point value of the same size, using the Round towards Zero rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A1

```
|31|28|27|25|24|23|22|21|20|19|18|17|16|15|12|11|10|9|8|7|6|5|4|3|0|
|==1111|1|1|1|0|1|D|1|1|0|1|1|0|Vd|1|0|1|x|1|1|M|0|Vm|
```

**Single-precision scalar variant**

Applies when size == 10.

\[ \text{VRINTZ}\{<c>-<q>\}.F32 <Sd>, <Sm> \]

**Double-precision scalar variant**

Applies when size == 11.

\[ \text{VRINTZ}\{<c>-<q>\}.F64 <Dd>, <Dm> \]

**Decode for all variants of this encoding**

```
if size != '1x' then UNDEFINED;
rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

T1

```
|15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|15|12|11|10|9|8|7|6|5|4|3|0|
|1|1|1|0|1|1|1|0|1|D|1|1|0|1|1|0|Vd|1|0|1|x|1|1|M|0|Vm|
```

**Single-precision scalar variant**

Applies when size == 10.

\[ \text{VRINTZ}\{<c>-<q>\}.F32 <Sd>, <Sm> \]

**Double-precision scalar variant**

Applies when size == 11.

\[ \text{VRINTZ}\{<c>-<q>\}.F64 <Dd>, <Dm> \]

**Decode for all variants of this encoding**

```
if size != '1x' then UNDEFINED;
rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR);
exact = FALSE;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```
Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
        when 32
            S[d] = FPRoundInt(S[m], FPSCR, rounding, exact);
        when 64
            D[d] = FPRoundInt(D[m], FPSCR, rounding, exact);
F6.1.191 VRSHL

Vector Rounding Shift Left takes each element in a vector, shifts them by a value from the least significant byte of the corresponding element of a second vector, and places the results in the destination vector. If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a rounding right shift. For a truncating shift, see VSHL.

The first operand and result elements are the same data type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

The second operand is always a signed integer of the same size.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant
Applies when Q == 0.

VRSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

128-bit SIMD vector variant
Applies when Q == 1.

VRSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' ||Vm<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant
Applies when Q == 0.

VRSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

128-bit SIMD vector variant
Applies when Q == 1.

VRSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>
Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' || Vm<0> == '1' || Vn<0> == '1') then UNDEFINED;

unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd);  m = UInt(M:Vm);  n = UInt(N:Vn);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<dt>  Is the data type for the elements of the vectors, encoded in the "U:size" field. It can have the following values:
S8 when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
S64 when U = 0, size = 11
U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10
U64 when U = 1, size = 11

<Qd>  Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>  Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn>  Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dd>  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>  Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Dn>  Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      shift = SInt(Elem[D[n+r],e,esize]<7:0>);
      round_const = 1 << (-shift-1); // 0 for left shift, 2^(n-1) for right shift
      result = (Int(Elem[D[m+r],e,esize], unsigned) + round_const) << shift;
      Elem[D[d+r],e,esize] = result<esize-1:0>;

F6.1.192 VRSHR

Vector Rounding Shift Right takes each element in a vector, right shifts them by an immediate value, and places the rounded results in the destination vector. For truncated results, see VSHR.

The operand and result elements must be the same size, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPtr registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when \((imm6 = 000xxx && L = 0) \&\& Q = 0\).

VRSHR\{\langle c\rangle\}\{\langle q\rangle\}.\langle type\rangle\langle size\rangle \{\langle Dd\rangle,\} \langle Dm\rangle, #\langle imm\rangle

128-bit SIMD vector variant

Applies when \((imm6 = 000xxx && L = 0) \&\& Q = 1\).

VRSHR\{\langle c\rangle\}\{\langle q\rangle\}.\langle type\rangle\langle size\rangle \{\langle Qd\rangle,\} \langle Qm\rangle, #\langle imm\rangle

Decode for all variants of this encoding

if \((L:imm6) = '0000xxx'\) then SEE "Related encodings";
if \(Q = '1' \&\& (Vd<0> = '1' \| Vm<0> = '1')\) then UNDEFINED;
if \(L:imm6\) of
  when '0001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '001xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '01xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  when '1xxxxxx' esize = 64; elements = 1; shift_amount = 64 - UInt(imm6);
unsigned = (U == '1'); d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

64-bit SIMD vector variant

Applies when \((imm6 = 000xxx && L = 0) \&\& Q = 0\).

VRSHR\{\langle c\rangle\}\{\langle q\rangle\}.\langle type\rangle\langle size\rangle \{\langle Dd\rangle,\} \langle Dm\rangle, #\langle imm\rangle

128-bit SIMD vector variant

Applies when \((imm6 = 000xxx && L = 0) \&\& Q = 1\).

VRSHR\{\langle c\rangle\}\{\langle q\rangle\}.\langle type\rangle\langle size\rangle \{\langle Qd\rangle,\} \langle Qm\rangle, #\langle imm\rangle
Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
  when '0001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
  when '001xxxx'  esize = 16; elements = 4;  shift_amount = 32 - UInt(imm6);
  when '01xxxxx'  esize = 32; elements = 2;  shift_amount = 64 - UInt(imm6);
  when '1xxxxxx'  esize = 64; elements = 1;  shift_amount = 64 - UInt(imm6);
unsigned = (U == '1');  d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<type> Is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
  S when U = 0
  U when U = 1

<size> Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
  8 when L = 0, imm6<5:3> = 001
  16 when L = 0, imm6<5:3> = 01x
  32 when L = 0, imm6<5:3> = 1xx
  64 when L = 1, imm6<5:3> = xxx

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<imm> Is an immediate value, in the range 1 to <size>, encoded in the "imm6" field as <size> - <imm>.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  round_const = 1 << (shift_amount - 1);
  for r = 0 to regs-1
    for e = 0 to elements-1
      result = (Int(Elem[D+m+r],e,esize], unsigned) + round_const) >> shift_amount;
      Elem[D+d+r],e,esize] = result-esize-1:0;
F6.1.193 VRSHR (zero)

Vector Rounding Shift Right copies the contents of one SIMD register to another

This instruction is a pseudo-instruction of the VORR (register) instruction. This means that:

• The encodings in this description are named to match the encodings of VORR (register).
• The assembler syntax is used only for assembly, and is not used on disassembly.
• The description of VORR (register) gives the operational pseudocode for this instruction.

A1

[1 1 1 1 0 0 1 0 0 D 1 0 | Vn | Vd | 0 0 0 1 N Q M 1 | Vm]

64-bit SIMD vector variant

Applies when Q == 0.

VRSHR{<c>}{<q>}.<dt> <Dd>, <Dm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Dd>, <Dm>, <Dm>

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.

VRSHR{<c>}{<q>}.<dt> <Qd>, <Qm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Qd>, <Qm>, <Qm>

and is never the preferred disassembly.

T1

[1 1 1 1 0 1 1 1 1 0 D 1 0 | Vn | Vd | 0 0 0 1 N Q M 1 | Vm]

64-bit SIMD vector variant

Applies when Q == 0.

VRSHR{<c>}{<q>}.<dt> <Dd>, <Dm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Dd>, <Dm>, <Dm>

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.
VRSHR{<c>}{<q>}{.<dt>} <Qd>, <Qm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Qd>, <Qm>, <Qm>

and is never the preferred disassembly.

Assembler symbols

<
> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<
> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, and must be one of: S8, S16, S32, S64, U8, U16, U32 or U64.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "N:Vn" and "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "N:Vn" and "M:Vm" field.

Operation for all encodings

The description of VORR (register) gives the operational pseudocode for this instruction.
F6.1.194 VRSHRN

Vector Rounding Shift Right and Narrow takes each element in a vector, right shifts them by an immediate value, and places the rounded results in the destination vector. For truncated results, see VSHRN.

The operand elements can be 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers. The destination elements are half the size of the source elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

VRSHRN{<c>}{<q>}.I<size> <Dd>, <Qm>, #<imm>

Decode for this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if Vm<0> == '1' then UNDEFINED;
case imm6 of
  when '001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
  when '01xxxx'  esize = 16;  elements = 4;  shift_amount = 32 - UInt(imm6);
  when '1xxxxx'  esize = 32;  elements = 2;  shift_amount = 64 - UInt(imm6);
d = UInt(D:Vd);  m = UInt(M:Vm);

T1

VRSHRN{<c>}{<q>}.I<size> <Dd>, <Qm>, #<imm>

Decode for this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if Vm<0> == '1' then UNDEFINED;
case imm6 of
  when '001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
  when '01xxxx'  esize = 16;  elements = 4;  shift_amount = 32 - UInt(imm6);
  when '1xxxxx'  esize = 32;  elements = 2;  shift_amount = 64 - UInt(imm6);
d = UInt(D:Vd);  m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.
Assembler symbols

<*> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<size> Is the data size for the elements of the vectors, encoded in the "imm6<5:3>" field. It can have the following values:
16  when imm6<5:3> = 001
32  when imm6<5:3> = 01x
64  when imm6<5:3> = 1xx

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<imm> Is an immediate value, in the range 1 to <size>/2, encoded in the "imm6" field as <size>/2 - <imm>.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    round_const = 1 << (shift_amount-1);
    for e = 0 to elements-1
        result = LSR(Elem[Qin[m>>1],e,2*esize] + round_const, shift_amount);
        Elem[D[d],e,esize] = result<esize-1:0>;

_iss10775
**F6.1.195 VRSHRN (zero)**

Vector Rounding Shift Right and Narrow takes each element in a vector, right shifts them by an immediate value, and places the rounded results in the destination vector.

This instruction is a pseudo-instruction of the VMOVN instruction. This means that:

- The encodings in this description are named to match the encodings of VMOVN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VMOVN gives the operational pseudocode for this instruction.

**A1**

```
|31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8|7 6 5 4|3 0 |
|1 1 1 1 0 0 1 1 | D | 1 1 | size | 1 0 | Vd | 0 0 1 0 0 0 | M | 0 | Vm |
```

**A1 variant**

VRSHRN{<c>}{<q>}.<dt> <Dd>, <Qm>, #0

is equivalent to

VMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

and is never the preferred disassembly.

**T1**

```
|15 14 13 12|11 10 9 8|7 6 5 4|3 2 1 0|15 12|11 10 9 8|7 6 5 4|3 0 |
|1 1 1 1 1 1 1 1 | D | 1 1 | size | 1 0 | Vd | 0 0 1 0 0 0 | M | 0 | Vm |
```

**T1 variant**

VRSHRN{<c>}{<q>}.<dt> <Dd>, <Qm>, #0

is equivalent to

VMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

and is never the preferred disassembly.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional. For encoding T1: see Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<dt>` Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:
  - I16 when size = 00
  - I32 when size = 01
  - I64 when size = 10
  - The encoding size = 11 is reserved.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

The description of VMOVN gives the operational pseudocode for this instruction.
Vector Reciprocal Square Root Estimate finds an approximate reciprocal square root of each element in a vector, and places the results in a second vector.

The operand and result elements are the same type, and can be 32-bit floating-point numbers, or 32-bit unsigned integers.

For details of the operation performed by this instruction see Floating-point reciprocal estimate and step on page E1-2308.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

### 64-bit SIMD vector variant
Applies when \( Q = 0 \).

\[
\text{VRSQRTE\{<c>\}\{<q>\}.\langle dt\rangle \ <Dd>, \ <Dm>}
\]

### 128-bit SIMD vector variant
Applies when \( Q = 1 \).

\[
\text{VRSQRTE\{<c>\}\{<q>\}.\langle dt\rangle \ <Qd>, \ <Qm>}
\]

#### Decode for all variants of this encoding

- If \( Q = '1' \) & \( (Vd\langle 0 \rangle = '1' || Vm\langle 0 \rangle = '1') \) then UNDEFINED;
- If size \(!= '10'\) then UNDEFINED;
- floating_point = \( (F = '1') \);
- esize = 32; elements = 2;
- \( d = \text{UInt}(D:Vd); \ m = \text{UInt}(M:Vm); \) reg = if \( Q = '0' \) then 1 else 2;

### 64-bit SIMD vector variant

Applies when \( Q = 0 \).

\[
\text{VRSQRTE\{<c>\}\{<q>\}.\langle dt\rangle \ <Dd>, \ <Dm>}
\]

### 128-bit SIMD vector variant

Applies when \( Q = 1 \).

\[
\text{VRSQRTE\{<c>\}\{<q>\}.\langle dt\rangle \ <Qd>, \ <Qm>}
\]
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size != '10' then UNDEFINED;
floating_point = (F == '1');
esize = 32; elements = 2;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<q>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the elements of the vectors, encoded in the "F:size" field. It can have the following values:

U32 when F = 0, size = 10
F32 when F = 1, size = 10

The following encodings are reserved:

• F = 0, size = 0x.
• F = 0, size = 11.
• F = 1, size = 0x.
• F = 1, size = 11.

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Newton-Raphson iteration

For details of the operation performed and how it can be used in a Newton-Raphson iteration to calculate the reciprocal of the square root of a number, see Floating-point reciprocal estimate and step on page E1-2308.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                Elem[D[d+r],e,esize] = FPRSqrtEstimate(Elem[D[m+r],e,esize], StandardFPSCRValue());
            else
                Elem[D[d+r],e,esize] = UnsignedRSqrtEstimate(Elem[D[m+r],e,esize]);

end
F6.1.197  VRSQRTS

Vector Reciprocal Square Root Step multiplies the elements of one vector by the corresponding elements of another vector, subtracts each of the products from 3.0, divides these results by 2.0, and places the results into the elements of the destination vector.

The operand and result elements are 32-bit floating-point numbers.

For details of the operation performed by this instruction see Floating-point reciprocal estimate and step on page E1-2308.

Depending on settings in the CPACR, NSACR, and HCPCR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12 11 10 9 8 7 6 5 4 3 0 | 1 1 1 1 0 0 1 0 0 D 1 sz Vn Vd | 1 1 1 1 N Q M 1 Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VRSQRTS{<c>}{<q>}.<dt> {<Dd>, }

128-bit SIMD vector variant

Applies when Q == 1.

VRSQRTS{<c>}{<q>}.<dt> {<Qd>, }

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;

esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8 7 6 5 4 3 0 | 1 1 1 1 0 D 1 sz Vn Vd | 1 1 1 1 N Q M 1 Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VRSQRTS{<c>}{<q>}.<dt> {<Dd>, }

128-bit SIMD vector variant

Applies when Q == 1.

VRSQRTS{<c>}{<q>}.<dt> {<Qd>, }
**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' ||Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

**Assembler symbols**

<q> For encoding A1: see *Standard assembler syntax fields on page F2-2406*. This encoding must be unconditional.
For encoding T1: see *Standard assembler syntax fields on page F2-2406*.

<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:

- F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Newton-Raphson iteration**

For details of the operation performed and how it can be used in a Newton-Raphson iteration to calculate the reciprocal of the square root of a number, see *Floating-point reciprocal estimate and step on page E1-2308*.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      Elem[D[d+r],e,esize] = FPRSqrtStep(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize]);


F6.1.198  VRSRA

Vector Rounding Shift Right and Accumulate takes each element in a vector, right shifts them by an immediate value, and accumulates the rounded results into the destination vector. For truncated results, see VSRA.

The operand and result elements must all be the same type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPtr registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>16 15 12 11 10 9 8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1</td>
<td>U</td>
<td>1</td>
<td>D</td>
<td>imm6</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 0.

VRSRA{<c>}{<q>}.<type><size> {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 1.

VRSRA{<c>}{<q>}.<type><size> {<Qd>,} <Qm>, #<imm>

Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
  when '0001xxx' esize = 8; elements = 8; shift._amount = 16 - UInt(imm6);
  when '001xxxx' esize = 16; elements = 4; shift._amount = 32 - UInt(imm6);
  when '01xxxxx' esize = 32; elements = 2; shift._amount = 64 - UInt(imm6);
  when '1xxxxxx' esize = 64; elements = 1; shift._amount = 64 - UInt(imm6);
unsigned = (U == '1'); d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5</th>
<th>0</th>
<th>15 12 11 10 9 8</th>
<th>7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1</td>
<td>U</td>
<td>1 1 1 1</td>
<td>D</td>
<td>imm6</td>
<td>Vd</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 0.

VRSRA{<c>}{<q>}.<type><size> {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 1.

VRSRA{<c>}{<q>}.<type><size> {<Qd>,} <Qm>, #<imm>
**Decode for all variants of this encoding**

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
  when '0000xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '001xxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '01xxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  when '1xxxxx' esize = 64; elements = 1; shift_amount = 64 - UInt(imm6);
unsigned = (U == '1'); d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

**Notes for all encodings**

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<type>` Is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
  - S when U = 0
  - U when U = 1
- `<size>` Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
  - 8 when L = 0, imm6<5:3> = 001
  - 16 when L = 0, imm6<5:3> = 01x
  - 32 when L = 0, imm6<5:3> = 1xx
  - 64 when L = 1, imm6<5:3> = xxx
- `<Qd>` Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as `<Qd>*2.
- `<Qm>` Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as `<Qm>*2.
- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- `<Dm>` Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
- `<imm>` Is an immediate value, in the range 1 to `<size>`, encoded in the "imm6" field as `<size> - <imm>`.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  round_const = 1 << (shift_amount - 1);
  for r = 0 to regs-1
    for e = 0 to elements-1
      result = (Int(Elem[D[m+r],e,esize], unsigned) + round_const) >> shift_amount;
      Elem[D[d+r],e,esize] = Elem[D[d+r],e,esize] + result;
VRSUBHN

Vector Rounding Subtract and Narrow, returning High Half subtracts the elements of one quadword vector from the corresponding elements of another quadword vector, takes the most significant half of each result, and places the final results in a doubleword vector. The results are rounded. For truncated results, see VSUBHN.

The operand elements can be 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

|1| 1| 1| 0| 1| 1| 1| 1| D| != 11| Vn| Vd| 0| 1| 1| 0| N| 0| M| 0| Vm|

A1 variant

VRSUBHN{<c>}{<q>}.<dt> <Dd>, <Qn>, <Qm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

|1| 1| 1| 1| 1| 1| 1| 1| D| != 11| Vn| Vd| 0| 1| 1| 0| N| 0| M| 0| Vm|

T1 variant

VRSUBHN{<c>}{<q>}.<dt> <Dd>, <Qn>, <Qm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.
Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Size Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>I16</td>
<td>00</td>
</tr>
<tr>
<td>I32</td>
<td>01</td>
</tr>
<tr>
<td>I64</td>
<td>10</td>
</tr>
</tbody>
</table>

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as \(<Q_n>*2\).

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as \(<Q_m>*2\).

**Operation for all encodings**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    round_const = 1 << (esize-1);
    for e = 0 to elements-1
        result = Elem[Qin[n>>1],e,2*esize] - Elem[Qin[m>>1],e,2*esize] + round_const;
        Elem[D[d],e,esize] = result<2*esize-1:esize>;
```
VSELEQ, VSELGE, VSELGT, VSELVS

Floating-point conditional select allows the destination register to take the value in either one or the other source register according to the condition codes in the The Application Program Status Register, APSR on page E1-2296.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 7 6 5 4 3 0 |
|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 1 1 1 0 0 | D | cc | Vn | Vd | 1 0 | x | N 0 | M 0 | Vm |
| size |

**VSELEQ, doubleprec variant**

Applies when cc == 00 && size == 11.

VSELEQ,F64 <Dd>, <Dn>, <Dm> // Cannot be conditional

**VSELEQ, singleprec variant**

Applies when cc == 00 && size == 10.

VSELEQ,F32 <Sd>, <Sn>, <Sm> // Cannot be conditional

**VSELGE, doubleprec variant**

Applies when cc == 10 && size == 11.

VSELGE.F64 <Dd>, <Dn>, <Dm> // Cannot be conditional

**VSELGE, singleprec variant**

Applies when cc == 10 && size == 10.

VSELGE.F32 <Sd>, <Sn>, <Sm> // Cannot be conditional

**VSELGT, doubleprec variant**

Applies when cc == 11 && size == 11.

VSELGT.F64 <Dd>, <Dn>, <Dm> // Cannot be conditional

**VSELGT, singleprec variant**

Applies when cc == 11 && size == 10.

VSELGT.F32 <Sd>, <Sn>, <Sm> // Cannot be conditional

**VSELVS, doubleprec variant**

Applies when cc == 01 && size == 11.

VSELVS.F64 <Dd>, <Dn>, <Dm> // Cannot be conditional

**VSELVS, singleprec variant**

Applies when cc == 01 && size == 10.

VSELVS.F32 <Sd>, <Sn>, <Sm> // Cannot be conditional

**Decode for all variants of this encoding**

if size != '1x' then UNDEFINED;

  case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '1l' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
cond = cc:{cc<3> EDR cc<0>}:'0';
if InITBlock() then UNPREDICTABLE;

T1

<table>
<thead>
<tr>
<th>1 1 1 1 1 1 1 0 0</th>
<th>D</th>
<th>cc</th>
<th>Vn</th>
<th>Vd</th>
<th>1 0</th>
<th>1 x</th>
<th>N</th>
<th>0</th>
<th>M</th>
<th>0</th>
<th>Vm</th>
</tr>
</thead>
</table>

VSELEQ,doubleprec variant
Applies when cc == 00 && size == 11.
VSELEQ.F64 <Dd>, <Dn>, <Dm> // Not permitted in IT block

VSELEQ,singleprec variant
Applies when cc == 00 && size == 10.
VSELEQ.F32 <Sd>, <Sn>, <Sm> // Not permitted in IT block

VSELGE,doubleprec variant
Applies when cc == 10 && size == 11.
VSELGE.F64 <Dd>, <Dn>, <Dm> // Not permitted in IT block

VSELGE,singleprec variant
Applies when cc == 10 && size == 10.
VSELGE.F32 <Sd>, <Sn>, <Sm> // Not permitted in IT block

VSELGT,doubleprec variant
Applies when cc == 11 && size == 11.
VSELGT.F64 <Dd>, <Dn>, <Dm> // Not permitted in IT block

VSELGT,singleprec variant
Applies when cc == 11 && size == 10.
VSELGT.F32 <Sd>, <Sn>, <Sm> // Not permitted in IT block

VSELVS,doubleprec variant
Applies when cc == 01 && size == 11.
VSELVS.F64 <Dd>, <Dn>, <Dm> // Not permitted in IT block

VSELVS,singleprec variant
Applies when cc == 01 && size == 10.
VSELVS.F32 <Sd>, <Sn>, <Sm> // Not permitted in IT block

Decode for all variants of this encoding
if size != '1x' then UNDEFINED;
case size of
  when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = Uint(D:Vd); n = Uint(N:Vn); m = Uint(M:Vm);  
cond = cc:{cc<1> EOR cc<0>}:’0’;  
if InITBlock() then UNPREDICTABLE;

Assembler symbols

<Db> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Db> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Db> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<Db> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Db> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Db> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

EncodingSpecificOperations(); CheckVFPEnabled(TRUE);  
case esize of  
when 32  
S[d] = if ConditionHolds(cond) then S[n] else S[m];  
when 64  
D[d] = if ConditionHolds(cond) then D[n] else D[m];
### F6.1.201 VSHL (immediate)

Vector Shift Left (immediate) takes each element in a vector of integers, left shifts them by an immediate value, and places the results in the destination vector.

Bits shifted out of the left of each element are lost.

The elements must all be the same size, and can be 8-bit, 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPtr registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

#### A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>imm6</td>
<td>Vd</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>L</td>
</tr>
</tbody>
</table>

#### 64-bit SIMD vector variant

Applies when `!(imm6 == 000xxx && L == 0) && Q == 0.`

VSHL{<c>}{<q>}.I<size> {<Dd>,} <Dm>, #<imm>

#### 128-bit SIMD vector variant

Applies when `!(imm6 == 000xxx && L == 0) && Q == 1.`

VSHL{<c>}{<q>}.I<size> {<Qd>,} <Qm>, #<imm>

#### Decode for all variants of this encoding

if L:imm6 == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;

```markdown
case L:imm6 of
  when '0000xxx' esize = 8; elements = 8; shift_amount = UInt(imm6) - 8;
  when '001xxx' esize = 16; elements = 4; shift_amount = UInt(imm6) - 16;
  when '01xxxxx' esize = 32; elements = 2; shift_amount = UInt(imm6) - 32;
  when '1xxxxxxxx' esize = 64; elements = 1; shift_amount = UInt(imm6);
  d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

#### T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>imm6</td>
<td>Vd</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

#### 64-bit SIMD vector variant

Applies when `!(imm6 == 000xxx && L == 0) && Q == 0.`

VSHL{<c>}{<q>}.I<size> {<Dd>,} <Dm>, #<imm>

#### 128-bit SIMD vector variant

Applies when `!(imm6 == 000xxx && L == 0) && Q == 1.`

VSHL{<c>}{<q>}.I<size> {<Qd>,} <Qm>, #<imm>
Decode for all variants of this encoding

if L:imm6 == '0000000' then SEE "Related encodings";
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
  when '0001xxx'  esize = 8;  elements = 8;  shift_amount = UInt(imm6) - 8;
  when '001xxxx'  esize = 16;  elements = 4;  shift_amount = UInt(imm6) - 16;
  when '01xxxxx'  esize = 32;  elements = 2;  shift_amount = UInt(imm6) - 32;
  when '1xxxxxx'  esize = 64;  elements = 1;  shift_amount = UInt(imm6);
  d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
endcase;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<q> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.
<q> See Standard assembler syntax fields on page F2-2406.
<size> Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
  8    when L = 0, imm6<5:3> = 001
  16   when L = 0, imm6<5:3> = 01x
  32   when L = 0, imm6<5:3> = 1xx
  64   when L = 1, imm6<5:3> = xxx

<qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <qd>*2.
<qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <qm>*2.
<dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
<imm> Is an immediate value, in the range 0 to <size>-1, encoded in the "imm6" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      Elem[D[d+r],e,esize] = LSL(Elem[D[m+r],e,esize], shift_amount);
F6.1.202  VSHL (register)

Vector Shift Left (register) takes each element in a vector, shifts them by a value from the least significant byte of the corresponding element of a second vector, and places the results in the destination vector. If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a truncating right shift.

For a rounding shift, see VRSHL.

The first operand and result elements are the same data type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

The second operand is always a signed integer of the same size.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 | 1 1 1 0 0 1 |U 0 D size | Vn | Vd | 0 1 0 0 |N Q M 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

128-bit SIMD vector variant

Applies when Q == 1.

VSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 12|11 10 9 8 |7 6 5 4 |3 0 | 1 1 1 |U 1 1 1 0 |D size | Vn | Vd | 0 1 0 0 |N Q M 0 | Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VSHL{<c>}{<q>}.<dt> {<Dd>,} <Dm>, <Dn>

128-bit SIMD vector variant

Applies when Q == 1.

VSHL{<c>}{<q>}.<dt> {<Qd>,} <Qm>, <Qn>
Decode for all variants of this encoding

if Q == '1' & (Vd<0> == '1' ||Vm<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;

Assembler symbols

<<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<<p> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, encoded in the "U:size" field. It can have the following values:
S8 when U = 0, size = 00
S16 when U = 0, size = 01
S32 when U = 0, size = 10
S64 when U = 0, size = 11
U8 when U = 1, size = 00
U16 when U = 1, size = 01
U32 when U = 1, size = 10
U64 when U = 1, size = 11

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations(); CheckAdvSIMDEnabled();
   for r = 0 to regs-1
      for e = 0 to elements-1
         shift = SInt(Elem[D[n+r],e,esize]<7:0>);
         result = Int(Elem[D[m+r],e,esize], unsigned) << shift;
         Elem[D[d+r],e,esize] = result<esize-1:0>;}
F6.1.203 VSHLL

Vector Shift Left Long takes each element in a doubleword vector, left shifts them by an immediate value, and places the results in a quadword vector.

The operand elements can be:

- 8-bit, 16-bit, or 32-bit signed integers.
- 8-bit, 16-bit, or 32-bit unsigned integers.
- 8-bit, 16-bit, or 32-bit untyped integers, maximum shift only.

The result elements are twice the length of the operand elements.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

VSHLL{<c>}{<q>}.<type><size> <Qd>, <Dm>, #<imm>

| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 12|11 10 9 8 | 7 6 5 4 | 3 0 |
|-------------|-------------|-------------|-----|-----|-------------|-----|
| 1 1 1 1 0 0 1 | U | 1 | D | imm6 | Vd | 1 0 1 0 | 0 | 0 | M | 1 | Vm |

A1 variant

Applies when imm6 != 000xxx.

VSHLL{<c>}{<q>}.<type><size> <Qd>, <Dm>, #<imm>

Decode for this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if Vd<0> == '1' then UNDEFINED;
case imm6 of
  when '001xxx' esize = 8; elements = 8; shift_amount = UInt(imm6) - 8;
  when '01xxxx' esize = 16; elements = 4; shift_amount = UInt(imm6) - 16;
  when '1xxxxx' esize = 32; elements = 2; shift_amount = UInt(imm6) - 32;
if shift_amount == 0 then SEE VMOVL;
unsigned = (U == '1');
d = UInt(D:Vd);
m = UInt(M:Vm);

A2

VSHLL{<c>}{<q>}.<type><size> <Qd>, <Dm>, #<imm>

| 31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 | 7 6 5 4 | 3 0 |
|-------------|-------------|-------------|-------------|-----|-----|-----|-----|-----|
| 1 1 1 1 0 0 1 | 1 | 1 | size | 1 0 | Vd | 0 | 1 | 1 | 0 | 0 | M | 0 | Vm |

A2 variant

VSHLL{<c>}{<q>}.<type><size> <Qd>, <Dm>, #<imm>

Decode for this encoding

if size == '01' || Vd<0> == '1' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize; shift_amount = esize;
unsigned = FALSE; // Or TRUE without change of functionality
d = UInt(D:Vd);
m = UInt(M:Vm);
T1

| 15 14 13 12| 11 10 9 8 | 7 6 5 | 0 | 15 12| 11 10 9 8 | 7 6 5 4 | 3 | 0 |
|--------------|-----------|---|---|---|--------------|-----------|---|---|---|
| 1 1 1 U 1 1 1 1 | D | imm6 | Vd | 1 0 1 0 | 0 0 | M | 1 | Vm |

T1 variant

Applies when imm6 != 000xxx.

\[
\text{VSHLL\{<c>\}{<q>\}.<type><size> <Qd>, <Dm>, #<imm>}
\]

Decode for this encoding

1. if imm6 == '000xxx' then SEE "Related encodings";
2. if Vd<0> == '1' then UNDEFINED;
3. case imm6 of
   - when '001xxx' esize = 8; elements = 8; shift_amount = UInt(imm6) - 8;
   - when '01xxxx' esize = 16; elements = 4; shift_amount = UInt(imm6) - 16;
   - when '1xxxxx' esize = 32; elements = 2; shift_amount = UInt(imm6) - 32;
4. if shift_amount == 0 then SEE VMOVL;
5. unsigned = (U == '1'); d = UInt(D:Vd); m = UInt(M:Vm);

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 1 1</td>
<td>D 1 1</td>
<td>size 1 0</td>
<td>Vd</td>
<td>0 0 1 1 0</td>
<td>0</td>
<td>M</td>
<td>0</td>
<td>Vm</td>
<td></td>
</tr>
</tbody>
</table>

T2 variant

\[
\text{VSHLL\{<c>\}{<q>\}.<type><size> <Qd>, <Dm>, #<imm>}
\]

Decode for this encoding

1. if size == '11' | Vd<0> == '1' then UNDEFINED;
2. esize = 8 << UInt(size); elements = 64 DIV esize; shift_amount = esize;
3. unsigned = FALSE; // Or TRUE without change of functionality
4. d = UInt(D:Vd); m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

\(<c>\) For encoding A1 and A2: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<\text{type}>\) The data type for the elements of the operand. It must be one of:

- \(S\) Signed. In encoding T1/A1, encoded as U = 0.
- \(U\) Unsigned. In encoding T1/A1, encoded as U = 1.
- \(I\) Untyped integer, Available only in encoding T2/A2.
The data size for the elements of the operand. The following table shows the permitted values and their encodings:

<table>
<thead>
<tr>
<th>&lt;size&gt;</th>
<th>Encoding T1/A1</th>
<th>Encoding T2/A2</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Encoded as imm6&lt;5:3&gt; = 0b001</td>
<td>Encoded as size = 0b00</td>
</tr>
<tr>
<td>16</td>
<td>Encoded as imm6&lt;5:4&gt; = 0b01</td>
<td>Encoded as size = 0b01</td>
</tr>
<tr>
<td>32</td>
<td>Encoded as imm6&lt;5&gt; = 1</td>
<td>Encoded as size = 0b10</td>
</tr>
</tbody>
</table>

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<imm> The immediate value. <imm> must lie in the range 1 to <size>, and:

- If <size> == <imm>, the encoding is T2/A2.
- Otherwise, the encoding is T1/A1, and:
  - If <size> == 8, <imm> is encoded in imm6<2:0>.
  - If <size> == 16, <imm> is encoded in imm6<3:0>.
  - If <size> == 32, <imm> is encoded in imm6<4:0>.

**Operation for all encodings**

```c
if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for e = 0 to elements-1
    result = Int(Elem[Din[m],e,esize], unsigned) << shift_amount;
    Elem[Q[d>>1],e,2*esize] = result<2*esize-1:0>;
```

F6.1.204 VSHR

Vector Shift Right takes each element in a vector, right shifts them by an immediate value, and places the truncated results in the destination vector. For rounded results, see VRSHR.

The operand and result elements must be the same size, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28 | 27 26 25 24 | 23 22 21 | 16 | 15 | 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 |
|-------------|-------------|-------------|-----|-----|-----|-------------|-----|-----|-----|-----|-----|
| 1 1 1 1 0 0 1 | U | 1 | D | imm6 | Vd | 0 0 0 0 | L | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 0.

VSHR{<c>}{<q>}{<type><size> {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 1.

VSHR{<c>}{<q>}{<type><size> {<Qd>,} <Qm>, #<imm>

Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm of
  when '0001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '001xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '01xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  when '1xxxxxx' esize = 64; elements = 1; shift_amount = 64 - UInt(imm6);
  unsigned = (U == '1'); d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12 | 11 10 9 8 | 7 6 5 | 0 | 15 | 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 |
|-------------|-------------|-----|-----|-----|-----|-------------|-----|-----|-----|-----|-----|
| 1 1 1 | U | 1 | 1 | 1 | 1 | D | imm6 | Vd | 0 0 0 0 | L | Q | M | 1 | Vm |

64-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 0.

VSHR{<c>}{<q>}{<type><size> {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !(imm6 == 000xxx && L == 0) && Q == 1.

VSHR{<c>}{<q>}{<type><size> {<Qd>,} <Qm>, #<imm>
Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
    when '0001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
    when '001xxxx'  esize = 16; elements = 4;  shift_amount = 32 - UInt(imm6);
    when '01xxxxx'  esize = 32; elements = 2;  shift_amount = 64 - UInt(imm6);
    when '1xxxxxx'  esize = 64; elements = 1;  shift_amount = 64 - UInt(imm6);
unsigned = (U == '1');  d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<q> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
    For encoding T1: see Standard assembler syntax fields on page F2-2406.
</q>

<type> Is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
S when U = 0
U when U = 1

<size> Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
8 when L = 0, imm6<5:3> = 001
16 when L = 0, imm6<5:3> = 01x
32 when L = 0, imm6<5:3> = 1xx
64 when L = 1, imm6<5:3> = xxx

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<imm> Is an immediate value, in the range 1 to <size>, encoded in the "imm6" field as <size> - <imm>.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            result = Int(Elem[D[m+r],e,esize], unsigned) >> shift_amount;
            Elem[D[r],e,esize] = result<esize-1:0>;
F6.1.205  VSHR (zero)

Vector Shift Right copies the contents of one SIMD register to another

This instruction is a pseudo-instruction of the VORR (register) instruction. This means that:

- The encodings in this description are named to match the encodings of VORR (register).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VORR (register) gives the operational pseudocode for this instruction.

A1

| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 |0 0 1 |0 |D |1 0 |Vn |Vd |0 0 0 1 |N |Q |M 1 |Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VSHR{<c>}{<q>}.<dt> <Dd>, <Dm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Dd>, <Dm>, <Dm>

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.

VSHR{<c>}{<q>}.<dt> <Qd>, <Qm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Qd>, <Qm>, <Qm>

and is never the preferred disassembly.

T1

| 15 14 13 12|11 10 9 8 |7 6 5 4 |3 0 |15 12|11 10 9 8 |7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 |1 1 1 1 |0 |D |1 0 |Vn |Vd |0 0 0 1 |N |Q |M 1 |Vm |

64-bit SIMD vector variant

Applies when Q == 0.

VSHR{<c>}{<q>}.<dt> <Dd>, <Dm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Dd>, <Dm>, <Dm>

and is never the preferred disassembly.

128-bit SIMD vector variant

Applies when Q == 1.
VSHR{<c>}{<q>}.<dt> <Qd>, <Qm>, #0

is equivalent to

VORR{<c>}{<q>}{.<dt>} <Qd>, <Qm>, <Qm>

and is never the preferred disassembly.

Assembler symbols

<<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<<q> See Standard assembler syntax fields on page F2-2406.

<dt> Is the data type for the elements of the vectors, and must be one of: S8, S16, S32, S64, U8, U16, U32 or U64.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "N:Vn" and "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "N:Vn" and "M:Vm" field.

Operation for all encodings

The description of VORR (register) gives the operational pseudocode for this instruction.
F6.1.206   VSHRN

Vector Shift Right Narrow takes each element in a vector, right shifts them by an immediate value, and places the truncated results in the destination vector. For rounded results, see VRSHRN.

The operand elements can be 16-bit, 32-bit, or 64-bit integers. There is no distinction between signed and unsigned integers. The destination elements are half the size of the source elements.

Depending on settings in the CPACR, NSACR, and HPCTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 12|11 10 9 8 | 7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 1 0 0 1 0 1 D | imm6 | Vd | 1 0 0 0 0 | 0 M | 1 Vm |

A1 variant

Applies when imm6 ! 000xxx.

VSHRN{<c>}{<q>}.I<size> <Dd>, <Qm>, #<imm>

Decode for this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if Vm<0> == '1' then UNDEFINED;
case imm6 of
  when '001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '01xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '1xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  d = UInt(D:Vd); m = UInt(M:Vm);

T1

| 15 14 13 12|11 10 9 8 | 7 6 5 | 0 | 15 12|11 10 9 8 | 7 6 5 4 |3 0 |
|---|---|---|---|---|---|---|---|---|---|
| 1 1 1 0 1 1 1 1 D | imm6 | Vd | 1 0 0 0 0 | 0 M | 1 Vm |

T1 variant

Applies when imm6 ! 000xxx.

VSHRN{<c>}{<q>}.I<size> <Dd>, <Qm>, #<imm>

Decode for this encoding

if imm6 == '000xxx' then SEE "Related encodings";
if Vm<0> == '1' then UNDEFINED;
case imm6 of
  when '001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '01xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '1xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  d = UInt(D:Vd); m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.
Assembler symbols

<> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<size> Is the data size for the elements of the vectors, encoded in the "imm6<5:3>" field. It can have the following values:
16 when imm6<5:3> = 001
32 when imm6<5:3> = 01x
64 when imm6<5:3> = 1xx

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<imm> Is an immediate value, in the range 1 to <size>/2, encoded in the "imm6" field as <size>/2 - <imm>.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        result = LSR(Elem[Qin|m>>1],e,2*esize], shift_amount);
        Elem[D[d],e,esize] = result<esize-1:0>;}
F6.1.207 VSHRN (zero)

Vector Shift Right Narrow takes each element in a vector, right shifts them by an immediate value, and places the truncated results in the destination vector.

This instruction is a pseudo-instruction of the VMOVN instruction. This means that:

- The encodings in this description are named to match the encodings of VMOVN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VMOVN gives the operational pseudocode for this instruction.

A1

```
[31 30 29 28|27 26 25 24|23 22 21 20|19 18 17 16|15 12|11 10 9 8 | 7 6 5 4 | 3 0]
 1 1 1 1 0 0 1 1 1 D 1 1 size 1 0 Vd 0 0 1 0 0 0 M 0 Vm
```

**A1 variant**

VSHRN{<c>}{<q>}.<dt> <Dd>, <Qm>, #0

is equivalent to

VMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

and is never the preferred disassembly.

T1

```
[15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 2 1 0|15 12|11 10 9 8 | 7 6 5 4 | 3 0]
 1 1 1 1 1 1 1 1 D 1 1 size 1 0 Vd 0 0 1 0 0 0 M 0 Vm
```

**T1 variant**

VSHRN{<c>}{<q>}.<dt> <Dd>, <Qm>, #0

is equivalent to

VMOVN{<c>}{<q>}.<dt> <Dd>, <Qm>

and is never the preferred disassembly.

**Assembler symbols**

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- `<q>` See Standard assembler syntax fields on page F2-2406.

- `<dt>` Is the data type for the elements of the operand, encoded in the "size" field. It can have the following values:
  - I16 when size = 00
  - I32 when size = 01
  - I64 when size = 10

The encoding size = 11 is reserved.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

The description of VMOVN gives the operational pseudocode for this instruction.
F6.1.208  **VSLI**

Vector Shift Left and Insert takes each element in the operand vector, left shifts them by an immediate value, and inserts the results in the destination vector. Bits shifted out of the left of each element are lost.

The elements must all be the same size, and can be 8-bit, 16-bit, 32-bit, or 64-bit. There is no distinction between data types.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support on page G1-3881.*

### A1

| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 | 12|11 10 9 | 8|7 6 5 | 4|3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1| 1| 1| 0| 0| 1| 1| D | imm6 | Vd | 0| 1| 0| L | Q | M | 1 | Vm |

**64-bit SIMD vector variant**

Applies when !(imm6 == 000xxx && L == 0) && Q == 0.

VSLI{<c>}{<q>}.<size> {<Dd>,} <Dm>, #<imm>

**128-bit SIMD vector variant**

Applies when !(imm6 == 000xxx && L == 0) && Q == 1.

VSLI{<c>}{<q>}.<size> {<Qd>,} <Qm>, #<imm>

**Decode for all variants of this encoding**

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;

```plaintext
case L:imm6 of
  when '0001xxx'  esize = 8;  elements = 8;  shift_amount = UInt(imm6) - 8;
  when '001xxxx'  esize = 16; elements = 4;  shift_amount = UInt(imm6) - 16;
  when '01xxxxx'  esize = 32; elements = 2;  shift_amount = UInt(imm6) - 32;
  when '1xxxxxx'  esize = 64; elements = 1;  shift_amount = UInt(imm6);
  d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;
```

### T1

| 15|14|13|12|11 10 9 | 8|7 6 5 | 4|3 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 1| 1| 1| 1| 1| 1| 1| D | imm6 | Vd | 0| 1| 0| L | Q | M | 1 | Vm |

**64-bit SIMD vector variant**

Applies when !(imm6 == 000xxx && L == 0) && Q == 0.

VSLI{<c>}{<q>}.<size> {<Dd>,} <Dm>, #<imm>

**128-bit SIMD vector variant**

Applies when !(imm6 == 000xxx && L == 0) && Q == 1.

VSLI{<c>}{<q>}.<size> {<Qd>,} <Qm>, #<imm>
Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
  when '0001xxx'  esize = 8;  elements = 8;  shift_amount = UInt(imm6) - 8;
  when '001xxxx'  esize = 16; elements = 4;  shift_amount = UInt(imm6) - 16;
  when '01xxxxx'  esize = 32; elements = 2;  shift_amount = UInt(imm6) - 32;
  when '1xxxxxx'  esize = 64; elements = 1;  shift_amount = UInt(imm6);
  d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<size> Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
  8  when L = 0, imm6<5:3> = 001
 16 when L = 0, imm6<5:3> = 01x
 32 when L = 0, imm6<5:3> = 1xx
 64 when L = 1, imm6<5:3> = xxx

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<imm> Is an immediate value, in the range 0 to <size>-1, encoded in the "imm6" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  mask = LSL(Ones(esize), shift_amount);
  for r = 0 to regs-1
    for e = 0 to elements-1
      shifted_op = LSL(Elem[D[m+r],e,esize], shift_amount);
      Elem[D[d+r],e,esize] = (Elem[D[d+r],e,esize] AND NOT(mask)) OR shifted_op;
F6.1.209 VSQRT

Square Root calculates the square root of the value in a floating-point register and writes the result to another floating-point register.

Depending on settings in the CPACR, NSACR, HCPR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Single-precision scalar variant

Applies when size == 10.

VSQRT{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VSQRT{<c>}{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

T1

Single-precision scalar variant

Applies when size == 10.

VSQRT{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VSQRT{<c>}{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if size != '1x' then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
case size of
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
Assembler symbols

<c>  See Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.

<s>d> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<s>m> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<d>d> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<d>m> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
  case esize of
    when 32  S[d] = FPSqrt(S[m], FPSCR);
    when 64  D[d] = FPSqrt(D[m], FPSCR);
F6.1.210   VSRA

Vector Shift Right and Accumulate takes each element in a vector, right shifts them by an immediate value, and accumulates the truncated results into the destination vector. For rounded results, see VRSRA.

The operand and result elements must all be the same type, and can be any one of:

- 8-bit, 16-bit, 32-bit, or 64-bit signed integers.
- 8-bit, 16-bit, 32-bit, or 64-bit unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support* on page G1-3881.

A1

| 31 30 29 28|27 26 25 24|23 22 21 | 16|15 |12|11 10 9 8| 7 6 5 4 3 0 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 1 1 1 1 0 0 1 |U |1 |D |imm6 | Vd |0 0 0 1 |L |Q |M |1 |Vm |

64-bit SIMD vector variant

Applies when !(imm6 == 0000xx & L == 0) & Q == 0.

VSRA{<c>}{<q>}.<type><size> {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !(imm6 == 0000xx & L == 0) & Q == 1.

VSRA{<c>}{<q>}.<type><size> {<Qd>,} <Qm>, #<imm>

Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm of
  when '0001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '001xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '01xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  when '1xxxxxx' esize = 64; elements = 1; shift_amount = 64 - UInt(imm6);
unsigned = (U == '1'); d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1

| 15 14 13 12|11 10 9 8| 7 6 5  | | 0 |15 |12|11 10 9 8| 7 6 5 4 3 0 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 1 1 1 |U |1 1 1 1 |D |imm6 | Vd |0 0 0 1 |L |Q |M |1 |Vm |

64-bit SIMD vector variant

Applies when !(imm6 == 0000xx & L == 0) & Q == 0.

VSRA{<c>}{<q>}.<type><size> {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !(imm6 == 0000xx & L == 0) & Q == 1.

VSRA{<c>}{<q>}.<type><size> {<Qd>,} <Qm>, #<imm>
Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
  when '0001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
  when '001xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
  when '01xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
  when '1xxxxxx' esize = 64; elements = 1; shift_amount = 64 - UInt(imm6);

unsigned = (U == '1');
d = UInt(D:Vd);
m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<q>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<type>
Is the data type for the elements of the vectors, encoded in the "U" field. It can have the following values:
S when U = 0
U when U = 1

<size>
Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
8 when L = 0, imm6<5:3> = 001
16 when L = 0, imm6<5:3> = 01x
32 when L = 0, imm6<5:3> = 1xx
64 when L = 1, imm6<5:3> = xxx

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

<imm>
Is an immediate value, in the range 1 to <size>, encoded in the "imm6" field as <size> - <imm>.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
  for e = 0 to elements-1
    result = Int(Elem[D[m+r],e,esize], unsigned) >> shift_amount;
    Elem[D[d+r],e,esize] = Elem[D[d+r],e,esize] + result;
F6.1.211 VSRI

Vector Shift Right and Insert takes each element in the operand vector, right shifts them by an immediate value, and inserts the results in the destination vector. Bits shifted out of the right of each element are lost.

The elements must all be the same size, and can be 8-bit, 16-bit, 32-bit, or 64-bit. There is no distinction between data types.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support on page G1-3881*.

**A1**

64-bit SIMD vector variant

Applies when !((imm6 == 000xxx)) & (L == 0) & Q == 0.

VSRI{<c>}{<q>}.{size} {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !((imm6 == 000xxx)) & (L == 0) & Q == 1.

VSRI{<c>}{<q>}.{size} {<Qd>,} <Qm>, #<imm>

**Decode for all variants of this encoding**

if (L:imm6) == '0000xxx' then SEE "Related encodings";

if Q == '1' & (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;

case L:imm6 of
when '0001xxx' esize = 8; elements = 8; shift_amount = 16 - UInt(imm6);
when '001xxxx' esize = 16; elements = 4; shift_amount = 32 - UInt(imm6);
when '01xxxxx' esize = 32; elements = 2; shift_amount = 64 - UInt(imm6);
when '1xxxxxx' esize = 64; elements = 1; shift_amount = 64 - UInt(imm6);

d = UInt(D:Vd); m = UInt(M:Vm);
reg = if Q == '0' then 1 else 2;

**T1**

64-bit SIMD vector variant

Applies when !((imm6 == 000xxx)) & (L == 0) & Q == 0.

VSRI{<c>}{<q>}.{size} {<Dd>,} <Dm>, #<imm>

128-bit SIMD vector variant

Applies when !((imm6 == 000xxx)) & (L == 0) & Q == 1.

VSRI{<c>}{<q>}.{size} {<Qd>,} <Qm>, #<imm>
Decode for all variants of this encoding

if (L:imm6) == '0000xxx' then SEE "Related encodings";
if Q == '1' \& (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
case L:imm6 of
   when '0001xxx'  esize = 8;  elements = 8;  shift_amount = 16 - UInt(imm6);
   when '001xxxx'  esize = 16; elements = 4;  shift_amount = 32 - UInt(imm6);
   when '01xxxxx'  esize = 32; elements = 2;  shift_amount = 64 - UInt(imm6);
   when '1xxxxxx'  esize = 64; elements = 1;  shift_amount = 64 - UInt(imm6);
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Notes for all encodings

Related encodings: See Advanced SIMD one register and modified immediate on page F3-2460 for the T32 instruction set, or Advanced SIMD one register and modified immediate on page F4-2547 for the A32 instruction set.

Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.
<q>
See Standard assembler syntax fields on page F2-2406.
<size>
Is the data size for the elements of the vectors, encoded in the "L:imm6<5:3>" field. It can have the following values:
  8  when L = 0, imm6<5:3> = 001
  16 when L = 0, imm6<5:3> = 01x
  32 when L = 0, imm6<5:3> = 1xx
  64 when L = 1, imm6<5:3> = xxx
<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<DD>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<DM>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
<imm>
Is an immediate value, in the range 1 to <size>, encoded in the "imm6" field as <size> - <imm>.

Operation for all encodings

if ConditionPassed() then
   EncodingSpecificOperations();  CheckAdvSIMDEnabled();
   mask = LSR(Ones(esize), shift_amount);
   for r = 0 to regs-1
      for e = 0 to elements-1
         shifted_op = LSR(Elem[D[m+r],e,esize], shift_amount);
         Elem[D[d+r],e,esize] = (Elt(Elem[D[d+r],e,esize] AND NOT(mask)) OR shifted_op);
F6.1.212   VST1 (single element from one lane)

Store single element from one lane of one register stores one element to memory from one element of a register. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8 7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 1</td>
<td>D 0 0</td>
<td>Rn</td>
<td>Vd</td>
<td>1=11</td>
<td>0 0</td>
<td>index_align</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

Offset variant

Applies when Rm == 1111.

VSTI{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>]

Post-indexed variant

Applies when Rm == 1101.

VSTI{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>]!

Post-indexed variant

Applies when Rm != 11x1.

VSTI{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>], <Rm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
case size of
when '00'
    if index_align<0> != '0' then UNDEFINED;
ebytes = 1;  index = UInt(index_align<3:1>);  alignment = 1;
when '01'
    if index_align<1> != '0' then UNDEFINED;
ebytes = 2;  index = UInt(index_align<3:2>);
alignment = if index_align<0> == '0' then 1 else 2;
when '10'
    if index_align<2> != '0' then UNDEFINED;
    if index_align<1:0> != '00' && index_align<1:0> != '11' then UNDEFINED;
ebytes = 4;  index = UInt(index_align<3>);
alignment = if index_align<1:0> == '00' then 1 else 4;
d = UInt(D:Vd);  n = UInt(Rn);  m = UInt(Rm);
wback = (m != 15));  register_index = (m != 15 & m != 13);
if n == 15 then UNPREDICTABLE;

T1

| 15 14 13 12|11 10 9 8 7 | 6 5 4 | 3 | 0 | 15 12|11 10 9 8 7 | 4 | 3 | 0 |
|-------------|-----------|-------------|---|---|----------------|---|---|---|
| 1 1 1 1 0 0 1 1 | D 0 0 | Rn | Vd | 1=11 | 0 0 | index_align | Rm |

Offset variant

Applies when Rm == 1111.
VST1{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

Post-indexed variant
Applies when Rm == 1101.
VST1{<c>}{<q>}.<size> <list>, [Rn{:<align}>]!

Post-indexed variant
Applies when Rm != 11x1.
VST1{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>], <Rm>

Decode for all variants of this encoding
if size == '11' then UNDEFINED;
case size of
when '00'
  if index_align<0> != '0' then UNDEFINED;
  ebytes = 1; index = UInt(index_align<3:1>); alignment = 1;
when '01'
  if index_align<1> != '0' then UNDEFINED;
  ebytes = 2; index = UInt(index_align<3:2>);
  alignment = if index_align<0> == '0' then 1 else 2;
when '10'
  if index_align<2> != '0' then UNDEFINED;
  if index_align<1:0> != '00' && index_align<1:0> != '11' then UNDEFINED;
  ebytes = 4; index = UInt(index_align<3>);
  alignment = if index_align<1:0> == '00' then 1 else 4;
d = UInt(D:Vd); n = UInt(Rn); m = UInt(Rm);
wback = (m != 15); register_index = (m != 15 && m != 13);
if n == 15 then UNPREDICTABLE;

Notes for all encodings
For more information about the CONstrained UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<e> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<size> Is the data size, encoded in the "size" field. It can have the following values:
8 when size = 00
16 when size = 01
32 when size = 10

<List> Is a list containing the single 64-bit name of the SIMD&FP register holding the element. The list must be { <Dd>[<index>] }. The register <Dd> is encoded in the "D:Vd" field. The permitted values and encoding of <index> depend on <size>:
<size> == 8 <index> is in the range 0 to 7, encoded in the "index_align<3:1>" field.
<size> == 16 <index> is in the range 0 to 3, encoded in the "index_align<3:2>" field.
<size> == 32 <index> is 0 or 1, encoded in the "index_align<3>" field.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.
When `<size> == 8`, `<align>` must be omitted, otherwise it is the optional alignment. Whenever `<align>` is omitted, the standard alignment is used, see *Unaligned data access on page E2-2323*, and the encoding depends on `<size>`:

- `<size> == 8` Encoded in the "index_align<0>" field as 0.
- `<size> == 16` Encoded in the "index_align<1:0>" field as 0b00.
- `<size> == 32` Encoded in the "index_align<2:0>" field as 0b000.

Whenever `<align>` is present, the permitted values and encoding depend on `<size>`:

- `<size> == 16` `<align>` is 16, meaning 16-bit alignment, encoded in the "index_align<1:0>" field as 0b01.
- `<size> == 32` `<align>` is 32, meaning 32-bit alignment, encoded in the "index_align<2:0>" field as 0b011.

`: ` is the preferred separator before the `<align>` value, but the alignment can be specified as @<align>, see *The Advanced SIMD addressing mode on page F2-2427*.

`<Rm>`

Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see *The Advanced SIMD addressing mode on page F2-2427*.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n]; iswrite = TRUE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    MemU[address,ebytes] = Elem[D[d],index];
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + ebytes;
```
F6.1.213   VST1 (multiple single elements)

Store multiple single elements from one, two, three, or four registers stores elements to memory from one, two, three, or four registers, without interleaving. Every element of each register is stored. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12|11  8| 7  6  5  4| 3  0 |
| 1 1 1 1 0 1 0 0| D 0 0| Rn | Vd | x x 1 x| size | align | Rm |
```

**Offset variant**

Applies when \( Rm = 1111 \).

\( \text{VST1}{<c>}{<q>}.<size> \langle \text{list} \rangle, \langle \text{Rn}\rangle :<\text{align}> \)

**Post-indexed variant**

Applies when \( Rm = 1101 \).

\( \text{VST1}{<c>}{<q>}.<size> \langle \text{list} \rangle, \langle \text{Rn}\rangle :<\text{align}> ! \)

**Post-indexed variant**

Applies when \( Rm \neq 11x1 \).

\( \text{VST1}{<c>}{<q>}.<size> \langle \text{list} \rangle, \langle \text{Rn}\rangle :<\text{align}> \), \( Rm \)

**Decode for all variants of this encoding**

```
case type of
  when '0111'
    regs = 1; if align<1> == '1' then UNDEFINED;
    when '1010'
    regs = 2; if align == '11' then UNDEFINED;
    when '0110'
    regs = 3; if align<1> == '1' then UNDEFINED;
    when '0010'
    regs = 4;
  otherwise
    SEE "Related encodings";
  alignment = if align == '00' then 1 else 4 << UInt(align);
ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
d = UInt(D:Vd); n = UInt(Rn); m = UInt(Rm);
wback = (m != 15);
register_index = (m != 15 && m != 13);
if n == 15 || d+regs > 32 then UNPREDICTABLE;
```

**CONSTRAINED UNPREDICTABLE behavior**

If \( d+\text{regs} > 32 \), then one of the following behaviors must occur:

- The instruction is **UNDEFINED**.
- The instruction executes as **NOP**.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become **UNKNOWN**. If the instruction specifies writeback, then that register becomes **UNKNOWN**. This behavior does not affect any other memory locations.
T1

Offset variant
Applies when Rm == 1111.
VST1{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>]

Post-indexed variant
Applies when Rm == 1101.
VST1{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>]!

Post-indexed variant
Applies when Rm != 11x1.
VST1{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>], Rm

Decode for all variants of this encoding

\[
\text{case type of}
\begin{align*}
\text{when '0111'} & : \text{regs} = 1; \text{if align}<1> = '1' \text{ then UNDEFINED;}
\text{when '1010'} & : \text{regs} = 2; \text{if align = '11' then UNDEFINED;}
\text{when '0110'} & : \text{regs} = 3; \text{if align}<1> = '1' \text{ then UNDEFINED;}
\text{when '0010'} & : \text{regs} = 4;
\text{otherwise}
\end{align*}
\]

alignment = if align = '00' then 1 else 4 << UInt(align);
ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
d = UInt(D:Vd); n = UInt(Rn); m = UInt(Rm);
wback = (m != 15); register_index = (m != 15 && m != 13);
if n == 15 || d+regs > 32 then UNPREDICTABLE;

CONSTRUANCED UNPREDICTABLE behavior
If d+regs > 32, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

Notes for all encodings

For more information about the CONSTRUANCED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VST1 (multiple single elements) on page K1-5472.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
Assembler symbols

\(<c>\)

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\)

See Standard assembler syntax fields on page F2-2406.

\(<\text{size}>\)

Is the data size, encoded in the "size" field. It can have the following values:

- \(8\) when \(\text{size} = 00\)
- \(16\) when \(\text{size} = 01\)
- \(32\) when \(\text{size} = 10\)
- \(64\) when \(\text{size} = 11\)

\(<\text{list}>\)

Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:

- \{ <Dd> \}
  - Encoded in the "type" field as \(0b0111\).
- \{ <Dd>, <Dd+1> \}
  - Encoded in the "type" field as \(0b1010\).
- \{ <Dd>, <Dd+1>, <Dd+2> \}
  - Encoded in the "type" field as \(0b0110\).
- \{ <Dd>, <Dd+1>, <Dd+2>, <Dd+3> \}
  - Encoded in the "type" field as \(0b0010\).

The register \(Dd\) is encoded in the "D:Vd" field.

\(<Rn>\)

Is the general-purpose base register, encoded in the "Rn" field.

\(<\text{align}>\)

Is the optional alignment. Whenever \(<\text{align}>\) is omitted, the standard alignment is used, see Unaligned data access on page F2-2323, and is encoded in the "align" field as \(0b00\). Whenever \(<\text{align}>\) is present, the permitted values are:

- \(64\) 64-bit alignment, encoded in the "align" field as \(0b01\).
- \(128\) 128-bit alignment, encoded in the "align" field as \(0b10\). Available only if \(<\text{list}>\) contains two or four registers.
- \(256\) 256-bit alignment, encoded in the "align" field as \(0b11\). Available only if \(<\text{list}>\) contains four registers.

\(<Rm>\)

Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about \(<Rn>\), \(\&\), and \(<Rm>\), see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  address = R[n];  iswrite = TRUE;
  - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  for r = 0 to regs-1
    for e = 0 to elements-1
      if ebytes != 8 then
        MemU[address,ebytes] = Elem[D[d+r],e];
      else
        bits(64) data = Elem[D[d+r],e];
        MemU[address,4] = if BigEndian() then data<63:32> else data<31:0>;
        MemU[address+4,4] = if BigEndian() then data<31:0> else data<63:32>;
address = address + ebytes;
if wback then
  if register_index then
    R[n] = R[n] + R[m];
  else
    R[n] = R[n] + 8*regs;
F6.1.214 VST2 (single 2-element structure from one lane)

Store single 2-element structure from one lane of two registers stores one 2-element structure to memory from corresponding elements of two registers. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
| 31 30 29 28|27 26 25 24|23 22 21 20|19 16|15 12 11 10 9 8 7|4 3 0 |
|---|---|---|---|---|---|---|---|
| 1 1 1 1| 0| 1| 0| 1| 0| 0| Rn |
| 1| 0| 0| Vd |
| 0 0| 1 1| 0| 1| index_align |
| 0| Rm |
```

Offset variant

Applies when \( Rm = 1111 \).

\[ \text{VST2}\{<c>\}{<q>}.<\text{size}> \text{ <list>}, \text{[<Rn>:{<align>}]}} \]

Post-indexed variant

Applies when \( Rm = 1101 \).

\[ \text{VST2}\{<c>\}{<q>}.<\text{size}> \text{ <list>}, \text{[<Rn>:{<align>}]}}! \]

Post-indexed variant

Applies when \( Rm != 1111 \).

\[ \text{VST2}\{<c>\}{<q>}.<\text{size}> \text{ <list>}, \text{[<Rn>:{<align>}]}, \text{<Rm>}} \]

Decode for all variants of this encoding

if size == '11' then UNDEFINED;

if size == '00'

\( e\text{bytes} = 1; \text{ index} = \text{UInt}(\text{index}\_\text{align}<3:1>); \text{ inc} = 1; \text{ alignment} = \text{if index}\_\text{align}<0> == '0' \text{ then 1 else 2}; \)

if size == '01'

\( e\text{bytes} = 2; \text{ index} = \text{UInt}(\text{index}\_\text{align}<3:2>); \text{ inc} = \text{if index}\_\text{align}<1> == '0' \text{ then 1 else 2}; \text{ alignment} = \text{if index}\_\text{align}<0> == '0' \text{ then 1 else 4}; \)

if size == '10'

\( \text{alignment} = \text{if index}\_\text{align}<1> != '0' \text{ then UNDEFINED}; \text{ e\text{bytes} = 4; index} = \text{UInt}(\text{index}\_\text{align}<3>); \text{ inc} = \text{if index}\_\text{align}<2> == '0' \text{ then 1 else 2}; \text{ alignment} = \text{if index}\_\text{align}<0> == '0' \text{ then 1 else 8}; \)

\( d = \text{UInt}(D:Vd); \text{ d2 = d} + \text{ inc}; \text{ n = UInt(Rn); m = UInt(Rm); wback} = (m != 15); \text{ register\_index} = (m != 15 \&\& m != 13); \text{ if n == 15 || d2 > 31 then UNPREDICTABLE}; \)

CONSTRANDED UNPREDICTABLE behavior

If \( d2 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
• The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

T1

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>l=11</td>
<td>0</td>
</tr>
</tbody>
</table>
```

**Offset variant**

Applies when \( Rm == 1111 \).

\[ \text{VST2}\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align>}]} \]

**Post-indexed variant**

Applies when \( Rm == 1101 \).

\[ \text{VST2}\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>}]! \]

**Post-indexed variant**

Applies when \( Rm != 11x1 \).

\[ \text{VST2}\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>}], <Rm> \]

**Decode for all variants of this encoding**

if size == '11' then UNDEFINED;

case size of
  when '00'
    ebytes = 1; index = UInt(index_align<3:1>); inc = 1;
    alignment = if index_align<0> == '0' then 1 else 2;
  when '01'
    ebytes = 2; index = UInt(index_align<3:2>);
    inc = if index_align<1> == '0' then 1 else 2;
    alignment = if index_align<0> == '0' then 1 else 4;
  when '10'
    if index_align<1> != '0' then UNDEFINED;
    ebytes = 4; index = UInt(index_align<3>);
    inc = if index_align<2> == '0' then 1 else 2;
    alignment = if index_align<0> == '0' then 1 else 8;
  d = UInt(D:Vd); d2 = d + inc; n = UInt(Rn); m = UInt(Rm);
  wback = (m != 15);
  register_index = (m != 15 & m != 13);
if n == 15 || d2 > 31 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \( d2 > 31 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
Notes for all encodings

For more information about the CONSTRU ANGED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VST2 (single 2-element structure from one lane) on page K1-5473.

Assembler symbols

<>>&
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<>&
See Standard assembler syntax fields on page F2-2406.

<size>
Is the data size, encoded in the "size" field. It can have the following values:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>8</td>
</tr>
<tr>
<td>01</td>
<td>16</td>
</tr>
<tr>
<td>10</td>
<td>32</td>
</tr>
</tbody>
</table>

</list>
Is a list containing the 64-bit names of the two SIMD&FP registers holding the element. The list must be one of:

- \{ <Dd>[<index>], <Dd+1>[<index>] \}
  - Single-spaced registers, encoded as "spacing" = 0.
- \{ <Dd>[<index>], <Dd+2>[<index>] \}
  - Double-spaced registers, encoded as "spacing" = 1. Not permitted when \<size\> == 8.

The encoding of "spacing" depends on \<size>:

- \<size\> == 16: "spacing" is encoded in the "index_align<1>" field.
- \<size\> == 32: "spacing" is encoded in the "index_align<2>" field.

The register \<Dd> is encoded in the "D:Vd" field. The permitted values and encoding of \<index> depend on \<size>:

- \<size\> == 8: \<index> is in the range 0 to 7, encoded in the "index_align<3:1>" field.
- \<size\> == 16: \<index> is in the range 0 to 3, encoded in the "index_align<3:2>" field.
- \<size\> == 32: \<index> is 0 or 1, encoded in the "index_align<3>" field.

<rn>
Is the general-purpose base register, encoded in the "Rn" field.

<align>
Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and the encoding depends on \<size>:

- \<size\> == 8: Encoded in the "index_align<0>" field as 0.
- \<size\> == 16: Encoded in the "index_align<0>" field as 0.
- \<size\> == 32: Encoded in the "index_align<1:0>" field as 0b00.

Whenever <align> is present, the permitted values and encoding depend on \<size>:

- \<size\> == 8: <align> is 16, meaning 16-bit alignment, encoded in the "index_align<0>" field as 1.
- \<size\> == 16: <align> is 32, meaning 32-bit alignment, encoded in the "index_align<0>" field as 1.
- \<size\> == 32: <align> is 64, meaning 64-bit alignment, encoded in the "index_align<1:0>" field as 0b01.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.
<Rm> Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see *The Advanced SIMD addressing mode* on page F2-2427.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n]; iswrite = TRUE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    MemU[address, ebytes] = Elem[D[d], index];
    MemU[address+ebytes, ebytes] = Elem[D[d2], index];
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + 2*ebytes;
```
F6.1.215 VST2 (multiple 2-element structures)

Store multiple 2-element structures from two or four registers to memory, with interleaving. For more information, see Element and structure load/store instructions on page F1-2388. Every element of each register is saved. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

Offset variant

 Applies when \( \text{Rm} = 1111 \).

\[
\text{VST2}\{\langle c \rangle\}\{\langle q \rangle\}\{\langle \text{size} \rangle\} \langle \text{list} \rangle, [\langle \text{Rn} \rangle\{\langle \text{align} \rangle\}]
\]

Post-indexed variant

 Applies when \( \text{Rm} = 1101 \).

\[
\text{VST2}\{\langle c \rangle\}\{\langle q \rangle\}\{\langle \text{size} \rangle\} \langle \text{list} \rangle, [\langle \text{Rn} \rangle\{\langle \text{align} \rangle\}]!
\]

Post-indexed variant

 Applies when \( \text{Rm} \neq 1x1 \).

\[
\text{VST2}\{\langle c \rangle\}\{\langle q \rangle\}\{\langle \text{size} \rangle\} \langle \text{list} \rangle, [\langle \text{Rn} \rangle\{\langle \text{align} \rangle\}], \langle \text{Rm} \rangle
\]

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
case type of
  when '1000'
    regs = 1;  inc = 1;  if align == '11' then UNDEFINED;
  when '1001'
    regs = 1;  inc = 2;  if align == '11' then UNDEFINED;
  when '0011'
    regs = 2;  inc = 2;
  otherwise
    SEE "Related encodings";
  alignment = if align == '00' then 1 else 4 << UInt(align);
elbytes = 1 << UInt(size);  elements = 8 DIV ebytes;
d = UInt(D);  d2 = d + inc;  n = UInt(Rn);  m = UInt(Rm);
wback = (m != 15);  register_index = (m != 15 && m != 13);
if n == 15 || d2+regs > 32 then UNPREDICTABLE;

CONSTRANGED UNPREDICTABLE behavior

If d2+regs > 32, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
### T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8 7 6 5 4 3 0</th>
<th>12 11 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 1 0</td>
<td>D 0 0</td>
<td>Rn Vd x 0 x x size align Rm</td>
</tr>
<tr>
<td>type</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Offset variant

Applies when \( Rm == 1111 \).

\[
VST2\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>]!
\]

#### Post-indexed variant

Applies when \( Rm == 1101 \).

\[
VST2\{<c>\}{<q>}.<size> <list>, [<Rn>{:<align}>]!
\]

### Decode for all variants of this encoding

if size == '11' then UNDEFINED;

\[
\begin{align*}
\text{case type of} & \\
\text{when '1000'} & \\
\text{regs} = 1; \text{ inc} = 1; \text{ if align == '11' then UNDEFINED; } \\
\text{when '1001'} & \\
\text{regs} = 1; \text{ inc} = 2; \text{ if align == '11' then UNDEFINED; } \\
\text{when '0011'} & \\
\text{regs} = 2; \text{ inc} = 2; \\
\text{otherwise} & \\
\text{SEE "Related encodings";} \\
\end{align*}
\]

alignment = if align == '00' then 1 else 4 << UInt(align);

eybytes = 1 << UInt(size); elements = 8 DIV eybytes;
d = UInt(D::Vd); d2 = d + inc; n = UInt(Rn); m = UInt(Rm);

\[
\begin{align*}
wback & = (m != 15); \text{ register_index} = (m != 15 \&\& m != 13); \\
\text{if n == 15 || d2+regs > 32 then UNPREDICTABLE;} & \\
\end{align*}
\]

#### CONSTRAINED UNPREDICTABLE behavior

If \( d2+regs > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly \textit{VST2 (multiple 2-element structures)} on page K1-5472.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
Assembler symbols

\(<c>\) For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\) See Standard assembler syntax fields on page F2-2406.

\(<s>ize>\) Is the data size, encoded in the "size" field. It can have the following values:

- 8 when size = 00
- 16 when size = 01
- 32 when size = 10

The encoding size = 11 is reserved.

\(<l>ist>\) Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:

- \{ <Dd>, <Dd+1> \} Single-spaced registers, encoded in the "type" field as 0b1000.
- \{ <Dd>, <Dd+2> \} Double-spaced registers, encoded in the "type" field as 0b1001.
- \{ <Dd>, <Dd+1>, <Dd+2>, <Dd+3> \} Single-spaced registers, encoded in the "type" field as 0b0011.

The register <Dd> is encoded in the "D:Vd" field.

\(<Rn>\) Is the general-purpose base register, encoded in the "Rn" field.

\(<align>\) Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and is encoded in the "align" field as 0b00. Whenever <align> is present, the permitted values are:

- 64 64-bit alignment, encoded in the "align" field as 0b01.
- 128 128-bit alignment, encoded in the "align" field as 0b10.
- 256 256-bit alignment, encoded in the "align" field as 0b11. Available only if <list> contains four registers.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

\(<Rm>\) Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n]; iswrite = TRUE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    for r = 0 to regs-1
        for e = 0 to elements-1
            MemU[address, ebytes] = Elem[D[d+r], e];
            MemU[address+ebytes, ebytes] = Elem[D[d2+r], e];
            address = address + 2*ebytes;
        if wback then
            if register_index then
                R[n] = R[n] + R[m];
            else
                R[n] = R[n] + 16*regs;
F6.1.216 **VST3 (single 3-element structure from one lane)**

Store single 3-element structure from one lane of three registers stores one 3-element structure to memory from corresponding elements of three registers. For details of the addressing mode see *The Advanced SIMD addressing mode on page F2-2427*.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support on page G1-3881*.

**A1**

```
<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>l=11</td>
<td>1 0</td>
<td>index_align</td>
</tr>
</tbody>
</table>

**Offset variant**

Applies when Rm == 1111.

VST3{<c>}{<q>}.<size> <list>, [Rn]

**Post-indexed variant**

Applies when Rm == 1101.

VST3{<c>}{<q>}.<size> <list>, [Rn]!

**Post-indexed variant**

Applies when Rm != 11x1.

VST3{<c>}{<q>}.<size> <list>, [Rn], Rm

**Decode for all variants of this encoding**

if size == '11' then UNDEFINED;

<table>
<thead>
<tr>
<th>case size of</th>
</tr>
</thead>
</table>

when '00'

if index_align<0> != '0' then UNDEFINED;

ebytes = 1; index = UInt(index_align<3:1>); inc = 1;

when '01'

if index_align<0> != '0' then UNDEFINED;

ebytes = 2; index = UInt(index_align<3:2>);

inc = if index_align<1:0> == '0' then 1 else 2;

when '10'

if index_align<1:0> != '00' then UNDEFINED;

ebytes = 4; index = UInt(index_align<3>);

inc = if index_align<2> == '0' then 1 else 2;

d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; n = UInt(Rn); m = UInt(Rm);

wback = (m != 15); register_index = (m != 15 & m != 13);

if n == 15 || d3 > 31 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If d3 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.

- The instruction executes as NOP.

- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
T1

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>l=11</td>
</tr>
</tbody>
</table>

### Offset variant

Applies when \( Rm = 1111 \).

\[
VST3\{<c>\}{<q>}.<size>\ <list>, [<Rn>]
\]

### Post-indexed variant

Applies when \( Rm = 1101 \).

\[
VST3\{<c>\}{<q>}.<size>\ <list>, [<Rn>]!
\]

### Post-indexed variant

Applies when \( Rm \neq 11x1 \).

\[
VST3\{<c>\}{<q>}.<size>\ <list>, [<Rn>], <Rm>
\]

#### Decode for all variants of this encoding

if size == '11' then UNDEFINED;

case size of

when '00'

if index_align<0> != '0' then UNDEFINED;

\[
ebytes = 1; \ index = \text{UInt}(\text{index}_\text{align}<3:1>); \ inc = 1;
\]

when '01'

if index_align<0> != '0' then UNDEFINED;

\[
ebytes = 2; \ index = \text{UInt}(\text{index}_\text{align}<3:2>); \ inc = \text{if index}_\text{align}<1> == '0' \text{ then } 1 \text{ else } 2;
\]

when '10'

if index_align<1:0> != '00' then UNDEFINED;

\[
ebytes = 4; \ index = \text{UInt}(\text{index}_\text{align}<3>); \ inc = \text{if index}_\text{align}<2> == '0' \text{ then } 1 \text{ else } 2;
\]

\[
d = \text{UInt}(D:Vd); \ d2 = d + \text{inc}; \ d3 = d2 + \text{inc}; \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
\]

wback = (m != 15) && register_index = (m != 15 && m != 13);

if n == 15 || d3 > 31 then UNPREDICTABLE;

### CONSTRAINED UNPREDICTABLE behavior

If \( d3 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

#### Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly \( VST3 \) (single 3-element structure from one lane) on page K1-5473.
Assembler symbols

<
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

>
See Standard assembler syntax fields on page F2-2406.

<size>
Is the data size, encoded in the "size" field. It can have the following values:
8 when size = 00
16 when size = 01
32 when size = 10

<size>
Is the data size, encoded in the "size" field. It can have the following values:
8 when size = 00
16 when size = 01
32 when size = 10

<list>
Is a list containing the 64-bit names of the three SIMD&FP registers holding the element. The list must be one of:
{ <Dd>[<index>], <Dd+1>[<index>], <Dd+2>[<index>] }
Single-spaced registers, encoded as "spacing" = 0.
{ <Dd>[<index>], <Dd+2>[<index>], <Dd+4>[<index>] }
Double-spaced registers, encoded as "spacing" = 1. Not permitted when <size> == 8.

The encoding of "spacing" depends on <size>:
<size> == 8 "spacing" is encoded in the "index_align<0>" field.
<size> == 16 "spacing" is encoded in the "index_align<1>" field, and "index_align<0>" is set to 0.
<size> == 32 "spacing" is encoded in the "index_align<2>" field, and "index_align<1:0>" is set to 0b00.

The register <Dd> is encoded in the "D:Vd" field. The permitted values and encoding of <index> depend on <size>:
<size> == 8 <index> is in the range 0 to 7, encoded in the "index_align<3:1>" field.
<size> == 16 <index> is in the range 0 to 3, encoded in the "index_align<3:2>" field.
<size> == 32 <index> is 0 or 1, encoded in the "index_align<3>" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.

<Rm>
Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Alignment

Standard alignment rules apply, see Alignment support on page B2-76.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  address = R[n];
  MemU[address, ebytes] = Elem[D[d], index];
  MemU[address+ebytes, ebytes] = Elem[D[d2], index];
  MemU[address+2*ebytes, ebytes] = Elem[D[d3], index];
  if wback then
    if register_index then

_iss10775_
\[
\begin{align*}
R[n] & = R[n] + R[m]; \\
\text{else} & \\
R[n] & = R[n] + 3\times\text{bytes};
\end{align*}
\]
F6.1.217   VST3 (multiple 3-element structures)

Store multiple 3-element structures from three registers to memory from three registers, with interleaving. For more information, see Element and structure load/store instructions on page F1-2388. Every element of each register is saved. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| [31 30 29 28][27 26 25 24][23 22 21 20][19 16][15 12][11 8 7 6 5 4 3 0] |

| 1 1 1 0 1 0 0 0 | D 0 0 | Rn | Vd | 0 1 0 | x | size | align | Rm |

Offset variant

Applies when Rm == 1111.

VST3{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]

Post-indexed variant

Applies when Rm == 1101.

VST3{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

Post-indexed variant

Applies when Rm != 11x1.

VST3{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm>

Decode for all variants of this encoding

if size == '11' || align<1> == '1' then UNDEFINED;

case type of
  when '0100'
    inc = 1;
  when '0101'
    inc = 2;
  otherwise
    SEE "Related encodings";

alignment = if align<0> == '0' then 1 else 8;
ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; n = UInt(Rn); m = UInt(Rm);
wback = (m != 15); register_index = (m != 15 & & m != 13);
if n == 15 | d3 > 31 then UNPREDICTABLE;

CONSTRAINED UNPREDICTABLE behavior

If d3 > 31, then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as NOP.

• The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
T1

| 15 14 13 12 | 11 10 9 8 7 6 5 4 3 0 12 | 11 8 7 6 5 4 3 0 |
| 1 1 1 1 0 0 1 0 | D 0 0 | Rn | Vd | 0 1 0 x | size | align | Rm |

**Offset variant**

Applies when Rm == 1111.

VST3{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

**Post-indexed variant**

Applies when Rm == 1101.

VST3{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]!

**Post-indexed variant**

Applies when Rm != 11x1.

VST3{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm>

**Decode for all variants of this encoding**

if size == '11' || align<1> == '1' then UNDEFINED;

case type of

when '0100'

inc = 1;

when '0101'

inc = 2;

otherwise

SEE "Related encodings";

alignment = if align<0> == '0' then 1 else 8;

ebytes = 1 << UInt(size); elements = 8 DIV ebytes;

d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; n = UInt(Rn); m = UInt(Rm);

wback = (m != 15); register_index = (m != 15 && m != 13);

if n == 15 || d3 > 31 then UNPREDICTABLE;

**CONSTRANDED UNPREDICTABLE behavior**

If d3 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

**Notes for all encodings**

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VST3 (multiple 3-element structures) on page K1-5473.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
### Assembler symbols

- `<c>`
  - For encoding A1: see [Standard assembler syntax fields on page F2-2406](#). This encoding must be unconditional.
  - For encoding T1: see [Standard assembler syntax fields on page F2-2406](#).

- `<q>`
  - See [Standard assembler syntax fields on page F2-2406](#).

- `<size>`
  - Is the data size, encoded in the "size" field. It can have the following values:
    - 8 when size = 00
    - 16 when size = 01
    - 32 when size = 10
  - The encoding size = 11 is reserved.

- `<list>`
  - Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:
    - `{ <Dd>, <Dd+1>, <Dd+2> }`
      - Single-spaced registers, encoded in the "type" field as 0b0100.
    - `{ <Dd>, <Dd+2>, <Dd+4> }`
      - Double-spaced registers, encoded in the "type" field as 0b0101.
  - The register `<Dd>` is encoded in the "D:Vd" field.

- `<Rn>`
  - Is the general-purpose base register, encoded in the "Rn" field.

- `<align>`
  - Is the optional alignment. Whenever `<align>` is omitted, the standard alignment is used, see [Unaligned data access on page F2-2323](#), and is encoded in the "align" field as 0b00. Whenever `<align>` is present, the only permitted values is 64, meaning 64-bit alignment, encoded in the "align" field as 0b01. is the preferred separator before the `<align>` value, but the alignment can be specified as `<align>`, see [The Advanced SIMD addressing mode on page F2-2427](#).

- `<Rm>`
  - Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see [The Advanced SIMD addressing mode on page F2-2427](#).

### Operation for all encodings

```assembly
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    address = R[n];  iswrite = TRUE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    for e = 0 to elements-1
        MemU[address,         ebytes] = Elem[D[d], e];
        MemU[address+ebytes, ebytes] = Elem[D[d2],e];
        MemU[address+2*ebytes,ebytes] = Elem[D[d3],e];
        address = address + 3*ebytes;
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + 24;
```
F6 T32 and A32 Advanced SIMD and floating-point Instruction Descriptions
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions

F6.1.218 VST4 (single 4-element structure from one lane)

Store single 4-element structure from one lane of four registers stores one 4-element structure to memory from corresponding elements of four registers. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

| 31 30 29 28| 27 26 25 24| 23 22 21 20| 19 16|15 12 11 10 9 8 7 4 3 0 |
|---|---|---|---|---|---|
| 1 1 1 1 0 1 0 1 | D | 0 0 | Rn | Vd | l=11 | 1 1 | index_align | Rm |

Offset variant
Applies when \( Rm = 1111 \).

\[ \text{VST4}\{<c>\}{<q>}.<size> \text{ <list>}, \{<Rn>{:<align>}\} \]

Post-indexed variant
Applies when \( Rm = 1101 \).

\[ \text{VST4}\{<c>\}{<q>}.<size> \text{ <list>}, \{<Rn>{:<align>}\}! \]

Post-indexed variant
Applies when \( Rm \neq 11x1 \).

\[ \text{VST4}\{<c>\}{<q>}.<size> \text{ <list>}, \{<Rn>{:<align>}\}, \text{ <Rm>} \]

Decode for all variants of this encoding

if size == '11' then UNDEFINED;

case size of
  when '00'
    ebytes = 1;  index = UInt(index_align<3:1>);  inc = 1;
    alignment = if index_align<0> == '0' then 1 else 4;
  when '01'
    ebytes = 2;  index = UInt(index_align<3:2>);
    inc = if index_align<1> == '0' then 1 else 2;
    alignment = if index_align<0> == '0' then 1 else 8;
  when '10'
    if index_align<1:0> == '11' then UNDEFINED;
    ebytes = 4;  index = UInt(index_align<3>);
    inc = if index_align<2> == '0' then 1 else 2;
    alignment = if index_align<1:0> == '00' then 1 else 4 << UInt(index_align<1:0>);
    d = UInt(D:Vd);  d2 = d + inc;  d3 = d2 + inc;  d4 = d3 + inc;  n = UInt(Rn);  m = UInt(Rm);
    wback = (m != 15);  register_index = (m != 15 && m != 13);
    if n == 15 || d4 > 31 then UNPREDICTABLE;

**CONSTRANDED UNPREDICTABLE behavior**

If \( d4 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
• The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3</th>
<th>0</th>
<th>12 11 10 9 8</th>
<th>7 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>Vd</td>
<td>l=11 1 1</td>
</tr>
</tbody>
</table>

Offset variant

Applies when \( Rm == 1111 \).

\[ \text{VST4}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn>{:<\text{align}>}] \]

Post-indexed variant

Applies when \( Rm == 1101 \).

\[ \text{VST4}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn>{:<\text{align}>}]! \]

Post-indexed variant

Applies when \( Rm != 11\times1 \).

\[ \text{VST4}\{<c>\}{<q>}.<\text{size}> <\text{list}>, [<Rn>{:<\text{align}>}], <Rm> \]

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
case size of
when '00'
  ebytes = 1; index = UInt(index_align<3:1>); inc = 1;
  alignment = if index_align<0> == '0' then 1 else 4;
when '01'
  ebytes = 2; index = UInt(index_align<3:2>);
  inc = if index_align<1> == '0' then 1 else 2;
  alignment = if index_align<0> == '0' then 1 else 8;
when '10'
  if index_align<1:0> == '11' then UNDEFINED;
  ebytes = 4; index = UInt(index_align<3>);
  inc = if index_align<2> == '0' then 1 else 2;
  alignment = if index_align<1:0> == '00' then 1 else 4 << UInt(index_align<1:0>);
  d = UInt(D:Vd);
  d2 = d + inc; d3 = d2 + inc; d4 = d3 + inc; n = UInt(Rn); m = UInt(Rm);
  wback = (m != 15); register_index = (m != 15 & & m != 13);
  if n == 15 || d4 > 31 then UNPREDICTABLE;

CONstrained UNPREDICTable behavior

If \( d4 > 31 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.

• The instruction executes as \texttt{NOP}.

• The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
Notes for all encodings

For more information about the CONSTRANDED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VST4 (single 4-element structure from one lane) on page K1-5473.

Assembler symbols

<\>
  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.
<\>
  See Standard assembler syntax fields on page F2-2406.
<size>
  Is the data size, encoded in the "size" field. It can have the following values:
  8   when size = 00
  16  when size = 01
  32  when size = 10

<list>
  Is a list containing the 64-bit names of the four SIMD&FP registers holding the element. The list must be one of:
  \{ <Dd>[<index>], <Dd+1>[<index>], <Dd+2>[<index>], <Dd+3>[<index>] \}
  Single-spaced registers, encoded as "spacing" = 0.
  \{ <Dd>[<index>], <Dd+2>[<index>], <Dd+4>[<index>], <Dd+6>[<index>] \}
  Double-spaced registers, encoded as "spacing" = 1. Not permitted when <size> == 8.

  The encoding of "spacing" depends on <size>:
  <size> == 16   "spacing" is encoded in the "index_align<1>" field.
  <size> == 32   "spacing" is encoded in the "index_align<2>" field.

  The register <Dd> is encoded in the "D:Vd" field. The permitted values and encoding of <index> depend on <size>:
  <size> == 8   <index> is in the range 0 to 7, encoded in the "index_align<3:1>" field.
  <size> == 16  <index> is in the range 0 to 3, encoded in the "index_align<3:2>" field.
  <size> == 32  <index> is 0 or 1, encoded in the "index_align<3>" field.

<rn>
  Is the general-purpose base register, encoded in the "Rn" field.

<align>
  Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page E2-2323, and the encoding depends on <size>:
  <size> == 8   Encoded in the "index_align<0>" field as 0.
  <size> == 16  Encoded in the "index_align<0>" field as 0.
  <size> == 32  Encoded in the "index_align<1:0>" field as 0b00.

  Whenever <align> is present, the permitted values and encoding depend on <size>:
  <size> == 8   <align> is 32, meaning 32-bit alignment, encoded in the "index_align<0>" field as 1.
  <size> == 16  <align> is 64, meaning 64-bit alignment, encoded in the "index_align<0>" field as 1.
  <size> == 32  <align> can be 64 or 128. 64-bit alignment is encoded in the "index_align<1:0>" field as 0b01, and 128-bit alignment is encoded in the "index_align<1:0>" field as 0b10.
: is the preferred separator before the `<align>` value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm> Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    address = R[n]; iswrite = TRUE;
    - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
    MemU[address, ebytes] = Elem[D[d], index];
    MemU[address+ebytes, ebytes] = Elem[D[d2], index];
    MemU[address+2*ebytes, ebytes] = Elem[D[d3], index];
    MemU[address+3*ebytes, ebytes] = Elem[D[d4], index];
    if wback then
        if register_index then
            R[n] = R[n] + R[m];
        else
            R[n] = R[n] + 4*ebytes;
F6.1.219 VST4 (multiple 4-element structures)

Store multiple 4-element structures from four registers stores multiple 4-element structures to memory from four registers, with interleaving. For more information, see Element and structure load/store instructions on page F1-2388. Every element of each register is saved. For details of the addressing mode see The Advanced SIMD addressing mode on page F2-2427.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
[31 30 29 28] [27 26 25 24] [23 22 21 20] [19 16 15 12 11 8 7 6 5 4 3 0 ]
  1 1 1 1 0 1 0 0 0 D 0 0  Rn  Vd  0 0 0 0  size  align  Rm  type
```

Offsets variant

Applies when Rm == 1111.

VST4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}

Post-indexed variant

Applies when Rm == 1101.

VST4{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>]!

Post-indexed variant

Applies when Rm != 11x1.

VST4{<c>}{<q>}.<size> <list>, [<Rn>{:<align}>], <Rm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
case type of
when '0000'
  inc = 1;
when '0001'
  inc = 2;
otherwise
  SEE "Related encodings";
alignment = if align == '00' then 4 << UInt(align);
ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; d4 = d3 + inc; n = UInt(Rn); m = UInt(Rm);
wback = (m != 15); register_index = (m != 15 && m != 13);
if n == 15 || d4 > 31 then UNPREDICTABLE;

CONFORMED UNPREDICTABLE behavior

If d4 > 31, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
T1

| 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 | 0 |
| 1 1 1 1 1 0 0 1 0 | D | 0 0 |

**Offset variant**

Applies when \( Rm = 1111 \).

\[ VST4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}] \]

**Post-indexed variant**

Applies when \( Rm = 1101 \).

\[ VST4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}]{!} \]

**Post-indexed variant**

Applies when \( Rm \neq 11x1 \).

\[ VST4{<c>}{<q>}.<size> <list>, [<Rn>{:<align>}], <Rm> \]

**Decode for all variants of this encoding**

if size == '11' then UNDEFINED;

case type of
  when '0000'
    inc = 1;
  when '0001'
    inc = 2;
  otherwise
    SEE "Related encodings";
alignment = if align == '00' then 1 else 4 << UInt(align);
ebytes = 1 << UInt(size); elements = 8 DIV ebytes;
d = UInt(D:Vd); d2 = d + inc; d3 = d2 + inc; d4 = d3 + inc; n = UInt(Rn); m = UInt(Rm);
wback = (m != 15); register_index = (m != 15 && m != 13);
if n == 15 || d4 > 31 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If \( d4 > 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VST4 (multiple 4-element structures) on page K1-5473.

Related encodings: See Advanced SIMD element or structure Load/Store on page F3-2479 for the T32 instruction set, or Advanced SIMD element or structure Load/Store on page F4-2553 for the A32 instruction set.
Assembler symbols

<c>
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<size>
Is the data size, encoded in the "size" field. It can have the following values:

- 8 when size = 00
- 16 when size = 01
- 32 when size = 10

The encoding size = 11 is reserved.

<list>
Is a list containing the 64-bit names of the SIMD&FP registers. The list must be one of:

- \{ <Dd>, <Dd+1>, <Dd+2>, <Dd+3> \}
  Single-spaced registers, encoded in the "type" field as 0b0000.
- \{ <Dd>, <Dd+2>, <Dd+4>, <Dd+6> \}
  Double-spaced registers, encoded in the "type" field as 0b0001.

The register <Dd> is encoded in the "D:Vd" field.

<Rn>
Is the general-purpose base register, encoded in the "Rn" field.

<align>
Is the optional alignment. Whenever <align> is omitted, the standard alignment is used, see Unaligned data access on page F2-2323, and is encoded in the "align" field as 0b00. Whenever <align> is present, the permitted values are:

- 64 64-bit alignment, encoded in the "align" field as 0b01.
- 128 128-bit alignment, encoded in the "align" field as 0b10.
- 256 256-bit alignment, encoded in the "align" field as 0b11.

: is the preferred separator before the <align> value, but the alignment can be specified as @<align>, see The Advanced SIMD addressing mode on page F2-2427.

<Rm>
Is the general-purpose index register containing an offset applied after the access, encoded in the "Rm" field.

For more information about the variants of this instruction, see The Advanced SIMD addressing mode on page F2-2427.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  address = R[n];  iswrite = TRUE;
  - = AArch32.CheckAlignment(address, alignment, AccType_VEC, iswrite);
  for e = 0 to elements-1
    MemU[address, ebytes] = Elem[D[d], e];
    MemU[address+ebytes, ebytes] = Elem[D[d2], e];
    MemU[address+2*ebytes, ebytes] = Elem[D[d3], e];
    MemU[address+3*ebytes, ebytes] = Elem[D[d4], e];
    address = address + 4*ebytes;
if wback then
  if register_index then
    R[n] = R[n] + R[m];
  else
    R[n] = R[n] + 32;
F6.1.220  VSTM, VSTMDB, VSTMIA

Store multiple SIMD&FP registers stores multiple registers from the Advanced SIMD and floating-point register file to consecutive memory locations using an address from a general-purpose register.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the alias VPUSH. See Alias conditions on page F6-3747 for details of when each alias is preferred.

A1

![Instruction Format](image)

Decrement Before variant

Applies when \( P = 1 \land U = 0 \land W = 1 \).

\[
\text{VSTMDB}\{<c>}{<q>}{.<size>} <Rn>!, <dreglist>
\]

Increment After variant

Applies when \( P = 0 \land U = 1 \).

\[
\text{VSTM}\{<c>}{<q>}{.<size>} <Rn>{!}, <dreglist>
\]

\[
\text{VSTMIA}\{<c>}{<q>}{.<size>} <Rn>{!}, <dreglist>
\]

Decode for all variants of this encoding

```
if \( P = '0' \land U = '0' \land W = '0' \) then SEE "Related encodings";
if \( P = '1' \land W = '0' \) then SEE VSTR;
if \( P = U \land W = '1' \) then UNDEFINED;
// Remaining combinations are P=U=010 (IA without !), W=011 (IA with !), 101 (DB with !)
single_regs = FALSE; add = (U == '1'); wbacK = (W == '1');
d = UInt(D:Vd); n = UInt(Rn); imm32 = ZeroExtend(imm8:'00', 32);
regs = UInt(imm8) DIV 2; // If UInt(imm8) is odd, see "FSTMX".
if n == 15 && (wbacK || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
if \( \text{regs} == 0 \land \text{d + regs} > 32 \) then UNDEFINED;
if \( \text{regs} > 16 \land \text{d + regs} > 32 \) then UNPREDICTABLE;
```

CONstrained UNPREDICTABLE behavior

If \( \text{regs} == 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VSTM with the same addressing mode but stores no registers.

If \( \text{regs} > 16 \land \text{d + regs} > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.
A2

| 31 | 28|27 26 25 24|23 22 21 20|19 16|15 12|11 10 9 8 | 7 | 0 |
|----|----|--------|--------|----|----|---|---|---|---|
| !=1111 | 1 | 1 | 0 | P | U | D | W | 0 | Rn | Vd | 1 | 0 | 1 | 0 | imm8 |

Decrement Before variant

Applies when \( P = 1 \) \&\& \( U = 0 \) \&\& \( W = 1 \).

\[ \text{VSTMDB}\{<c>{<q>}{.<size>}} \ <Rn>!, \ <sreglist} \]

Increment After variant

Applies when \( P = 0 \) \&\& \( U = 1 \).

\[ \text{VSTM}\{<c>{<q>}{.<size>}} \ <Rn>{}, \ <sreglist} \]
\[ \text{VSTMIA}\{<c>{<q>}{.<size>}} \ <Rn>{}!, \ <sreglist} \]

Decode for all variants of this encoding

- if \( P = '0' \) \&\& \( U = '0' \) \&\& \( W = '0' \) then SEE "Related encodings";
- if \( P = '1' \) \&\& \( W = '0' \) then SEE VSTR;
- if \( P = U \) \&\& \( W = '1' \) then UNDEFINED;
- Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !)
- single_regs = TRUE; add = \( (U = '1') \); wback = \( (W = '1') \); d = UInt(Vd:D); n = UInt(Rn);
- imm32 = ZeroExtend(imm8:'00', 32); regs = UInt(imm8);
- if n == 15 \&\& (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
- if regs == 0 || (d+regs) > 32 then UNPREDICTABLE;

CONSTRANDED UNPREDICTABLE behavior

If \( \text{regs} = 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VSTM with the same addressing mode but stores no registers.

If \((d+\text{regs}) > 32\), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

T1

| 15 14 13 12|11 10 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | 15 12|11 10 9 8 | 7 | 1 | 0 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | P | U | D | W | 0 | Rn | Vd | 1 | 0 | 1 | 1 | imm8<7:1> | 0 |

Decrement Before variant

Applies when \( P = 1 \) \&\& \( U = 0 \) \&\& \( W = 1 \).

\[ \text{VSTMDB}\{<c>{<q>}{.<size>}} \ <Rn>!, \ <dreglist} \]
Increment After variant

Applies when \( P = 0 \) \&\& \( U = 1 \).

\[
\text{VSTM}\{<c>\}{<q>}{.<size>} <Rn>{!}, <dreglist>
\]
\[
\text{VSTMIA}\{<c>\}{<q>}{.<size>} <Rn>{!}, <dreglist>
\]

Decode for all variants of this encoding

if \( P = '0' \) \&\& \( U = '0' \) \&\& \( W = '0' \) then SEE "Related encodings";
if \( P = '1' \) \&\& \( W = '0' \) then SEE VSTR;
if \( P = U \) \&\& \( W = '1' \) then UNDEFINED;

// Remaining combinations are PUW = 010 (IA without !), 011 (IA with !), 101 (DB with !)

\[
single_{\text{regs}} = \text{FALSE}; \quad \text{add} = (U = '1'); \quad \text{wback} = (W = '1');
\]
\[
d = \text{UInt}(D;Vd); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8};'00', 32);
\]
\[
\text{regs} = \text{UInt}(\text{imm8}) \text{ DIV} 2; \quad \text{IF UInt(imm8) is odd, see "FSTMX".}
\]
\[
\text{if } n = 15 \&\& (\text{wback} || \text{CurrentInstrSet()} != \text{InstrSet_A32}) \text{ then UNPREDICTABLE;}
\]
\[
\text{if } \text{regs} = 0 || \text{regs} > 16 \| (\text{d-regs}) > 32 \text{ then UNPREDICTABLE;}
\]
\[
\text{if } \text{imm8<0>} = '1' \&\& (\text{d-regs}) > 16 \text{ then UNPREDICTABLE;}
\]

CONSTRAINED UNPREDICTABLE behavior

If \( \text{regs} = 0 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VSTM with the same addressing mode but stores no registers.

If \( \text{regs} > 16 \| (\text{d-regs}) > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

T2

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
<th>15 12 11 10 9 8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 1 0</td>
<td>P U D W 0</td>
<td>Rn</td>
<td>Vd</td>
<td>1 0 1 0</td>
<td>imm8</td>
</tr>
</tbody>
</table>
single_regs = TRUE;  add = (U == '1');  wback = (W == '1');  d = UInt(Vd:D);  n = UInt(Rn);
imm32 = ZeroExtend(imm8:'00', 32);  regs = UInt(imm8);
if n == 15 && (wback || CurrentInstrSet() != InstrSet_A32) then UNPREDICTABLE;
if regs == 0 || (d+regs) > 32 then UNPREDICTABLE;

**CONSTRAINED UNPREDICTABLE behavior**

If regs == 0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as a VSTM with the same addressing mode but stores no registers.

If (d+regs) > 32, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The memory locations specified by the instruction and the number of registers specified by the instruction if the register list had not gone out of range, become UNKNOWN. If the instruction specifies writeback, then that register becomes UNKNOWN. This behavior does not affect any other memory locations.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors, and particularly VSTM on page K1-5473.

Related encodings: See Advanced SIMD and floating-point 64-bit move on page F3-2448 for the T32 instruction set, or Advanced SIMD and floating-point 64-bit move on page F4-2532 for the A32 instruction set.

**Alias conditions**

<table>
<thead>
<tr>
<th>Alias</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPUSH</td>
<td>P == '1' &amp;&amp; U == '0' &amp;&amp; W == '1' &amp;&amp; Rn == '1101'</td>
</tr>
</tbody>
</table>

**Assembler symbols**

- `<c>` See Standard assembler syntax fields on page F2-2406.
- `<q>` See Standard assembler syntax fields on page F2-2406.
- `<size>` An optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers being transferred.
- `<Rn>` Is the general-purpose base register, encoded in the "Rn" field. If writeback is not specified, the PC can be used. However, ARM deprecates use of the PC.
- `!` Specifies base register writeback. Encoded in the "W" field as 1 if present, otherwise 0.
- `<sreglist>` Is the list of consecutively numbered 32-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "Vd:D", and "imm8" is set to the number of registers in the list. The list must contain at least one register.
- `<dreglist>` Is the list of consecutively numbered 64-bit SIMD&FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list. The list must contain at least one register, and must not contain more than 16 registers.
Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    address = if add then R[n] else R[n]-imm32;
    for r = 0 to regs-1
        if single_regs then
            MemA[address,4] = S[d+r]; address = address+4;
        else
            // Store as two word-aligned words in the correct order for current endianness.
            MemA[address,4] = if BigEndian() then D[d+r]<63:32> else D[d+r]<31:0>;
            MemA[address+4,4] = if BigEndian() then D[d+r]<31:0> else D[d+r]<63:32>;
            address = address+8;
        if wback then R[n] = if add then R[n]+imm32 else R[n]-imm32;
F6.1.221 VSTR

Store SIMD&FP register stores a single register from the Advanced SIMD and floating-point register file to memory, using an address from a general-purpose register, with an optional offset.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>U</td>
<td>D</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>cond</td>
<td>Rn</td>
<td>Vd</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>imm8</td>
</tr>
<tr>
<td>size</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Single-precision scalar variant

Applies when size == 10.

VSTR{<c>}{<q>}{.32} <Sd>, [<Rn>{, #{+/-}<imm>}]

Double-precision scalar variant

Applies when size == 11.

VSTR{<c>}{<q>}{.64} <Dd>, [<Rn>{, #{+/-}<imm>}]

Decode for all variants of this encoding

if size IN { '00', '01' } then UNDEFINED;

esize = 8 << UInt(size); add = (U == '1');

imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);

d = UInt(D:Vd); n = UInt(Rn);

if n == 15 && CurrentInstrSet() != InstrSet_A32 then UNPREDICTABLE;

T1

| 15 14 13 12|11 10 9 8 | 7 6 5 4 | 3 | 0 |15 12|11 10 9 8 | 7 | 0 |
|-----|-----|-----|-----|-----|-----|-----|-----|
| 1   | 1   | 1   | 0   | 1   | 0   | 1   | x   | imm8|
| size |

Single-precision scalar variant

Applies when size == 10.

VSTR{<c>}{<q>}{.32} <Sd>, [<Rn>{, #{+/-}<imm>}]

Double-precision scalar variant

Applies when size == 11.

VSTR{<c>}{<q>}{.64} <Dd>, [<Rn>{, #{+/-}<imm>}]

Decode for all variants of this encoding

if size IN { '00', '01' } then UNDEFINED;

esize = 8 << UInt(size); add = (U == '1');

imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);

d = UInt(D:Vd); n = UInt(Rn);

if n == 15 && CurrentInstrSet() != InstrSet_A32 then UNPREDICTABLE;
Notes for all encodings

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Assembler symbols

<c> See Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

.64 Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

<d> Is the 64-bit name of the SIMD&FP source register, encoded in the "D:Vd" field.

.32 Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

<s> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vd:D" field.

<r> Is the general-purpose base register, encoded in the "Rn" field. The PC can be used, but this is deprecated.

+/− Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field. It can have the following values:
-     when U = 0
+     when U = 1

<imm> Is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as <imm>/4.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckVFPEnabled(TRUE);
  address = if add then (R[n] + imm32) else (R[n] - imm32);
  case esize of
    when 32     MemA[address,4] = S[d];
    when 64     // Store as two word-aligned words in the correct order for current endianness.
F6.1.222 VSUB (floating-point)

Vector Subtract (floating-point) subtracts the elements of one vector from the corresponding elements of another vector, and places the results in the destination vector.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

\[
\begin{array}{cccccccccccccccccccccc}
1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & D & 1 & sz & Vn & Vd & 1 & 1 & 0 & 1 & N Q M 0 & Vm
\end{array}
\]

64-bit SIMD vector variant

Applies when Q == 0.

VSUB{<c>}{<q>.}{<dt>}{<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VSUB{<c>}{<q>.}{<dt>}{<Qd>, }<Qn>, <Qm>

**Decode for all variants of this encoding**

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' then UNDEFINED;
advsimd = TRUE;
esize = 32; elements = 2;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

A2

\[
\begin{array}{cccccccccccccccccccccc}
11 & 11 & 1 & 0 & 0 & 0 & D & 1 & 1 & Vn & Vd & 1 & 0 & 1 & x & N 1 & M 0 & Vm
\end{array}
\]

Single-precision scalar variant

Applies when size == 10.

VSUB{<c>}{<p>.}{F32 }{<Sd>,} <Sn>, <Sm>

Double-precision scalar variant

Applies when size == 11.

VSUB{<c>}{<p>.}{F64 }{<Dd>,} <Dn>, <Dm>

**Decode for all variants of this encoding**

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size != '1x' then UNDEFINED;
advsimd = FALSE;
case size of
when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
F6.1 Alphabetical list of floating-point and Advanced SIMD instructions

### 64-bit SIMD vector variant

Applies when $Q = 0$.

\[ \text{VSUB}\{<c>\}<q>.<dt> \{<Dd>, \} <Dn>, <Dm> \]

### 128-bit SIMD vector variant

Applies when $Q = 1$.

\[ \text{VSUB}\{<c>\}<q>.<dt> \{<Qd>, \} <Qn>, <Qm> \]

#### Decode for all variants of this encoding

- if $Q = '1' \&\& (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1')$ then UNDEFINED;
- if $sz = '1'$ then UNDEFINED;
- $\text{advsimd} = \text{TRUE}$;
- $\text{esize} = 32$; elements = 2;
- $d = \text{UInt}(D:Vd)$; $n = \text{UInt}(N:Vn)$; $m = \text{UInt}(M:Vm)$;
- $\text{reg} = \text{if} \ Q == '0' \text{ then } 1 \text{ else } 2$;

### Single-precision scalar variant

Applies when $\text{size} == 10$.

\[ \text{VSUB}\{<c>\}<q>.F32 \{<Sd>,\} <Sn>, <Sm> \]

### Double-precision scalar variant

Applies when $\text{size} == 11$.

\[ \text{VSUB}\{<c>\}<q>.F64 \{<Dd>,\} <Dn>, <Dm> \]

#### Decode for all variants of this encoding

- if $\text{FPSCR.Len} != '000' || \text{FPSCR.Stride} != '00'$ then UNDEFINED;
- if $\text{size} != '1x'$ then UNDEFINED;
- $\text{advsimd} = \text{FALSE}$;
- case $\text{size}$ of
  - when '10' $\text{esize} = 32$; $d = \text{UInt}(D:Vd)$; $n = \text{UInt}(N:Vn)$; $m = \text{UInt}(M:Vm)$;
  - when '11' $\text{esize} = 64$; $d = \text{UInt}(D:Vd)$; $n = \text{UInt}(N:Vn)$; $m = \text{UInt}(M:Vm)$;

### Assembler symbols

- \(<c>\)
  - For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  - For encoding A2, T1 and T2: see Standard assembler syntax fields on page F2-2406.
- \(<q>\)
  - See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the vectors, encoded in the "sz" field. It can have the following values:
  F32 when sz = 0

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Qd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Qn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Qm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
  if advsimd then // Advanced SIMD instruction
    for r = 0 to regs-1
      for e = 0 to elements-1
        Elem[D[d+r],e,esize] = FPSub(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], StandardFPSCRValue());
      else // VFP instruction
        case esize of
          when 32
            S[d] = FPSub(S[n], S[m], FPSCR);
          when 64
            D[d] = FPSub(D[n], D[m], FPSCR);
  _iss10775
F6.1.223 VSUB (integer)

Vector Subtract (integer) subtracts the elements of one vector from the corresponding elements of another vector, and places the results in the destination vector.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when Q == 0.

VSUB{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VSUB{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>
See Standard assembler syntax fields on page F2-2406.

<dt>
Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:

I8 when size = 00
I16 when size = 01
I32 when size = 10
I64 when size = 11

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            Elem[D[d+r],e,esize] = Elem[D[n+r],e,esize] - Elem[D[m+r],e,esize];
F6.1.224 \textbf{VSUBHN}

Vector Subtract and Narrow, returning High Half subtracts the elements of one quadword vector from the corresponding elements of another quadword vector, takes the most significant half of each result, and places the final results in a doubleword vector. The results are truncated. For rounded results, see VRSUBHN.

There is no distinction between signed and unsigned integers.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see \textit{Enabling Advanced SIMD and floating-point support} on page G1-3881.

\begin{verbatim}
A1

| D | D !=11 | Vn | Vd | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

\textbf{A1 variant}

VSUBHN{<c>}{<q>}.<dt> <Dd>, <Qn>, <Qm>

\textbf{Decode for this encoding}

\textit{if size == '11' then SEE "Related encodings";}
\textit{if Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;}
\textit{esize = 8 << \texttt{UInt(size)}; elements = 64 DIV esize; d = \texttt{UInt(D:Vd)}; n = \texttt{UInt(N:Vn)}; m = \texttt{UInt(M:Vm)};}

T1

| D | D !=11 | Vn | Vd | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |

\textbf{T1 variant}

VSUBHN{<c>}{<q>}.<dt> <Dd>, <Qn>, <Qm>

\textbf{Decode for this encoding}

\textit{if size == '11' then SEE "Related encodings";}
\textit{if Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;}
\textit{esize = 8 << \texttt{UInt(size)}; elements = 64 DIV esize; d = \texttt{UInt(D:Vd)}; n = \texttt{UInt(N:Vn)}; m = \texttt{UInt(M:Vm)};}

\textbf{Notes for all encodings}

Related encodings: See \textit{Advanced SIMD data-processing} on page F3-2454 for the T32 instruction set, or \textit{Advanced SIMD data-processing} on page F4-2541 for the A32 instruction set.

\textbf{Assembler symbols}

\textit{<c>}

For encoding A1: see \textit{Standard assembler syntax fields} on page F2-2406. This encoding must be unconditional.

For encoding T1: see \textit{Standard assembler syntax fields} on page F2-2406.

\textit{<q>}

See \textit{Standard assembler syntax fields} on page F2-2406.

\end{verbatim}
<dt> Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:

I16  when size = 00
I32  when size = 01
I64  when size = 10

<DD> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

**Operation for all encodings**

if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        result = Elem[Qin[n>>1],e,2*esize] - Elem[Qin[m>>1],e,2*esize];
        Elem[D[d],e,esize] = result<2*esize-1:esize>;
F6.1.225 VSUBL

Vector Subtract Long subtracts the elements of one doubleword vector from the corresponding elements of another doubleword vector, and places the results in a quadword vector. Before subtracting, it sign-extends or zero-extends the elements of both operands.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

VSUBL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' || (op == '1' && Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vsubw = (op == '1');
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

VSUBL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' || (op == '1' && Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vsubw = (op == '1');
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields on page F2-2406.

See Standard assembler syntax fields on page F2-2406.
Is the data type for the elements of the second operand vector, encoded in the "U:size" field. It can have the following values:
- **S8** when \( U = 0 \), size = 00
- **S16** when \( U = 0 \), size = 01
- **S32** when \( U = 0 \), size = 10
- **U8** when \( U = 1 \), size = 00
- **U16** when \( U = 1 \), size = 01
- **U32** when \( U = 1 \), size = 10

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>\)*2.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        if is_vsubw then
            op1 = Int(Elem[Qin[n>>1],e,2*esize], unsigned);
        else
            op1 = Int(Elem[Din[n],e,esize], unsigned);
        result = op1 - Int(Elem[Din[m],e,esize], unsigned);
        Elem[Q[d>>1],e,2*esize] = result<2*esize-1:0>;
```

```c
_iss10775
```
F6.1.226  VSUBW

Vector Subtract Wide subtracts the elements of a doubleword vector from the corresponding elements of a quadword vector, and places the results in another quadword vector. Before subtracting, it sign-extends or zero-extends the elements of the doubleword operand.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>1 1 1 1 0 1 1</th>
<th>Vn</th>
<th>Vd</th>
<th>0 0 1 1</th>
<th>N</th>
<th>M</th>
<th>Vm</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A1 variant

VSUBW{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' || (op == '1' && Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vsubw = (op == '1');
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

T1

<table>
<thead>
<tr>
<th>1 1 1 1 1 1</th>
<th>Vn</th>
<th>Vd</th>
<th>0 0 1 1</th>
<th>N</th>
<th>M</th>
<th>Vm</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

T1 variant

VSUBW{<c>}{<q>}.<dt> {<Qd>,} <Qn>, <Dm>

Decode for this encoding

if size == '11' then SEE "Related encodings";
if Vd<0> == '1' || (op == '1' && Vn<0> == '1') then UNDEFINED;
unsigned = (U == '1');
esize = 8 << UInt(size); elements = 64 DIV esize; is_vsubw = (op == '1');
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

Notes for all encodings

Related encodings: See Advanced SIMD data-processing on page F3-2454 for the T32 instruction set, or Advanced SIMD data-processing on page F4-2541 for the A32 instruction set.

Assembler symbols

<e>  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q>  See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the second operand vector, encoded in the "U:size" field. It can have the following values:
- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for e = 0 to elements-1
        if is_vsubw then
            op1 = Int(Elem[Qin[n>>1],e,2*esize], unsigned);
        else
            op1 = Int(Elem[Din[n],e,esize], unsigned);
        result = op1 - Int(Elem[Din[m],e,esize], unsigned);
        Elem[Q[d>>1],e,2*esize] = result<2*esize-1:0>;
```

F6.1.227 VSWP

Vector Swap exchanges the contents of two vectors. The vectors can be either doubleword or quadword. There is no distinction between data types.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0</td>
<td>0 1 1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VSWP{<c>}{<q>}{.<dt>} <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VSWP{<c>}{<q>}{.<dt>} <Qd>, <Qm>

Decode for all variants of this encoding

if size != '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15</th>
<th>12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>1 1 1</td>
<td>1</td>
<td>D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VSWP{<c>}{<q>}{.<dt>} <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VSWP{<c>}{<q>}{.<dt>} <Qd>, <Qm>

Decode for all variants of this encoding

if size != '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd);  m = UInt(M:Vm);  regs = if Q == '0' then 1 else 2;

Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see *Standard assembler syntax fields on page F2-2406.*

<q>
See *Standard assembler syntax fields on page F2-2406.*

<dt>
An optional data type. It is ignored by assemblers, and does not affect the encoding.

<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

**Operation for all encodings**

```c
if ConditionPassed() then
    EncodingSpecificOperations();  CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        if d == m then
            D[d+r] = bits(64) UNKNOWN;
        else
            D[d+r] = Din[m+r];
            D[m+r] = Din[d+r];
```

```c
iss10775
```
F6.1.228 VTBL, VTBX

Vector Table Lookup uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range return 0.

Vector Table Extension works in the same way, except that indexes out of range leave the destination element unchanged.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

```
VTBL variant
Applies when op == 0.
VTBL{<c>}{<q>}.8 <Dd>, <list>, <Dm>

VTBX variant
Applies when op == 1.
VTBX{<c>}{<q>}.8 <Dd>, <list>, <Dm>

Decode for all variants of this encoding
is_vtbl = (op == '0');  length = UInt(len)+1;
d = UInt(D:Vd);  n = UInt(N:Vn);  m = UInt(M:Vm);
if n+length > 32 then UNPREDICTABLE;

CONSTRANIED UNPREDICTABLE behavior
If n + length > 32, then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as NOP.
• One or more of the SIMD and floating-point registers are UNKNOWN. This behavior does not affect any general-purpose registers.

T1

VTBL variant
Applies when op == 0.
VTBL{<c>}{<q>}.8 <Dd>, <list>, <Dm>
```
**VTBX variant**

Applies when \( op = 1 \).

\[
\text{VTBX}\{<c>\}{<q>}.8 <Dd>, <\text{list}>, <Dm>
\]

**Decode for all variants of this encoding**

\[
is_{\text{vtbl}} = (op == '0'); \quad \text{length} = \text{UInt}(\text{len}+1);
\]
\[
d = \text{UInt}(D:Vd); \quad n = \text{UInt}(N:Vn); \quad m = \text{UInt}(M:Vm);
\]
\[	if n+\text{length} > 32 \text{ then UNPREDICTABLE;}
\]

**CONSTRAINED UNPREDICTABLE behavior**

If \( n + \text{length} > 32 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOOP.
- One or more of the SIMD and floating-point registers are UNKNOWN. This behavior does not affect any general-purpose registers.

**Notes for all encodings**

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

**Assembler symbols**

- \(<c>\)  
  For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- \(<q>\) 
  See Standard assembler syntax fields on page F2-2406.

- \(<Dd>\) 
  Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- \(<\text{list}>\) 
  The vectors containing the table. It must be one of:
  
  \{<Dn}\} Encoded as len = 0b00.
  \{<Dn>, <Dn+1}\} Encoded as len = 0b01.
  \{<Dn>, <Dn+1>, <Dn+2}\} Encoded as len = 0b10.
  \{<Dn>, <Dn+1>, <Dn+2>, <Dn+3}\} Encoded as len = 0b11.

- \(<Dm>\) 
  Is the 64-bit name of the SIMD&FP source register holding the indices, encoded in the "M:Vm" field.

**Operation for all encodings**

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();

  // Create 256-bit = 32-byte table variable, with zeros in entries that will not be used.
  table3 = if length == 4 then D[n+3] else Zeros(64);
  table2 = if length >= 3 then D[n+2] else Zeros(64);
  table1 = if length >= 2 then D[n+1] else Zeros(64);
  table = table3 : table2 : table1 : D[n];

  for i = 0 to 7
    index = UInt(Elem[D[m],i,8]);
    if index < 8*\text{length} then
Elem[D[d],i,8] = Elem[table,index,8];
else
  if is_vtbl then
    Elem[D[d],i,8] = Zeros(8);
  // else Elem[D[d],i,8] unchanged
F6.1.229 VTRN

Vector Transpose treats the elements of its operand vectors as elements of 2 x 2 matrices, and transposes the matrices.

The elements of the vectors can be 8-bit, 16-bit, or 32-bit. There is no distinction between data types.

The following figure shows an example of the operation of VTRN doubleword operations.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

This instruction is used by the pseudo-instructions VUZP (alias) and VZIP (alias). The pseudo-instruction is never the preferred disassembly.

A1

64-bit SIMD vector variant

Applies when Q == 0.

VTRN(<c>{<q>}.<dt> <Dd>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VTRN(<c>{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if Q == '1' & (Vd<0> == '1' ||Vm<0> == '1') then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

T1
64-bit SIMD vector variant

Applies when \( Q == 0 \).

\[ \text{VTRN}(<c>){<q>}.<dt> <Dd>, <Dm> \]

128-bit SIMD vector variant

Applies when \( Q == 1 \).

\[ \text{VTRN}(<c>){<q>}.<dt> <Qd>, <Qm> \]

Decode for all variants of this encoding

if size == '11' then UNDEFINED;
if \( Q == '1' \) \&\& (Vd<0> == '1' \| Vm<0> == '1') then UNDEFINED;
\( \text{esize} = 8 \ll \text{UInt(size)}; \) \text{elements} = 64 \div \text{esize};
\( d = \text{UInt}(D:Vd); \) \( m = \text{UInt}(M:Vm); \) \( \text{regs} = \text{if } Q == '0' \text{ then 1 else 2}; \)

Alias conditions

<table>
<thead>
<tr>
<th>Pseudo-instruction</th>
<th>is preferred when</th>
</tr>
</thead>
<tbody>
<tr>
<td>VUZP (alias)</td>
<td>Never</td>
</tr>
<tr>
<td>VZIP (alias)</td>
<td>Never</td>
</tr>
</tbody>
</table>

Assembler symbols

\(<c>\)
For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

\(<q>\)
See Standard assembler syntax fields on page F2-2406.

\(<dt>\)
Is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
- \( 8 \) when size = \( 00 \)
- \( 16 \) when size = \( 01 \)
- \( 32 \) when size = \( 10 \)

The encoding size = 11 is reserved.

\(<Qd>\)
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \(<Qd>\)*2.

\(<Qm>\)
Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as \(<Qm>\)*2.

\(<Dd>\)
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

\(<Dm>\)
Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    \( \text{h} = \text{elements} \div 2; \)
    for \( r = 0 \) to regs-1
        if \( d == m \) then
            \( D[d+r] = \text{bits}(64) \text{ UNKNOWN}; \)
        else
for e = 0 to h-1
    Elem[D[d+r], 2*e+1, esize] = Elem[Din[m+r], 2*e, esize];
    Elem[D[m+r], 2*e, esize] = Elem[Din[d+r], 2*e+1, esize];
F6.1.230 VTST

Vector Test Bits takes each element in a vector, and bitwise ANDs it with the corresponding element of a second vector. If the result is not zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements can be any one of:

- 8-bit, 16-bit, or 32-bit fields.

The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the CPACR, NSACR, and HCPR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

64-bit SIMD vector variant

Applies when Q == 0.

VTST{<c>}{<q>}{<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VTST{<c>}{<q>}{<dt>} {<Qd>,} <Qn>, <Qm>

Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' ||Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

64-bit SIMD vector variant

Applies when Q == 0.

VTST{<c>}{<q>}{<dt>} {<Dd>,} <Dn>, <Dm>

128-bit SIMD vector variant

Applies when Q == 1.

VTST{<c>}{<q>}{<dt>} {<Qd>,} <Qn>, <Qm>
Decode for all variants of this encoding

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler symbols

 For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
 For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.
<dt> Is the data type for the elements of the operands, encoded in the "size" field. It can have the following values:
  8 when size = 00
  16 when size = 01
  32 when size = 10

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations(); CheckAdvSIMDEnabled();
  for r = 0 to regs-1
    for e = 0 to elements-1
      if !IsZero(Elem[D[n+r],e,esize] AND Elem[D[m+r],e,esize]) then
        Elem[D[d+r],e,esize] = Ones(esize);
      else
        Elem[D[d+r],e,esize] = Zeros(esize);
F6.1.231   VUZP

Vector Unzip de-interleaves the elements of two vectors. The elements of the vectors can be 8-bit, 16-bit, or 32-bit. There is no distinction between data types. The following figure shows an example of the operation of VUZP doubleword operation for data type 8.

<table>
<thead>
<tr>
<th>VUZP.8, doubleword</th>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dd</td>
<td>A7</td>
<td>A6</td>
</tr>
<tr>
<td>Dm</td>
<td>B7</td>
<td>B6</td>
</tr>
</tbody>
</table>

The following figure shows an example of the operation of VUZP quadword operation for data type 32.

<table>
<thead>
<tr>
<th>VUZP.32, quadword</th>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Qd</td>
<td>A3</td>
<td>A2</td>
</tr>
<tr>
<td>Qm</td>
<td>B3</td>
<td>B2</td>
</tr>
</tbody>
</table>

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

64-bit SIMD vector variant

Applies when Q == 0.

\[
VUZP\{<c>\}{<q>}.<dt> <Dd>, <Dm>
\]

128-bit SIMD vector variant

Applies when Q == 1.

\[
VUZP\{<c>\}{<q>}.<dt> <Qd>, <Qm>
\]

Decode for all variants of this encoding

if size == '11' || (Q == '0' && size == '10') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
quadword_operation = (Q == '1'); esize = 8 << UInt(size);
d = UInt(D:Vd); m = UInt(M:Vm);

T1

64-bit SIMD vector variant

Applies when Q == 0.

\[
VUZP\{<c>\}{<q>}.<dt> <Dd>, <Dm>
\]
128-bit SIMD vector variant

Applies when Q == 1.

\[ \text{VUZP}\langle c\rangle\langle q\rangle.\langle dt\rangle <Qd>, <Qm> \]

Decode for all variants of this encoding

\begin{align*}
\text{if size} &= \text{''11'' || (Q == '0' && size == '10')} \text{ then UNDEFINED;}
\text{if Q == '1' && (Vd<0> == '1' || Vm<0> == '1')} \text{ then UNDEFINED;}
\quad &\text{quadword_operation = (Q == '1'); esize = 8 << UInt(size);}
\quad &d = \text{UInt}(D:Vd); m = \text{UInt}(M:Vm); \\
\end{align*}

Assembler symbols

\begin{itemize}
  \item \langle c\rangle For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  \item \langle q\rangle See Standard assembler syntax fields on page F2-2406.
  \item \langle dt\rangle For the 64-bit SIMD vector variant: is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
    \begin{align*}
    &8 \quad \text{when size == '00'} \\
    &16 \quad \text{when size == '01'}
    \end{align*}
    The encoding size = 1x is reserved.
  \item \langle Qd\rangle Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as \langle Qd\rangle*2.
  \item \langle Qm\rangle Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as \langle Qm\rangle*2.
  \item \langle Dd\rangle Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
  \item \langle Dm\rangle Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
\end{itemize}

Operation for all encodings

\begin{align*}
\text{if ConditionPassed()} \text{ then } \\
\text{EncodingSpecificOperations(); CheckAdvSIMDEnabled();} \\
\text{if quadword_operation then } \\
\quad &\text{if d == m then } \\
\quad &\quad Q[d>>1] = \text{bits}(128) \text{ UNKNOWN}; Q[m>>1] = \text{bits}(128) \text{ UNKNOWN}; \\
\quad &\quad \text{else} \\
\quad &\quad \text{zipped}_q = Q[m>>1]:Q[d>>1]; \\
\quad &\quad \quad \text{for e = 0 to (128 DIV esize)} - 1 \\
\quad &\quad \quad \quad \text{Elem}[Q[d>>1],e,esize] = \text{Elem}[\text{zipped}_q,2*e,esize]; \\
\quad &\quad \quad \text{Elem}[Q[m>>1],e,esize] = \text{Elem}[\text{zipped}_q,2*e+1,esize]; \\
\quad &\quad \text{else} \\
\quad &\quad \text{if d == m then } \\
\quad &\quad \quad D[d] = \text{bits}(64) \text{ UNKNOWN}; D[m] = \text{bits}(64) \text{ UNKNOWN}; \\
\quad &\quad \quad \text{else} \\
\quad &\quad \quad \text{zipped}_d = D[m]:D[d]; \\
\quad &\quad \quad \quad \text{for e = 0 to (64 DIV esize)} - 1 \\
\quad &\quad \quad \quad \text{Elem}[D[d],e,esize] = \text{Elem}[\text{zipped}_d,2*e,esize]; \\
\quad &\quad \quad \text{Elem}[D[m],e,esize] = \text{Elem}[\text{zipped}_d,2*e+1,esize]; \\
\end{align*}
VUZP (alias)

Vector Unzip de-interleaves the elements of two vectors

This instruction is a pseudo-instruction of the VTRN instruction. This means that:

- The encodings in this description are named to match the encodings of VTRN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VTRN gives the operational pseudocode for this instruction.

A1

\[
\begin{array}{cccccccccccccccccccc}
\]

64-bit SIMD vector variant

VUZP{<c>}{<q>}.32 <Dd>, <Dm>

is equivalent to

VTRN{<c>}{<q>}.32 <Dd>, <Dm>

and is never the preferred disassembly.

T1

\[
\begin{array}{cccccccccccccccccccc}
\]

64-bit SIMD vector variant

VUZP{<c>}{<q>}.32 <Dd>, <Dm>

is equivalent to

VTRN{<c>}{<q>}.32 <Dd>, <Dm>

and is never the preferred disassembly.

Assembler symbols

- `<c>`: For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
- `<q>`: For encoding T1: see Standard assembler syntax fields on page F2-2406.
- `<Dd>`: See Standard assembler syntax fields on page F2-2406.
- `<Dm>`: Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- `<M>`: Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

The description of VTRN gives the operational pseudocode for this instruction.
F6.1.233 VZIP

Vector Zip interleaves the elements of two vectors.

The elements of the vectors can be 8-bit, 16-bit, or 32-bit. There is no distinction between data types.

The following figure shows an example of the operation of VZIP doubleword operation for data type 8.

VZIP.8, doubleword

<table>
<thead>
<tr>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dd</td>
<td>A7</td>
</tr>
<tr>
<td>Dm</td>
<td>B7</td>
</tr>
</tbody>
</table>

The following figure shows an example of the operation of VZIP quadword operation for data type 32.

VZIP.32, quadword

<table>
<thead>
<tr>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Qd</td>
<td>A3</td>
</tr>
<tr>
<td>Qm</td>
<td>B3</td>
</tr>
</tbody>
</table>

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support on page G1-3881.

A1

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 18 17 16</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vd</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Q</td>
<td>M</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VZIP{<c>}{<q>}{<dt> <Dd>, <Dm>}

128-bit SIMD vector variant

Applies when Q == 1.

VZIP{<c>}{<q>}{<dt> <Qd>, <Qm>}

Decode for all variants of this encoding

if size == '11' || (Q == '0' & size == '10') then UNDEFINED;
if Q == '1' & Q <= '0' || Vd<>0 then UNDEFINED;
quadword_operation = (Q == '1'); esize = 8 << UInt(size);
d = UInt(D:Vd); m = UInt(M:Vm);

T1

<table>
<thead>
<tr>
<th>15 14 13 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 2 1 0</th>
<th>15 12</th>
<th>11 10 9 8</th>
<th>7 6 5 4</th>
<th>3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>1</td>
<td>size</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vd</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Q</td>
<td>M</td>
</tr>
</tbody>
</table>

64-bit SIMD vector variant

Applies when Q == 0.

VZIP{<c>}{<q>}{<dt> <Dd>, <Dm>
128-bit SIMD vector variant

Applies when Q == 1.

VZIP{<c>}{<q>}.<dt> <Qd>, <Qm>

Decode for all variants of this encoding

if size == '11' || (Q == '0' & & size == '10') then UNDEFINED;
if Q == '1' && (Va<0> == '1' || Vm<0> == '1') then UNDEFINED;
quadword_operation = (Q == '1');  esize = 8 << UInt(size);
d = UInt(D:Vd);  m = UInt(M:Vm);

Assembler symbols

<c> For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
For encoding T1: see Standard assembler syntax fields on page F2-2406.

<q> See Standard assembler syntax fields on page F2-2406.

<dt> For the 64-bit SIMD vector variant: is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
8 when size == 00
16 when size == 01
The encoding size = 1x is reserved.
For the 128-bit SIMD vector variant: is the data type for the elements of the vectors, encoded in the "size" field. It can have the following values:
8 when size == 00
16 when size == 01
32 when size == 10
The encoding size = 11 is reserved.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Do> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Mo> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

if ConditionPassed() then
  EncodingSpecificOperations();  CheckAdvSIMDEnabled();
  if quadword_operation then
    if d == m then
      Q[d>>1] = bits(128) UNKNOWN;  Q[m>>1] = bits(128) UNKNOWN;
    else
      bits(256) zipped_q;
      for e = 0 to (128 DIV esize) - 1
        Elem[zipped_q,2*e,esize] = Elem[Q[d>>1],e,esize];
        Elem[zipped_q,2*e+1,esize] = Elem[Q[m>>1],e,esize];
        Q[d>>1] = zipped_q<127:0>;  Q[m>>1] = zipped_q<255:128>;
    else
      if d == m then
        D[d] = bits(64) UNKNOWN;  D[m] = bits(64) UNKNOWN;
      else
        bits(128) zipped_d;
        for e = 0 to (64 DIV esize) - 1
          D[d] = bits(64) UNKNOWN;  D[m] = bits(64) UNKNOWN;
  else
    bits(128) zipped_d;
    for e = 0 to (64 DIV esize) - 1

\[ \text{Elem}[\text{zipped}_d, 2e+1, \text{esize}] = \text{Elem}[D[d], e, \text{esize}] ; \]
\[ \text{Elem}[^{\text{zipped}}_d, 2e+1, \text{esize}] = \text{Elem}[D[m], e, \text{esize}] ; \]
\[ D[d] = \text{zipped}_d<63:0> ; \quad D[m] = \text{zipped}_d<127:64> ; \]
F6.1.234 VZIP (alias)

Vector Zip interleaves the elements of two vectors

This instruction is a pseudo-instruction of the VTRN instruction. This means that:

- The encodings in this description are named to match the encodings of VTRN.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of VTRN gives the operational pseudocode for this instruction.

A1

$[31\ 30\ 29\ 28\ | 27\ 26\ 25\ 24\ | 23\ 22\ 21\ 20\ | 19\ 18\ 17\ 16\ |15\ 12\ | 11\ 10\ 9\ 8\ | 7\ 6\ 5\ 4\ | 3\ 0 | 1\ 1\ 1\ 0\ 0\ 1\ 1\ 1\ | D\ 1\ 1\ | size\ 1\ 0\ | Vd\ 0\ 0\ 0\ 1\ 0\ | M\ 0\ | Vm]$

64-bit SIMD vector variant

VZIP{<c>}{<q>}.32 <Dd>, <Dm>

is equivalent to

VTRN{<c>}{<q>}.32 <Dd>, <Dm>

and is never the preferred disassembly.

T1

$[15\ 14\ 13\ 12\ | 11\ 10\ 9\ 8\ | 7\ 6\ 5\ 4\ | 3\ 2\ 1\ 0\ |15\ 12\ | 11\ 10\ 9\ 8\ | 7\ 6\ 5\ 4\ | 3\ 0 | 1\ 1\ 1\ 1\ 1\ 1\ 1\ | D\ 1\ 1\ | size\ 1\ 0\ | Vd\ 0\ 0\ 0\ 1\ 0\ | M\ 0\ | Vm]$

64-bit SIMD vector variant

VZIP{<c>}{<q>}.32 <Dd>, <Dm>

is equivalent to

VTRN{<c>}{<q>}.32 <Dd>, <Dm>

and is never the preferred disassembly.

Assembler symbols

- `<c>` For encoding A1: see Standard assembler syntax fields on page F2-2406. This encoding must be unconditional.
  
  For encoding T1: see Standard assembler syntax fields on page F2-2406.

- `<q>` See Standard assembler syntax fields on page F2-2406.

- `<Dd>` Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

- `<Dm>` Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation for all encodings

The description of VTRN gives the operational pseudocode for this instruction.
Part G

The AArch32 System Level Architecture
Chapter G1
The AArch32 System Level Programmers’ Model

This chapter gives a system level description of the programmers’ model for execution in AArch32 state. It contains the following sections:

• About the AArch32 System level programmers’ model on page G1-3782.
• Exception levels on page G1-3783.
• Exception terminology on page G1-3784.
• Execution state on page G1-3786.
• Instruction Set state on page G1-3788.
• Security state on page G1-3789.
• Security state, Exception levels, and AArch32 execution privilege on page G1-3792.
• Virtualization on page G1-3794.
• AArch32 PE modes, and general-purpose and Special-purpose registers on page G1-3796.
• Process state, PSTATE on page G1-3805.
• Instruction set states on page G1-3810.
• Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812.
• Exception return to an Exception level using AArch32 on page G1-3834.
• Asynchronous exception behavior for exceptions taken from AArch32 state on page G1-3839.
• AArch32 state exception descriptions on page G1-3849.
• Reset into AArch32 state on page G1-3868.
• Mechanisms for entering a low-power state on page G1-3872.
• The AArch32 System register interface on page G1-3877.
• Advanced SIMD and floating-point support on page G1-3880.
• Configurable instruction enables and disables, and trap controls on page G1-3885.
G1.1 About the AArch32 System level programmers’ model

An application programmer has only a restricted view of the system. The System level programmers’ model supports this application level view of the system, and includes features that are required for one or both of an operating system (OS) and a hypervisor to provide the programming environment seen by an application. This chapter describes the System level programmers’ model when executing at EL1 or higher in an Exception level that is using AArch32.

The system level programmers’ model includes all of the system features required to support operating systems and to handle hardware events.

The following sections give a system level introduction to the basic concepts of the ARM architecture AArch32 state, and the terminology that is used for describing the architecture when executing in this state:

- Exception levels on page G1-3783.
- Exception terminology on page G1-3784.
- Execution state on page G1-3786.
- Instruction Set state on page G1-3788.
- Security state on page G1-3789.
- Virtualization on page G1-3794.

The rest of this chapter describes the system level programmers’ model when executing in AArch32 state.

The other chapters in this part describe:

- The memory system architecture, as seen when executing in an Exception level that is using AArch32:
  - Chapter G3 The AArch32 System Level Memory Model describes the general features of the ARMv8 memory model, when executing in AArch32 state, that are not visible at the application level.
  
  ______ Note ________

  Chapter E2 The AArch32 Application Level Memory Model describes the application level view of the memory model.

  ______ Note ________

  Chapter G4 The AArch32 Virtual Memory System Architecture describes the Virtual Memory System Architecture (VMSA) used in AArch32 state.

- The AArch32 System Registers, see Chapter G6 AArch32 System Register Descriptions.

  ______ Note ________

  The T32 and A32 instruction sets include instructions that provide system level functionality, such as returning from an exception. See for example, ERET on page F5-2673.
G1.2 Exception levels

The ARMv8-A architecture defines a set of Exception levels, EL0 to EL3, where:

- If ELn is the Exception level, increased values of n indicate increased software execution privilege.
- Execution at EL0 is called unprivileged execution.
- EL2 provides support for virtualization of Non-secure operation.
- EL3 provides support for switching between two Security states, Secure state and Non-secure state.

An implementation might not include all of the Exception levels. All implementations must include EL0 and EL1. EL2 and EL3 are optional.

Note

A PE is not required to implement a contiguous set of Exception levels. For example, it is permissible for an implementation to include only EL0, EL1, and EL3.

The effect of implementation choices on the programmers’ model on page D1-1619 provides information on implementations.

When executing in AArch32 state, execution can move between Exception levels only on taking an exception or on returning from an exception:

- On taking an exception, the Exception level can only increase or remain the same.
- On returning from an exception, the Exception level can only decrease or remain the same.

The Exception level that execution changes to or remains in on taking an exception is called the target Exception level of the exception.

Each exception type has a target Exception level that is either:

- Implicit in the nature of the exception.
- Defined by configuration bits in the System registers.

An exception cannot target EL0.

Exception levels exist within Security states. The ARMv8-A security model on page G1-3789 describes this. When executing at an Exception level, the PE can access both of the following:

- The resources that are available for the combination of the current Exception level and the current Security state.
- The resources that are available at all lower Exception levels, provided that those resources are available to the current Security state.

This means that if the implementation includes EL3, then because EL3 is only implemented in Secure state, execution at EL3 can access all resources available at all Exception levels, for both Security states.

Each Exception level other than EL0 has its own translation regime and associated control registers. For information on the translation regimes, see Chapter G4 The AArch32 Virtual Memory System Architecture.

G1.2.1 Typical Exception level usage model

The architecture does not specify what software uses which Exception level. Such choices are outside the scope of the architecture. However, the following is a common usage model for the Exception levels:

<table>
<thead>
<tr>
<th>Exception Level</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>Applications</td>
</tr>
<tr>
<td>EL1</td>
<td>OS kernel and associated functions that are typically described as privileged.</td>
</tr>
<tr>
<td>EL2</td>
<td>Hypervisor</td>
</tr>
<tr>
<td>EL3</td>
<td>Secure monitor</td>
</tr>
</tbody>
</table>
G1.3 Exception terminology

The following subsections define the terms that are used when describing exceptions:

- Terminology for taking an exception.
- Terminology for returning from an exception.
- Exception levels.
- Definition of a precise exception.
- Definitions of synchronous and asynchronous exceptions on page G1-3785.

G1.3.1 Terminology for taking an exception

An exception is generated when the PE first responds to an exceptional condition. The PE state at this time is the state that the exception is taken from. The PE state immediately after taking the exception is the state that the exception is taken to.

G1.3.2 Terminology for returning from an exception

To return from an exception, the PE must execute an exception return instruction. The PE state when an exception return instruction is committed for execution is the state the exception returns from. The PE state immediately after the execution of that instruction is the state that the exception returns to.

G1.3.3 Exception levels

An Exception level, ELn, with a larger value of n than another Exception level, is described as being a higher Exception level than the other Exception level. For example, EL3 is a higher Exception level than EL1.

An Exception level with a smaller value of n than another Exception level is described as being a lower Exception level than the other Exception level. For example, EL0 is a lower Exception level than EL1.

An Exception level is described as:

- Using AArch64 when execution in that Exception level is in the AArch64 Execution state.
- Using AArch32 when execution in that Exception level is in the AArch32 Execution state.

G1.3.4 Definition of a precise exception

An exception is described as precise when the exception handler receives the PE state and memory system state that is consistent with the PE having executed all of the instructions up to but not including the point in the instruction stream where the exception was taken, and none afterwards.

Other than the SError interrupt all exceptions that are taken to AArch32 state are required to be precise. For each occurrence of an SError interrupt, whether the interrupt is precise or imprecise is IMPLEMENTATION DEFINED.

Where a synchronous exception that is taken to AArch32 state is generated as part of an instruction that performs more than one single-copy atomic memory access, the definition of precise permits that the values in registers or memory affected by those instructions can be UNKNOWN, provided that:

- The accesses affecting those registers or memory locations do not, themselves, generate exceptions.
- The registers are not involved in the calculation of the memory address that is used by the instruction.

In AArch32 state, examples of instructions that perform more than one single-copy atomic memory access are the LDM and STM instructions.

Note

- For the definition of a single-copy atomic access, see Properties of single-copy atomic accesses on page E2-2329.
- The SError interrupt replaces the ARMv7 asynchronous abort.
G1.3.5 Definitions of synchronous and asynchronous exceptions

An exception is described as **synchronous** if all of the following apply:

- The exception is generated as a result of direct execution or attempted execution of an instruction.
- The return address presented to the exception handler is guaranteed to indicate the instruction that caused the exception.
- The exception is precise.

An exception is described as **asynchronous** if any of the following apply:

- The exception is not generated as a result of direct execution or attempted execution of the instruction stream.
- The return address presented to the exception handler is not guaranteed to indicate the instruction that caused the exception.
- The exception is imprecise.

For more information about exceptions, see *Handling exceptions that are taken to an Exception level using AArch32* on page G1-3812.
G1.4 Execution state

The Execution states are:

AArch64  The 64-bit Execution state.
AArch32  The 32-bit Execution state. Operation in this state is compatible with ARMv7-A operation.

Execution state on page A1-33 gives more information about them.

Exception levels use Execution states. For example, EL0, EL1 and EL2 might all be using AArch32, under EL3 using AArch64.

This means that:

- Different software layers, such as an application, an operating system kernel, and a hypervisor, executing at different Exception levels, can execute in different Execution states.
- The PE can change Execution states only either:
  - At reset.
  - On a change of Exception level.

________ Note ________

- Typical Exception level usage model on page G1-3783 shows which Exception levels different software layers might typically use.
- The effect of implementation choices on the programmers’ model on page D1-1619 gives information on supported configurations of Exception levels and Execution states.

The interaction between the AArch64 and AArch32 Execution states is called interprocessing. Interprocessing on page D1-1607 describes this.

G1.4.1 About the AArch32 PE modes

AArch32 state provides a set of PE modes that support normal software execution and handle exceptions. The current mode determines the set of registers that are available, as described in AArch32 general-purpose registers, the PC, and the Special-purpose registers on page G1-3801.

The AArch32 modes are:

- Monitor mode. This mode always executes at Secure EL3.
- Hyp mode. This mode always executes at Non-secure EL2.
- System, Supervisor, Abort, Undefined, IRQ and FIQ modes. The Exception level these modes execute at depends on the Security state, as described in Security state on page G1-3789.
- User mode. This mode always executes at EL0.

________ Note ________

AArch64 state does not support modes. Modes are a concept that is specific to AArch32 state. Modes that execute at a particular Exception level are only implemented if that Exception level supports using AArch32.

For more information on modes see AArch32 PE mode descriptions on page G1-3796.

The mode in use immediately before an exception is taken is described as the mode the exception is taken from. The mode that is used on taking the exception is described as the mode the exception is taken to.

All of the following define the mode that an exception is taken to:

- The type of exception.
- The mode the exception is taken from.
- Configuration settings defined at EL2 and EL3.
Monitor mode and Hyp mode can create system traps that cause exceptions to EL3 or EL2 respectively. There is an architected hierarchy where EL2 and EL3 configuration settings affect a common condition, for example interrupt routing. When no traps are enabled for a particular condition, the AArch32 mode an exception is taken to is called the default mode for that exception.

In AArch32 state, a number of different modes can exist at the same Exception level. All modes at a particular Exception level have the execution privilege, meaning they have the same access rights for accesses to memory and System registers. However, the mapping of PE modes to Exception levels depends on the Security state, as described in Security state on page G1-3789. Security state, Exception levels, and AArch32 execution privilege on page G1-3792 gives more information about the PE modes, their associated execution privilege, and how this maps onto the Exception levels.
G1.5 Instruction Set state

In AArch32 state, the Instruction Set state determines the instruction set that the PE is executing. In an implementation that follows the ARM recommendations, the available Instruction Set states are:

- **T32 state** The PE is executing T32 instructions.
- **A32 state** The PE is executing A32 instructions.

---

**Note**

In previous versions of the ARM architecture:

- The T32 instruction set was called the Thumb instruction set.
- The A32 instruction set was called the ARM instruction set.

---

For more information, see *Process state, PSTATE on page E1-2294*. 
G1.6 Security state

The ARMv8-A architecture provides two Security states, each with an associated physical memory address space, as follows:

Secure state  When in this state, the PE can access both the Secure physical address space and the Non-secure physical address space.

Non-secure state  When in this state, the PE:
• Can access only the Non-secure physical address space.
• Cannot access the Secure system control resources.

For information on how virtual addresses translate onto Secure physical and Non-secure addresses, see About VMSAv8-32 on page G4-4022.

G1.6.1 The ARMv8-A security model

The general principles of the ARMv8-A security model are:

• If the implementation includes EL3 then it has two Security states, Secure and Non-secure, and:
  — EL3 exists only in Secure state.
  — A change from Non-secure state to Secure state can only occur on taking an exception to EL3.
  — A change from Secure state to Non-secure state can only occur on an exception return from EL3.
  — If EL2 is implemented, it exists only in Non-secure state.

• If the implementation does not include EL3 it has one Security state, that is:
  — IMPLEMENTATION DEFINED, if the implementation does not include EL2.
  — Non-secure state if the implementation includes EL2.

The AArch32 security model, and execution privilege

The Exception level hierarchy of four Exception levels, EL0, EL1, EL2, and EL3, applies to execution in both Execution states. This section describes the mapping between Exception levels, AArch32 modes, and execution privilege.

The AArch32 modes Monitor, System, Supervisor, Abort, Undefined, IRQ, and FIQ all have the same execution privilege.

In Secure state:

• Monitor mode executes only at EL3, and is accessible only when EL3 is using AArch32.

• System mode, Supervisor mode, Abort mode, Undefined mode, IRQ mode, and FIQ mode all:
  — Execute at EL1 when EL3 is using AArch64.
  — Execute at EL3 when EL3 is using AArch32.

This means that there is a difference in the Secure state hierarchy that the PE is using, depending on which Execution state EL3 is using:

• If EL3 is using AArch64:
  — There is no support for Monitor mode.
  — If EL1 is using AArch32, System mode, Supervisor mode, Abort mode, Undefined mode, IRQ mode, and FIQ mode execute at Secure EL1.

• If EL3 is using AArch32:
  — Monitor mode is supported, and executes at Secure EL3
  — System mode, Supervisor mode, Abort mode, Undefined mode, IRQ mode, and FIQ mode execute at Secure EL3.
  — There is no support for a Secure EL1 Exception level.
See Security behavior in Exception levels using AArch32 when EL3 is using AArch64 on page G1-3824 for more information about operation in a Secure EL1 mode when EL3 is using AArch64.

In Non-secure state, the PL1 modes System, Supervisor, Abort, Undefined, IRQ, and FIQ always execute at EL1. User mode always executes at EL0 and has the lowest possible execution privilege. Hyp mode always executes in Non-secure state at EL2 and has higher execution privilege than all of:

- User mode.
- System mode, Supervisor mode, Abort mode, Undefined mode, IRQ mode, and FIQ mode.

Limited use of Privilege level in ARMv8 AArch32 state on page G1-3793 describes how, in some contexts, the concept of Privilege levels can be used to represent the execution privilege hierarchy.

For more information about the modes see About the AArch32 PE modes on page G1-3786.

Figure G1-1 shows the security model when EL3 is using AArch32, and shows the expected use of the different Exception levels, and which modes execute at which Exception levels.

Note
For an overview of the Security models when EL3 is using AArch64:

- See Figure G1-2 on page G1-3799 for the case where EL2, EL1, and EL0 are all using AArch32. This figure shows the implementation of the PE modes.
- See Figure D1-1 on page D1-1503 for an overview of the set of possible implementations.
Figure G1-1 on page G1-3790 shows that when EL3 is using AArch32, the Exception levels and modes available in each Security state are as follows:

**Secure state**

- **EL0** User mode.
- **EL3** Any mode that is available in Secure state, other than User mode.

**Non-secure state**

- **EL0** User mode.
- **EL1** Any mode that is available in Non-secure state, other than Hyp mode and User mode.
- **EL2** Hyp mode.

Execution at EL0 is described as *unprivileged execution*.

A mode associated with a particular Exception level, ELₙ, is described as an ELₙ mode.

---

**Note**

The Exception level defines the ability to access resources in the current Security state, and does not imply anything about the ability to access resources in the other Security state.

When EL3 is using AArch32, many AArch32 System registers accessible at PL1 are *banked* between the Secure and Non-secure states.

When EL3 is using AArch64 and Secure EL1 is using AArch32, System registers accessible at PL1 are not banked between the Non-secure and Secure states. Software running at EL3 is expected to switch the content of the PL1-accessible System registers between the Secure and Non-secure context, in a similar manner to switching the contents of general purpose registers. For information on the relationship between AArch64 and AArch32 System registers in an interprocessing environment, see *Mapping of the System registers between the Execution states* on page D1-1610.

For more information on the System registers, see *The AArch32 System register interface* on page G1-3877.

The Secure Monitor Call (SMC) instruction provides software with a system call to EL3. When executing at a privileged Exception level, SMC instructions generates exceptions. For more information, see *Secure Monitor Call (SMC) exception* on page G1-3854 and *SMC* on page F5-2983.

---

**Note**

For more information about the Privilege level terminology, see *Security state, Exception levels, and AArch32 execution privilege* on page G1-3792.

---

**Changing from Secure state to Non-secure state**

Monitor mode is provided to support switching between Secure and Non-secure states. When executing in an Exception level that is using AArch32, except in Monitor mode and Hyp mode, the Security state is controlled:

- By the SCR.NS bit, when EL3 is using AArch32.
- By the SCR_EL3.NS bit, when EL3 is using AArch64.

The mapping of AArch32 privileged modes to the exception hierarchy means that it is possible when EL3 is using AArch32 to change from EL3 to Non-secure EL1 without an exception return. This can occur in one of the following ways:

- Using an MSR or CPS instruction to switch from Monitor mode to another privileged mode while SCR.NS is 1.
- Using an MCR instruction that writes SCR.NS to change from Secure to Non-secure state when in a privileged mode other than Monitor mode.

ARM strongly recommends that software executing at EL3 using AArch32 does not use either of these mechanisms to change from EL3 to Non-secure EL1 without an exception return. The use of both of these mechanisms is deprecated.
G1.7 Security state, Exception levels, and AArch32 execution privilege

In ARMv8, the hierarchy of software execution privilege, within a particular Security state, is defined by the Exception levels, with higher Exception level numbers indicating higher privilege. Table G1-1 shows this hierarchy for each Security state.

Table G1-1 Execution privilege and Exception levels, by Security state

<table>
<thead>
<tr>
<th>Execution privilege</th>
<th>Secure state</th>
<th>Non-secure state</th>
<th>Typical use</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highest</td>
<td>EL3</td>
<td>-a</td>
<td>Secure monitor</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>EL2</td>
<td>Hypervisor</td>
</tr>
<tr>
<td></td>
<td>EL1</td>
<td>EL1</td>
<td>Secure or Non-secure OS</td>
</tr>
<tr>
<td>Lowest, Unprivileged</td>
<td>EL0</td>
<td>EL0</td>
<td>Secure or Non-secure application</td>
</tr>
</tbody>
</table>

When executing in AArch32 state, within a given Security state, the current PE state, including the execution privilege, is primarily indicated by the current PE mode. In Secure state, how the PE modes map onto the Exception levels depends on whether EL3 is using AArch32 or is using AArch64, and:

- Figure G1-1 on page G1-3790 shows this mapping when EL3 is using AArch32.
- Figure G1-2 on page G1-3799 shows this mapping when EL3 is using AArch64.

Table G1-2 shows this mapping. In interpreting this table:

- Monitor mode is implemented only in Secure state, and only if EL3 is using AArch32.
- Hyp mode is implemented only in Non-secure state, and only if EL2 is using AArch32.
- System, FIQ, IRQ, Supervisor, Abort, and Undefined modes are implemented:
  - **In Secure state** If either:
    - EL3 is using AArch32.
    - EL3 is using AArch64 and EL1 is using AArch32.
  - **In Non-secure state** If EL1 is using AArch32.
  - User mode is implemented if EL0 is using AArch32.

Table G1-2 Mapping of AArch32 PE modes to Exception levels

<table>
<thead>
<tr>
<th>Exception level</th>
<th>PE modes in the given Security state, and EL3 Execution state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Secure state, EL3 using AArch32</td>
</tr>
<tr>
<td>EL3</td>
<td>Monitor, System, FIQ, IRQ, Supervisor, Abort, Undefined</td>
</tr>
<tr>
<td>EL2</td>
<td>-</td>
</tr>
<tr>
<td>EL1</td>
<td>-</td>
</tr>
<tr>
<td>EL0</td>
<td>User</td>
</tr>
</tbody>
</table>

Because AArch32 behavior is described in terms of the PE modes, and transitions between PE modes, the Exception levels are implicit in most of the description of operation in AArch32 state.
G1.7.1 Limited use of Privilege level in ARMv8 AArch32 state

As described in The VMSAv8-32 translation regimes on page G4-4024, a translation regime maps a virtual address (VA) to the corresponding physical address (PA). The VMSAv8-64 translation regimes are defined by the Exception levels that use them. However, because the mapping between PE modes and Exception levels in Secure state depends on whether EL3 is using AArch32 or is using AArch64, as shown in Table G1-2 on page G1-3792, the VMSAv8-32 translation regimes cannot be described simply in terms of either the Exception levels or the PE modes that use them.

To provide a consistent description of address translation as seen from AArch32 state, the VMSAv8-32 translation regimes are described in terms of the Privilege levels originally defined in the ARMv7 descriptions of AArch32 state. Table G1-3 shows how the PE modes map to these Privilege levels:

<table>
<thead>
<tr>
<th>Privilege level</th>
<th>Secure state</th>
<th>Non-secure state</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL2</td>
<td>-</td>
<td>Hyp(^a)</td>
</tr>
<tr>
<td>PL1</td>
<td>Monitor(^b), System, FIQ, IRQ, Supervisor, Abort, Undefined</td>
<td>System, FIQ, IRQ, Supervisor, Abort, Undefined</td>
</tr>
<tr>
<td>PL0</td>
<td>User</td>
<td>User</td>
</tr>
</tbody>
</table>

\(^a\) Implemented only in Non-secure state, and only if EL2 is using AArch32
\(^b\) Implemented only in Secure state, and only if EL3 is using AArch32.

Comparing Table G1-3 with Table G1-2 on page G1-3792 shows that:

**In Non-secure state**

Each privilege level maps to the corresponding Exception level. For example PL1 maps to EL1.

**In Secure state**

PL0 maps to EL0.

The mapping of PL1 depends on the Execution state being used by EL3, as follows:

- **EL3 using AArch64** Secure PL1 maps to Secure EL1. Monitor mode is not implemented.
- **EL3 using AArch32** Secure PL1 maps to Secure EL3. Monitor mode is implemented as one of the Secure PL1 modes.
G1.8 Virtualization

The support for virtualization described in this section applies only to an implementation that includes EL2. A PE is in Hyp mode when it is executing at EL2 in the AArch32 state. An exception return from Hyp mode to software running at EL1 or EL0 is performed using the ERET instruction.

EL2 provides a set of features that support virtualizing the Non-secure state of an ARMv8-A implementation. The basic model of a virtualized system involves:

• A hypervisor, running in EL2, that is responsible for switching between virtual machines. A virtual machine is comprised of Non-secure EL1 and Non-secure EL0.
• A number of Guest operating systems, that each run in Non-secure EL1, on a virtual machine.
• For each Guest operating system, applications, that usually run in Non-secure EL0, on a virtual machine.

—— Note ———

In some systems, a Guest OS is unaware that it is running on a virtual machine, and is unaware of any other Guest OS. In other systems, a hypervisor makes the Guest OS aware of these facts. The ARMv8-A architecture supports both of these models.

The hypervisor assigns a virtual machine identifier (VMID) to each virtual machine.

EL2 is implemented only in Non-secure state, to support Guest OS management. EL2 provides controls to:

• Provide virtual values for the contents of a small number of identification registers. A read of one of these registers by a Guest OS or the applications for a Guest OS returns the virtual value.
•Trap various operations, including memory management operations and accesses to many other registers. A trapped operation generates an exception that is taken to EL2.
• Route interrupts to the appropriate one of:
  — The current Guest OS.
  — A Guest OS that is not currently running.
  — The hypervisor.

In Non-secure state:

• The implementation provides an independent translation regime for memory accesses from EL2.
• For the PL1&0 translation regime, address translation occurs in two stages:
  — Stage 1 maps the virtual address (VA) to an intermediate physical address (IPA). This is managed at EL1, usually by a Guest OS. The Guest OS believes that the IPA is the physical address (PA).
  — Stage 2 maps the IPA to the PA. This is managed at EL2. The Guest OS might be completely unaware of this stage.

For more information on the translation regimes, see Chapter G4 The AArch32 Virtual Memory System Architecture.

G1.8.1 The effect of implementing EL2 on the Exception model

An implementation that includes EL2 implements the following exceptions:

• Hypervisor Call (HVC) exception.
• Traps to EL2. EL2 configurable controls on page G1-3894, describes these.
• All of the virtual interrupts:
  — Virtual SError.
  — Virtual IRQ.
  — Virtual FIQ.

HVC exceptions are always taken to EL2. All virtual interrupts are always taken to EL1, and can only be taken from Non-secure EL1 or EL0.

Each of the virtual interrupts can be independently enabled using controls at EL2.
Each of the virtual interrupts has a corresponding physical interrupt. See *Virtual interrupts.*

When a virtual interrupt is enabled, its corresponding physical exception is taken to EL2, unless EL3 has configured that physical exception to be taken to EL3. For more information, see *Asynchronous exception behavior for exceptions taken from AArch32 state* on page G1-3839.

An implementation that includes EL2 also:

- Provides controls that can be used to route some synchronous exceptions, taken from Non-secure state, to EL2. For more information see:
  - *Routing exceptions from Non-secure EL0 to EL2* on page G1-3828.
  - *Routing debug exceptions to EL2* on page G1-3833.

- Provides mechanisms to trap PE operations to EL2. See *EL2 configurable controls* on page G1-3894.

When an operation is trapped to EL2, the hypervisor typically either:

- Emulates the required operation. The application running in the Guest OS is unaware of the trap.
- Returns an error to the Guest OS.

### Virtual interrupts

The virtual interrupts have names that correspond to the physical interrupts, as shown in Table G1-4.

<table>
<thead>
<tr>
<th>Physical interrupt</th>
<th>Corresponding virtual interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td>External SError</td>
<td>Virtual SError</td>
</tr>
<tr>
<td>IRQ</td>
<td>Virtual IRQ</td>
</tr>
<tr>
<td>FIQ</td>
<td>Virtual FIQ</td>
</tr>
</tbody>
</table>

Software executing at EL2 can use virtual interrupts to signal physical interrupts to Non-secure EL1 and Non-secure EL0. *Example G1-1* shows a usage model for virtual interrupts.

#### Example G1-1 Virtual interrupt usage model

A usage model is as follows:

1. Software executing at EL2 routes a physical interrupt to EL2.
2. When a physical interrupt of that type occurs, the exception handler executing in EL2 determines whether the interrupt can be handled in EL2 or requires routing to a Guest OS in EL1. If the interrupt requires routing to a Guest OS:
   - If the Guest OS is currently running, the hypervisor uses the appropriate virtual interrupt type to signal the physical interrupt to the Guest OS.
   - If the Guest OS is not currently running, the physical interrupt is marked as pending for the guest OS. When the hypervisor next switches to the virtual machine that is running that Guest OS, the hypervisor uses the appropriate virtual interrupt type to signal the physical interrupt to the Guest OS.

Non-secure EL1 and Non-secure EL0 modes cannot distinguish a virtual interrupt from the corresponding physical interrupt.

For more information see *Virtual exceptions when an implementation includes EL2* on page G1-3839.
G1.9 AArch32 PE modes, and general-purpose and Special-purpose registers

The following sections describe the AArch32 PE modes and the general-purpose registers and the PC:

- AArch32 PE mode descriptions.
- AArch32 general-purpose registers, the PC, and the Special-purpose registers on page G1-3801.
- Saved Program Status Registers (SPSRs) on page G1-3803.
- ELR_hyp on page G1-3804.

--- Note ---

The PC is included in the scope of this section because, in AArch32 state, it is defined as being part of the same register file as the general-purpose registers. That is, the AArch32 register file R0-R15 comprises:

- The general-purpose registers R0-R14.
- The PC, that can be described as R15.

G1.9.1 AArch32 PE mode descriptions

Table G1-5 shows the PE modes defined by the ARM architecture, for execution in AArch32 state. In this table:

- The PE mode column gives the name of each mode and the abbreviation used, for example, in the general-purpose register name suffixes used in AArch32 general-purpose registers, the PC, and the Special-purpose registers on page G1-3801.
- The Encoding column gives the corresponding PSTATE.M field.
- The Exception level column gives the Exception level at which the mode is implemented, including dependencies on the current Security state and on whether EL3 is using AArch32, see Exception levels on page G1-3783.

### Table G1-5 AArch32 PE modes

<table>
<thead>
<tr>
<th>PE mode</th>
<th>Encoding</th>
<th>Security state</th>
<th>Exception level</th>
<th>Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td>User</td>
<td>usr</td>
<td>10000</td>
<td>Both</td>
<td>EL0</td>
</tr>
<tr>
<td>FIQ</td>
<td>fiq</td>
<td>10001</td>
<td>Non-secure Secure</td>
<td>EL1</td>
</tr>
<tr>
<td>IRQ</td>
<td>irq</td>
<td>10010</td>
<td>Non-secure Secure</td>
<td>EL1</td>
</tr>
<tr>
<td>Supervisor</td>
<td>svc</td>
<td>10011</td>
<td>Non-secure Secure</td>
<td>EL1</td>
</tr>
<tr>
<td>Monitor</td>
<td>mon</td>
<td>10110</td>
<td>Secure</td>
<td>EL3</td>
</tr>
<tr>
<td>Abort</td>
<td>abc</td>
<td>10111</td>
<td>Non-secure Secure</td>
<td>EL1</td>
</tr>
<tr>
<td>Hyp</td>
<td>hyp</td>
<td>11010</td>
<td>Non-secure Secure</td>
<td>EL2</td>
</tr>
<tr>
<td>Undefined</td>
<td>und</td>
<td>11011</td>
<td>Non-secure Secure</td>
<td>EL1</td>
</tr>
<tr>
<td>System</td>
<td>sys</td>
<td>11111</td>
<td>Non-secure Secure</td>
<td>EL1</td>
</tr>
</tbody>
</table>

a. EL3 if EL3 is using AArch32. EL1 if EL3 is using AArch64 and EL1 is using AArch32.

Mode changes can be made under software control, or can be caused by an external or internal exception.
Notes on the AArch32 PE modes

PE modes are defined only in AArch32 state. Because each mode is implemented as part of a particular Exception level that is using AArch32, the set of available modes depends on which Exception levels are implemented and using AArch32, as described in Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

This section gives more information about each of the modes, when it is implemented.

User mode
Software executing in User mode executes at EL0. Execution in User mode is sometimes described as unprivileged execution. Application programs normally execute in User mode, and any program executed in User mode:

- Makes only unprivileged accesses to system resources, meaning it cannot access protected system resources.
- Makes only unprivileged access to memory.
- Cannot change mode except by causing an exception, see Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812.

System mode
System mode is implemented at EL1 or EL3, see Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

System mode has the same registers available as User mode, and is not entered by any exception.

Supervisor mode
Supervisor mode is implemented at EL1 or EL3, see Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

Supervisor mode is the default mode to which a Supervisor Call exception is taken. Executing a SVC (Supervisor Call) instruction generates a Supervisor Call exception.

In an implementation where the highest implemented Exception level is using AArch32, if that Exception level is EL3 or EL1, a PE enters Supervisor mode on Reset.

Abort mode
Abort mode is implemented at EL1 or EL3, see Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

Abort mode is the default mode to which a Data Abort exception or Prefetch Abort exception is taken.

Undefined mode
Undefined mode is implemented at EL1 or EL3, see Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

Undefined mode is the default mode to which an instruction-related exception, including any attempt to execute an UNDEFINED instruction, is taken.

FIQ mode
FIQ mode is implemented at EL1 or EL3, see Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

FIQ mode is the default mode to which an FIQ interrupt is taken.

IRQ mode
IRQ mode is implemented at EL1 or EL3, see Effect of the EL3 Execution state on the PE modes and Exception levels on page G1-3799.

IRQ mode is the default mode to which an IRQ interrupt is taken.

Hyp mode
Hyp mode is the Non-secure EL2 mode.

Hyp mode is entered on taking an exception from Non-secure state that must be taken to EL2.

In an implementation where the highest implemented Exception level is EL2 and EL2 uses AArch32 on reset, a PE enters Hyp mode on Reset.

The Hypervisor Call exception and Hyp Trap exception are implemented as part of EL2 and are always taken to Hyp mode.
Note

This means that Hypervisor Call and Hyp Trap exceptions cannot be taken from Secure state.

When the value of the Hypervisor Call enable bit, SCR.HCE, is 1, executing an HVC (Hypervisor Call) instruction in a Non-secure EL1 mode generates a Hypervisor Call exception.

For more information, see Hyp mode on page G1-3800.

Monitor mode

Monitor mode is the Secure EL3 mode. This means it is always in the Secure state, regardless of the value of the SCR.NS bit.

Monitor mode is the mode to which a Secure Monitor Call exception is taken. In a Non-secure EL1 mode, or a Secure EL3 mode, executing an SMC (Secure Monitor Call) instruction generates a Secure Monitor Call exception.

When EL3 is using AArch32, some exceptions that are taken to a different mode by default can be configured to be taken to EL3, see PE mode for taking exceptions on page G1-3822.

When EL3 is using AArch32, software executing in Monitor mode:

• Has access to both the Secure and Non-secure copies of System registers.
• Can perform an exception return to Secure state, or to Non-secure state.

This means that, when EL3 is using AArch32, Monitor mode provides the only recommended method of changing between the Secure and Non-secure Security states.

Secure and Non-secure modes

In an implementation that includes EL3, the names of most implemented modes can be qualified as Secure or Non-secure, to indicate whether the PE is also in Secure state or Non-secure state. For example:

• If a PE is in Supervisor mode and Secure state, it is in Secure Supervisor mode.
• If a PE is in User mode and Non-secure state, it is in Non-secure User mode.

Note

As indicated in the appropriate Mode descriptions:

• Monitor mode is a Secure mode, meaning it is always in the Secure state.
• Hyp mode is a Non-secure mode, meaning it is accessible only in Non-secure state.
Effect of the EL3 Execution state on the PE modes and Exception levels

Figure G1-1 on page G1-3790 shows the PE modes, Exception levels, and Security states, for an implementation that includes all of the Exception levels, when EL3 is using AArch32. Figure G1-2 shows how the implemented modes change when EL3 is using AArch64.

Comparing Figure G1-1 and Figure G1-2 shows how, in Secure state only, the implementation of System, FIQ, IRQ, Supervisor, Abort, and Undefined mode depends on the Execution state that EL3 is using. That is, these modes are implemented as follows:

Non-secure state

- If Non-secure EL1 is using AArch32, then System, FIQ, IRQ, Supervisor, Abort, and Undefined modes are implemented as part of EL1. Otherwise, these modes are not implemented in Non-secure state.

Secure state

The implementation of these modes depends on the Execution state that EL3 is using, as follows:

- **EL3 using AArch64**
  - If Secure EL1 is using AArch32, then System, FIQ, IRQ, Supervisor, Abort, and Undefined modes are implemented as part of EL1. Otherwise, these modes are not implemented in Secure state.

- **EL3 using AArch32**
  - In Secure state, System, FIQ, IRQ, Supervisor, Abort, and Undefined modes are implemented as part of EL3, see Figure G1-1 on page G1-3790.
Hyp mode

Hyp mode is the Non-secure EL2 mode. When EL2 is using AArch32, it provides the usual method of controlling the virtualization of Non-secure execution at EL1 and EL0.

--- Note ---

The alternative method of controlling this functionality is by accessing the EL2 controls from EL3 with the SCR_EL3.NS or SCR.NS bit set to 1.

This section summarizes how Hyp mode differs from the other modes, and references where this part of the manual describes the features of Hyp mode in more detail:

- Software executing in Hyp mode executes at EL2, see Figure G1-1 on page G1-3790.
- Hyp mode is accessible only in Non-secure state. In Secure state, an attempt by a CPS or an MSR instruction to change PSTATE.M to Hyp mode is an illegal change to PSTATE.M, as described in Illegal changes to PSTATE.M on page G1-3809.
- In Non-debug state, the only mechanisms for changing to Hyp mode are:
  - An exception taken from a Non-secure EL1 or EL0 mode.
  - When EL3 is using AArch32, an exception return from Secure Monitor mode.
  - When EL3 is using AArch64, an exception return from EL3.
- In Hyp mode, the only exception return is execution of an ERET instruction, see ERET on page F5-2673.
- In Hyp mode, the CPACR has no effect on the execution of;
  - System register access instructions.
  - Advanced SIMD and floating-point instructions.
  - The HCPTR controls execution of these instructions in Hyp mode.
- If software running in Hyp mode executes an SVC instruction, the Supervisor Call exception generated by the instruction is taken to Hyp mode, see SVC on page F5-3129.
- An exception return with restored PSTATE specifying Hyp mode is an illegal return event, as described in Illegal return events from AArch32 state on page G1-3835, if any of the following applies:
  - EL3 is using AArch64 and the value of SCR_EL3.NS is 0.
  - EL3 is using AArch32 and the value of SCR.NS is 0.
  - The return is from a Non-secure EL1 mode.
- The instructions described in the following sections are UNDEFINED if executed in Hyp mode:
  - SRS. See SRS, SRSDA, SRSDB, SRSIA, SRSIB on page F5-3018.
  - RFE. See RFE, RFEDA, RFEDB, RFEIA, RFEIB on page F5-2918.
  - LDM (exception return) on page F5-2703.
  - LDM (User registers) on page F5-2705.
  - STM (User registers) on page F5-3053.
  - The SUBS PC, LR forms of the instructions described in SUB, SUBS (immediate) on page F5-3114.
--- Note ---

In T32 state, ERET is encoded as SUBS PC, LR, #0, and therefore this is a valid instruction.

---

In addition, deprecated forms of the A32 ADCS, ADDS, ANDS, BICS, EORS, MOV3, WNS, ORRS, RSBS, RSCS, SBCS, and SUBS instructions with the PC as the destination register are UNDEFINED if executed in Hyp mode. The instruction descriptions identify these UNDEFINED cases.
• The Load unprivileged and Store unprivileged instructions LDRT, LDRSHT, LDRHT, LDRBT, STRT, STRHT, and STRBT, are CONSTRAINED UNPREDICTABLE if executed in Hyp mode, see Execution of Load/Store unprivileged instructions in Hyp mode on page K1-5475.

In an implementation that includes EL3, from reset, the HVC instruction is UNDEFINED in Non-secure EL1 modes, meaning entry to Hyp mode is disabled by default. To permit entry to Hyp mode using the Hypervisor Call exception, Secure software must enable use of the HVC instruction:

• By setting the SCR_EL3.HCE bit to 1, if EL3 is using AArch64.
• By setting the SCR.HCE bit to 1, if EL3 is using AArch32.

When the HVC instruction is UNDEFINED in Non-secure EL1 modes because of the value of the SCR_EL3.HCE or SCR.HCE bit, HVC is CONSTRAINED UNPREDICTABLE in Hyp mode.

Pseudocode description of mode operations
The BadMode() function tests whether a 5-bit mode number corresponds to one of the permitted modes.

The BadMode() function is defined in Chapter 11 ARMv8 Pseudocode.

G1.9.2 AArch32 general-purpose registers, the PC, and the Special-purpose registers

The general-purpose registers, and the PC, in AArch32 state on page E1-2291 describes the application level view of the general-purpose registers, and the PC. This view provides:

• The general-purpose registers R0-R14, of which:
  — The preferred name for R13 is SP (stack pointer).
  — The preferred name for R14 is LR (link register).
• The PC (program counter), that can be described as R15.

These registers are selected from a larger set of registers, that includes Banked copies of some registers, with the current register selected by the execution mode. The implementation and banking of the general-purpose registers depends on whether or not the implementation includes EL2 and EL3, and whether those exception levels are using AArch32. Figure G1-3 on page G1-3802 shows the full set of Banked general-purpose registers, and the Special-purpose registers:

• The Program Status Registers CPSR and SPSR.
• ELR_hyp.

——— Note ————

The architecture uses system level register names, such as R0_usr, R8_usr, and R8_fiq, when it must identify a specific register. The application level names refer to the registers for the current mode, and usually are sufficient to identify a register.
As described in PE mode for taking exceptions on page G1-3822, on taking an exception the PE changes mode, unless it is already in the mode to which it must take the exception. Each mode that the PE might enter in this way has:

- A Banked copy of the stack pointer, for example SP_irq and SP_hyp.
- A register that holds a preferred return address for the exception. This is:
  - For the EL2 mode, Hyp mode, the Special-purpose register ELR_hyp.
  - For the other privileged modes to which exceptions can be taken, a Banked copy of the link register, for example LR_und and LR_mon.
- A saved copy of PSTATE, made on exception entry, for example SPSR_irq and SPSR_hyp.

In addition FIQ mode has Banked copies of the general-purpose registers R8 to R12.

User mode and System mode share the same general-purpose registers.

For more information about the application level view of the SP, LR, and PC, and the alternative descriptions of them as R13, R14 and R15, see The general-purpose registers, and the PC, in AArch32 state on page E1-2291.

### AArch32 Special-purpose registers

In AArch32 state, the Special-purpose registers are:

- The CPSR and its view as the APSR.
- The SPSR, including the banked copies SPSR_abt, SPSR_fiq, SPSR_hyp, SPSR_irq, SPSR_mon, SPSR_svc, and SPSR_und.
- The ELR_hyp.
Pseudocode description of general-purpose register and PC operations

The following pseudocode gives access to the general-purpose registers and the PC. These registers are an array, \_R[], indexed by parameter n. This array is common to AArch32 and AArch64 operation and therefore contains 31 64-bit registers. \_PC is the program counter, and its definition is common to AArch32 and AArch64 operation and therefore its size is 64-bit.

LookUpRIndex() looks up the index value, n, for the specified register number and PE mode, using RBankSelect() to evaluates the result.

R[] accesses the specified general-purpose register in the current PE mode, using Rmode[] to access the register, accessing \_R[] if necessary. SP accesses the stack pointer, LR accesses the link register, and PC accesses the program counter. Each function has a non-assignment form for register reads and an assignment form for register writes, other than PC, which has only a non-assignment form.

BranchTo() performs a branch to the specified address.

The \_R[], \_PC, LR, SP, LookUpRIndex(), RBankSelect(), Rmode[], and BranchTo() functions are defined in Chapter J1 ARMv8 Pseudocode.

G1.9.3 Saved Program Status Registers (SPSRs)

The Saved Program Status Registers (SPSRs) are used to save PE state on taking exceptions. In AArch32 state, there is an SPSR for every mode that an exception can be taken to, as shown in Figure G1-3 on page G1-3802. For example, the SPSR for Monitor mode is called SPSR_mon.

--- Note ---

Exceptions cannot be taken to EL0.

---

When the PE takes an exception, PE state is saved from PSTATE in the SPSR for the mode the exception is taken to. For example, if the PE takes an exception to Monitor mode, PE state is saved in SPSR_mon. For more information on PSTATE, see Process state, PSTATE on page G1-3805.

--- Note ---

All PSTATE fields are saved, including those which have no direct read and write access.

---

Saving the PSTATE fields means the exception handler can:

- On return from the exception, restore the PE state to the values it had immediately before the exception was taken. When the PE returns from an exception, PE state is restored to the state stored in the SPSR of the mode the exception is returning from, if the exception return is made using one of:
  - ERET.
  - LDM.
  - The Exception return form of the instruction described in MOV, MOVS (register) on page F5-2815.
  - The Exception return form of the instruction described in SUB, SUBS (immediate) on page F5-3114.
  For example, on returning from Monitor mode, PE state is restored to the state stored in SPSR_mon. If the exception return is made using the RFE instruction, the PE restores the PE state from an SPSR valued read from memory.

- Examine the value that PSTATE had when the exception was taken, for example to determine the instruction set state and privilege level in which the instruction that caused an Undefined Instruction exception was executed.

The SPSRs are UNKNOWN on reset. Any operation in a Non-secure EL1 or EL0 mode makes SPSR_hyp UNKNOWN.
SPSR format for exceptions taken to AArch32 state

The SPSR bit assignments are:

<table>
<thead>
<tr>
<th>Condition flags</th>
<th>Mask bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28</td>
<td>27 26 25 24</td>
</tr>
</tbody>
</table>

N, Z, C, V, Q, GE[3:0], bits[31:27, 19:16]
Shows the value of the PSTATE. {N, Z, C, V, Q, GE} flags immediately before the exception was taken.

IT[1:0], J, IL, IT[7:2], E, T, bits[26:24, 20, 15:9, 5]
Shows the values of the PSTATE. {IT[7:0], J, IL, E, T} PE state controls immediately before the exception was taken. The J bit is RES0.

Bits[23:21] Reserved, RES0.

A, I, F, M, bits[8:6, 4:0]
Shows the values of the PSTATE. {A, I, F} exception mask and PSTATE. M mode bits immediately before the exception was taken.

Bits[23:21] of an SPSR are ignored on an exception return from AArch32 state.

Pseudocode description of SPSR operations

The following pseudocode gives access to the SPSRs.

The SPSR[] function accesses the current SPSR and is common to AArch32 and AArch64 operation.

The SPSRWriteByInstr() function is used by the MSR (register) and MSR (immediate) instructions to update the current SPSR.

The SPSR[] and SPSRWriteByInstr() functions are defined in Chapter J1 ARMv8 Pseudocode.

G1.9.4 ELR_hyp

Hyp mode does not provide its own Banked copy of LR. Instead, on taking an exception to Hyp mode, the preferred return address is stored in ELR_hyp, a 32-bit Special-purpose register implemented for this purpose.

ELR_hyp can be accessed explicitly only by executing:

- An MRS or MSR instruction that targets ELR_hyp, see:
  - MRS (Banked register) on page F5-2832.
  - MSR (Banked register) on page F5-2836.

The ERET instruction uses the value in ELR_hyp as the return address for the exception. For more information, see ERET on page F5-2673.

Software execution in any Non-secure EL1 or EL0 mode makes ELR_hyp UNKNOWN.
G1.10 Process state, PSTATE

In the ARMv8-A architecture, Process state or PSTATE is an abstraction of process state information. All of the instruction sets provide instructions that operate on elements of PSTATE.

PSTATE includes all of the following:

• Fields that are meaningful only in AArch32 state.
• Fields that are meaningful only in AArch64 state.
• Fields that are meaningful in both Execution states.

PSTATE is defined in pseudocode as the PSTATE structure, of type ProcState. ProcState is defined in Chapter J1 ARMv8 Pseudocode.

The PSTATE fields that are meaningful in AArch32 state are:

The condition flags

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>Negative Condition flag.</td>
</tr>
<tr>
<td>Z</td>
<td>Zero Condition flag.</td>
</tr>
<tr>
<td>C</td>
<td>Carry Condition flag.</td>
</tr>
<tr>
<td>V</td>
<td>Overflow Condition flag.</td>
</tr>
</tbody>
</table>

Process state, PSTATE on page E1-2294 gives more information about these.

The overflow or saturation flag

Q | See Process state, PSTATE on page E1-2294.

The greater than or equal flags


The PE state controls

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
</table>
| J, T   | Instruction set state. See Process state, PSTATE on page E1-2294. J is RES0. On a reset to AArch32 state, T is set to an IMPLEMENTATION DEFINED value. On taking an exception to:
  • A PL1 mode using AArch32, T is set to SCTLR.TE.
  • EL2 using AArch32, T is set to HSCTLR.TE. |
| IT[7:0] | IT block state bits. See Process state, PSTATE on page E1-2294. On a reset or taking an exception to AArch32 state, these bits are set to 0. |
| E      | Endianness of data accesses. See Process state, PSTATE on page E1-2294. If an implementation provides both Big-endian and Little-endian support, then:
  • On a reset to AArch32 state this bit is set to the IMPLEMENTATION DEFINED reset value of:
    — SCTLR.EE if the highest implemented Exception level is not EL2.
    — HSCTLR.EE if the highest implemented Exception level is EL2.
  • On taking an exception to:
    — A PL1 mode using AArch32, this bit is set to SCTLR.EE.
    — EL2 using AArch32, this bit is set to HSCTLR.EE |
| IL     | Illegal Execution state bit. See The Illegal Execution state exception on page G1-3837. On a reset or taking an exception to AArch32 state, this bit is set to 0.

For information on how the J, T, IT[7:0], E, and IL fields can be accessed, see Accessing the PE state controls and the Execution state bit on page G1-3808.

The asynchronous exception mask bits

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>SError interrupt mask bit.</td>
</tr>
<tr>
<td>I</td>
<td>IRQ interrupt mask bit.</td>
</tr>
<tr>
<td>F</td>
<td>FIQ interrupt mask bit.</td>
</tr>
</tbody>
</table>
For each bit, the values are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Exception not masked.</td>
</tr>
<tr>
<td>1</td>
<td>Exception masked.</td>
</tr>
</tbody>
</table>

On a reset to AArch32 state, these bits are set to 1.

On taking an exception to AArch32 state, one or more of these bits are set to 1.

For more information, see both:

- Asynchronous exception masking controls on page G1-3842.
- PE state on exception entry on page G1-3826.

### The mode bits

**M[4:0]**  
Current mode of the PE. Table G1-5 on page G1-3796 lists the permitted values of this field. All other values are reserved. Illegal changes to PSTATE.M on page G1-3809 describes the effect of setting M[4:0] to a reserved value.

M[4] is:

**M[4], Execution state**

The current Execution state:

<table>
<thead>
<tr>
<th>Bit</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>AArch64 state.</td>
</tr>
<tr>
<td>1</td>
<td>AArch32 state.</td>
</tr>
</tbody>
</table>

---

**Note**

This is consistent with the use of M[4:0] in previous versions of the architecture.

---

On a reset to AArch32 state, M[4:0] is set to:

- 0b10011, meaning Supervisor mode, if the highest implemented Exception level is not EL2.
- 0b11010, meaning Hyp mode, if the highest implemented Exception level is EL2.

On taking an exception to AArch32 state, M[4:0] is set to the target mode for the exception type.

For more information about the PE modes, see:

- AArch32 PE mode descriptions on page G1-3796.
- PE state on exception entry on page G1-3826.

### G1.10.1 Accessing PSTATE fields

The PSTATE fields can be accessed as described in the following subsections:

- The Current Program Status Register, CPSR on page G1-3807.
- Accessing the PE state controls and the Execution state bit on page G1-3808.
- The CPS instruction on page G1-3808.
- The SETEND instruction on page G1-3808.
The Current Program Status Register, CPSR

Some PSTATE fields can be accessed using the Special-purpose Current Program Status Register (CPSR). The CPSR can be directly read using the MRS instruction, and directly written using the MSR (register) and MSR (immediate) instructions.

The CPSR bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28</th>
<th>27 26 25 24</th>
<th>23 22 21 20</th>
<th>19 16 15</th>
<th>10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N Z C V Q</td>
<td>RAZ/SBZP</td>
<td>RES0</td>
<td>GE[3:0]</td>
<td>RES0</td>
</tr>
<tr>
<td>Bits[26:24]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bits[23:20, 15:10, 5]</td>
<td>Reserved, RES0.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bits[19:16]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bits[15:10]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bits[9]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bits[8:6]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bits[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **N, Z, C, V, bits [31:28]**
  - The PSTATE condition flags.
- **Q, bit [27]**
  - The PSTATE overflow or saturation flag.
- **Bits[26:24]**
  - Reserved, RAZ/SBZP. Software can use MSR instructions that write the top byte of the CPSR without using a read-modify-write sequence. If it does this, it must write zeros to bits[26:24].
- **Bits[23:20, 15:10, 5]**
  - Reserved, RES0.
- **GE[3:0], bits [19:16]**
  - The PSTATE greater than or equal flags.
- **E, bit [9]**
  - The PSTATE endianness bit.
- **A, I, F, bits [8:6]**
  - The PSTATE asynchronous exception mask bits.
- **M[4:0], bits [4:0]**
  - The PSTATE mode bits.

The other PSTATE fields cannot be accessed by using the CPSR. For information on how to access them, see Accessing the PE state controls and the Execution state bit on page G1-3808.

The application level alias for the CPSR is the APSR. The APSR is a subset of the CPSR. See The Application Program Status Register, APSR on page E1-2296.

Writes to the CPSR have side-effects on various aspects of PE operation. All of these side-effects, except side-effects on memory accesses associated with fetching instructions, are synchronous to the CPSR write. This means that they are guaranteed:

- Not to be visible to earlier instructions in the execution stream.
- To be visible to later instructions in the execution stream.

The privilege level and address space of memory accesses associated with fetching instructions depend on the current Exception level and Security state. Writes to PSTATE.M can change one or both of the Exception level and Security state. The effect, on memory accesses associated with fetching instructions, of a change of Exception level or Security state is:

- Synchronous to the change of Exception level or Security state, if that change is caused by an exception entry or exception return.
- Guaranteed not to be visible to any memory access caused by fetching an earlier instruction in the execution stream.
- Guaranteed to be visible to any memory access caused by fetching any instruction after the next Context synchronization event in the execution stream.
Might or might not affect memory accesses caused by fetching instructions between the mode change instruction and the point where the mode change is guaranteed to be visible.

See Exception return to an Exception level using AArch32 on page G1-3834 for the definition of exception return instructions.

**Accessing the PE state controls and the Execution state bit**

The PE state controls are the PSTATE.IL, IT[7:0], J, E, T fields. Software can read or write these in an SPSR.

In the CPSR:

- The PE state controls, other than PSTATE.E, are RAZ when read by an MRS instruction.
- Writes to the PE state controls, other than PSTATE.E, by MSR (register) or MSR (immediate), are ignored in all modes.
- Instructions other than MRS, MSR (register), or MSR (immediate) that access the PE state controls can read and write them in any mode.
- Unlike the other PSTATE PE state controls, PSTATE.E can be read by an MRS instruction and might be written by MSR (register) or MSR (immediate). However, ARM deprecates PSTATE.E having a different value from the equivalent System register EE bit, see Mixed-endian support on page G3-3988.

---

**Note**

To determine the current endianness, software can use an LDR instruction to load a word from memory with a known value that differs if the endianness is reversed. For example, using an LDR instruction to load a word whose four bytes are 0x01, 0x00, 0x00, and 0x00 in ascending order of memory address loads the destination register with:

- 0x00000001 if the current endianness is little-endian.
- 0x01000000 if the current endianness is big-endian.

---

The PSTATE.M[4] bit is the Execution state bit. When read by an MRS instruction in AArch32 state, this bit always reads as 1. When written by an MSR (register) instruction or MSR (immediate) instruction, writing a value other than 1 is an illegal change to the PSTATE.M field. See Illegal changes to PSTATE.M on page G1-3809.

**The CPS instruction**

The A32 and T32 instruction sets both include an instruction to manipulate PSTATE.A, I, F} and PSTATE.M:

- CPSIE <iflags> {, #<mode>}
  Sets the specified PSTATE. {A, I, F} exception masks to 0, enabling the exception, and optionally changes to the specified mode.

- CPSID <iflags> {, #<mode>}
  Sets the specified PSTATE. {A, I, F} exception masks to 1, disabling the exception, and optionally changes to the specified mode.

- CPS #<mode>
  Changes to the specified mode without affecting the PSTATE. {A, I, F} exception masks.

The CPS instruction is unconditional. For more information, see CPS, CPSID, CPSIE on page F5-2645.

**The SETEND instruction**

The A32 and T32 instruction sets both include an instruction to manipulate PSTATE.E:

- SETEND BE
  Sets PSTATE.E to 1, for big-endian operation.

- SETEND LE
  Sets PSTATE.E to 0, for little-endian operation.

The SETEND instruction is unconditional. For more information, see SETEND on page F5-2966. ARM deprecates use of the SETEND instruction.
G1.10.2 The Saved Program Status Registers (SPSRs)

On taking an exception, PSTATE is preserved in the SPSR of the mode to which the exception is taken. The SPSRs are described in Saved Program Status Registers (SPSRs) on page G1-3803.

G1.10.3 Illegal changes to PSTATE.M

In AArch32 PE modes other than User mode, MSR and CPS instructions can explicitly change PSTATE.M. The following changes to PSTATE.M by MSR or CPS instructions are illegal:

- A change to an encoding that Table G1-5 on page G1-3796 does not show.
- A change to a mode that is not implemented.
- A change to a mode that is not accessible from the context the MSR or CPS instruction is executed in, as follows:
  - A change to a mode that would cause entry to a higher Exception level.
  - When executing in Non-secure state, a change to Monitor mode.
  - When executing in Secure EL1, a change to Monitor mode when EL3 is using AArch64.
  - A change to Hyp mode from any other mode.
  - A change from Hyp mode to any other mode.
  - When the value of HCR.TGE is 1, attempting to change from Monitor mode to a Non-secure PL1 mode, see Trapping of general exceptions to Hyp mode on page K1-5476.

On executing an instruction that attempts an illegal change to PSTATE.M:

- PSTATE.M is unchanged, and the current mode remains unchanged.
- PSTATE.IL is set to 1.
- All other PSTATE fields are written to as normal.

Note

For the PSTATE fields that MSR and CPS instructions update, see the instruction descriptions:
- MSR (register) on page F5-2842.
- MSR (immediate) on page F5-2840.
- CPS, CPSID, CPSIE on page F5-2645.

When the value of PSTATE.IL is 1, any attempt to execute any instruction results in an Illegal Execution state exception. See The Illegal Execution state exception on page G1-3837.

Note

- The PE ignores writes to PSTATE.M when executing at PL0.
- In ARMv7, an instruction that attempts to make an illegal change to PSTATE.M is UNPREDICTABLE.

G1.10.4 Pseudocode description of PSTATE operations

The CPSRWriteByInstr() function is used by the MSR (register) and MSR (immediate) instructions to update PSTATE.

The SetPSTATEFromPSR() function updates PSTATE from a CPSR or SPSR.

Chapter J1 ARMv8 Pseudocode defines these functions.
G1.11  Instruction set states

The instruction set states are described in Chapter E2 The AArch32 Application Level Memory Model and application level operations on them are described there. This section supplies more information about how they interact with system level functionality, in the sections:

- Exceptions and instruction set state.
- Unimplemented instruction sets.

G1.11.1 Exceptions and instruction set state

If an exception is taken to an EL1 mode, the SCTLR.TE bit for the Security state the exception is taken to determines the instruction set state that handles the exception, and if necessary, the PE changes to this instruction set state on exception entry.

If the exception is taken to Hyp mode, the HSCTLR.TE bit determines the instruction set state that handles the exception, and if necessary, the PE changes to this instruction set state on exception entry.

On coming out of reset, if the highest implemented Exception level is using AArch32:

- If the highest implemented Exception level is EL2, the PE starts execution in Hyp mode, in the instruction set state determined by the reset value of HSCTLR.TE.
- Otherwise, the PE starts execution in Supervisor mode, in the instruction set state determined by the reset value of SCTLR.TE. If the implementation includes EL3, this execution is in Secure Supervisor mode.

For more information about exception entry, see Overview of exception entry on page G1-3819.

G1.11.2 Unimplemented instruction sets

The PSTATE.T bit defines the current instruction set state, see Process state, PSTATE on page E1-2294.

In the ARMv8 architecture there is no support for the hardware acceleration of Java bytecodes, and the Jazelle Instruction set state is obsolete. Every AArch32 implementation must support the Trivial Jazelle implementation described in Trivial implementation of the Jazelle extension.

Note

In previous versions of the ARM architecture, the PSTATE.{J, T} bits determined the Instruction set state. In ARMv8, PSTATE.J is RES0.

Trivial implementation of the Jazelle extension

ARMv8 requires that the implementation of AArch32 state includes the trivial Jazelle implementation.

In a trivial implementation of the Jazelle extension:

- At EL1, EL2, or EL3, if the Exception level is using AArch32:
  — The JMCR and JOSCR are RAZ/WI.
  — The JIDR is a RAZ read-only register.
- At EL0 when EL0 is using AArch32:
  — It is IMPLEMENTATION DEFINED whether the JMCR and JOSCR are RAZ/WI or UNDEFINED.
  — It is IMPLEMENTATION DEFINED whether JIDR is RAZ or UNDEFINED.
- The BXJ instruction behaves identically to the BX instruction in all circumstances.

Note

This is consistent with the JMCR.JE bit being RAZ, and means that the A32 and T32 instruction sets do not provide any mechanism for attempting to enter Jazelle state.
• Jazelle state, as defined in previous versions of the ARM architecture, is an unimplemented instruction set state.

These requirements ensure that operating systems that support an EJVM execute correctly.

A trivial implementation is not required to extend the PC to 32 bits, that is, it can implement PC[0] as RAZ/WI.

——— Note ————

This is because the only way that PC[0] is visible in A32 or T32 state is as a result of an exception occurring during Jazelle state execution, and Jazelle state execution cannot occur on a trivial implementation.

——— ————
G1.12 Handling exceptions that are taken to an Exception level using AArch32

An exception causes the PE to suspend program execution to handle an event, such as an externally generated interrupt or an attempt to execute an undefined instruction. Exceptions can be generated by internal and external sources.

Normally, when an exception is taken the PE state is preserved immediately, before handling the exception. This means that, when the event has been handled, the original state can be restored and program execution resumed from the point where the exception was taken.

More than one exception might be generated at the same time, and a new exception can be generated while the PE is handling an exception.

The following sections describe exception handling:

- Exception vectors and the exception base address.
- Exception prioritization for exceptions taken to AArch32 state.
- Overview of exception entry.
- PE mode for taking exceptions.
- PE state on exception entry.
- Routing exceptions from Non-secure EL0 to EL2.
- Routing debug exceptions to EL2.
- Exception return to an Exception level using AArch32.
- Asynchronous exception behavior for exceptions taken from AArch32 state.

Asynchronous exception behavior for exceptions taken from AArch32 state gives a full description of asynchronous exception handling, for exceptions taken asynchronously from AArch32 state.

Note

Because of the common model for handling exceptions, the current section requires some understanding of the asynchronous exception behaviors described in Asynchronous exception behavior for exceptions taken from AArch32 state.

AArch32 state exception descriptions then describes each exception.

G1.12.1 Exception vectors and the exception base address

When an exception is taken, PE execution is forced to an address that corresponds to the type of exception. This address is called the exception vector for that exception. The vectors for the different types of exception form a vector table.

Note

There are significant differences in the sets of exception vectors for exceptions taken to an Exception level that is using AArch32 and for exceptions taken to an Exception level that is using AArch64. This part of this manual describes only how exceptions are taken to an Exception level that is using AArch32. So, for example, when executing at EL1 or EL0, an exception might be generated that must be taken to EL3. In this case:

- If EL3 is using AArch32 then the exception is taken as described in this chapter, using the exception vectors described in this section.

- If EL3 is using AArch64 then the exception is taken as described in Chapter D1 The AArch64 System Level Programmers’ Model using the exception vectors described in Exception vectors.

AArch32 state defines exception vector tables for exceptions taken to EL2 and EL3 when those Exception levels are using AArch32. Those vector tables are not used when the corresponding Exception levels are using AArch64.

A set of exception vectors for an Exception level that is using AArch32 comprises eight consecutive word-aligned memory addresses, starting at an exception base address. These eight vectors form an AArch32 vector table.
The number of possible exception base addresses, and therefore the number of vector tables, depends on the implemented Exception levels, as follows:

**Implementation that does not include EL3**
Any implementation that does not include EL3 must include the following AArch32 vector table if EL1 can use AArch32:
- An exception table for exceptions taken to EL1 modes other than System mode. This is the EL1 vector table, and is in the address space of the PL1&0 translation regime.

--- Note ---
Exceptions cannot be taken to System mode.

For this vector table, the VBAR holds the exception base address.

**Implementation that includes EL2**
Any implementation that includes EL2 must include the following additional AArch32 vector table if EL2 can use AArch32:
- An exception table for exceptions taken to Hyp mode. This is the Hyp vector table, and is in the address space of the Non-secure PL2 translation regime.
For this vector table, HVBAR holds the exception base address.

**Implementation that includes EL3**
Any implementation that includes EL3 must include the following AArch32 vector tables:
- If EL3 can use AArch32, a vector table for exceptions taken to Secure Monitor mode. This is the Monitor vector table, and is in the address space of the Secure PL1&0 translation regime.
For this vector table, MVBAR holds the exception base address.
- If Secure EL1 can use AArch32, a vector table for exceptions taken to Secure privileged modes other than Monitor mode and System mode. This is the Secure vector table, and is in the address space of the Secure PL1&0 translation regime.
For this vector table, the Secure VBAR holds the exception base address.
- If Non-secure EL1 can use AArch32, a vector table for exceptions taken to Non-secure PL1 modes. This is the Non-secure vector table, and is in the address space of the Non-secure PL1&0 translation regime.
For this vector table, the Non-secure VBAR holds the exception base address.

The following subsections give more information:
- The vector tables and exception offsets.
- Pseudocode determination of the exception base address on page G1-3816.

**The vector tables and exception offsets**
Table G1-6 on page G1-3814 defines the AArch32 vector table entries. In this table:
- The Hyp mode column defines the vector table entries for exceptions taken to Hyp mode.
- The Monitor mode column defines the vector table entries for exceptions taken to Monitor mode.
- The Secure and Non-secure columns define the Secure and Non-secure vector table entries, that are used for exceptions taken to modes other than Monitor mode, Hyp mode, System mode, and User mode. Table G1-7 on page G1-3814 shows the mode to which each of these exceptions is taken. Each of these modes is described as the default mode for taking the corresponding exception.

--- Note ---
Exceptions cannot be taken to System mode or User mode.
For more information about determining the mode to which an exception is taken, see \textit{PE mode for taking exceptions} on page G1-3822.

When EL2 is using AArch32, it provides a number of additional exceptions, some of which are not shown explicitly in the vector tables. For more information, see \textit{interrupt Offsets of AArch32 exceptions provided by EL2} on page G1-3815.

Table G1-6 The AArch32 vector tables

<table>
<thead>
<tr>
<th>Offset</th>
<th>Hyp\textsuperscript{a}</th>
<th>Monitor\textsuperscript{b}</th>
<th>Secure\textsuperscript{c}</th>
<th>Non-secure\textsuperscript{c}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Not used</td>
<td>Not used</td>
<td>Not used\textsuperscript{d}</td>
<td>Not used</td>
</tr>
<tr>
<td>0x04</td>
<td>Undefined Instruction, from Hyp mode</td>
<td>Monitor Trap</td>
<td>Undefined Instruction</td>
<td>Undefined Instruction</td>
</tr>
<tr>
<td>0x08</td>
<td>Hypervisor Call, from Hyp mode</td>
<td>Secure Monitor Call</td>
<td>Supervisor Call</td>
<td>Supervisor Call</td>
</tr>
<tr>
<td>0x0C</td>
<td>Prefetch Abort, from Hyp mode</td>
<td>Prefetch Abort</td>
<td>Prefetch Abort</td>
<td>Prefetch Abort</td>
</tr>
<tr>
<td>0x10</td>
<td>Data Abort, from Hyp mode</td>
<td>Data Abort</td>
<td>Data Abort</td>
<td>Data Abort</td>
</tr>
<tr>
<td>0x14</td>
<td>Hyp Trap, or Hyp mode entry\textsuperscript{e}</td>
<td>Not used</td>
<td>Not used</td>
<td>Not used</td>
</tr>
<tr>
<td>0x18</td>
<td>IRQ interrupt</td>
<td>IRQ interrupt</td>
<td>IRQ interrupt</td>
<td>IRQ interrupt</td>
</tr>
<tr>
<td>0x1C</td>
<td>FIQ interrupt</td>
<td>FIQ interrupt</td>
<td>FIQ interrupt</td>
<td>FIQ interrupt</td>
</tr>
</tbody>
</table>

\begin{itemize}
\item[a.] Non-secure state only. Implemented only if the implementation includes EL2 and EL2 can use AArch32.
\item[b.] Secure state only. Implemented only if the implementation includes EL3 and EL3 can use AArch32.
\item[c.] If the implementation does not include EL3 then there is a single vector table for exceptions taken to EL1 when EL1 is using AArch32. That table holds the vectors shown in the Secure column of this table
\item[d.] In previous versions of the architecture, this entry has been used for the Reset vector, meaning the address at which execution starts on coming out of reset. In ARMv8, the AArch32 Reset vector is IMPLEMENTATION DEFINED. An implementation might use this vector table entry to hold the Reset vector.
\item[e.] See \textit{Use of offset 0x14 in the Hyp vector table} on page G1-3815.
\end{itemize}

Table G1-7 Modes for taking the exceptions shown in the Secure or Non-secure vector table

<table>
<thead>
<tr>
<th>Exception</th>
<th>Mode taken to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Undefined Instruction</td>
<td>Undefined</td>
</tr>
<tr>
<td>Supervisor Call</td>
<td>Supervisor</td>
</tr>
<tr>
<td>Prefetch Abort</td>
<td>Abort</td>
</tr>
<tr>
<td>Data Abort</td>
<td>Abort</td>
</tr>
<tr>
<td>IRQ interrupt</td>
<td>IRQ</td>
</tr>
<tr>
<td>FIQ interrupt</td>
<td>FIQ</td>
</tr>
</tbody>
</table>

For more information about use of the vector tables see \textit{Overview of exception entry} on page G1-3819.
**interrupt Offsets of AArch32 exceptions provided by EL2**

EL2 provides the following exceptions. When EL2 is using AArch32, these exceptions are taken to Hyp mode, and the PE enters the handlers for these exceptions using the following vector table entries shown in Table G1-6 on page G1-3814:

**Hypervisor Call**

If taken from Hyp mode, shown explicitly in the Hyp mode vector table. Otherwise, see **Use of offset 0x14 in the Hyp vector table**.

**Hyp Trap**

Shown explicitly in the Hyp mode vector table.

**Virtual Abort**

Entered through the Data Abort vector in the Non-secure vector table.

**Virtual IRQ**

Entered through the IRQ vector in the Non-secure vector table.

**Virtual FIQ**

Entered through the FIQ vector in the Non-secure vector table.

---

**Use of offset 0x14 in the Hyp vector table**

The vector at offset 0x14 in the Hyp vector table is used for exceptions that cause entry to Hyp mode. This means it is:

- Always used for the Hyp Trap exception.
- Used for any Hypervisor Call exception that is taken from a mode other than Hyp mode.
- Used for any Supervisor Call exception that is taken from Non-secure User mode when the value of HCR.TGE is 1.
- Used for any Undefined Instruction that is taken from Non-secure User mode when the value of HCR.TGE is 1.
- Used for any Prefetch Abort exception that is:
  - Taken from Non-secure User mode when the value of HCR.TGE is 1.
  - Generated by a Debug exception from Non-secure state when the value of HDCR.TDE is 1.
  - Generated by a stage 2 abort on an address translation instruction.
- Used for any Data Abort exception that is:
  - Taken from Non-secure User mode when the value of HCR.TGE is 1.
  - Generated by an SError interrupt from Non-secure state when the value of HCR.AMO is 1.
  - Generated by a Watchpoint exception from Non-secure state when the value of HDCR.TDE is 1.
  - Generated by a stage 2 abort on an address translation operation.

---

**Note**

**Virtual exceptions when an implementation includes EL2** on page G1-3839 gives more information about the virtual exceptions.

---

Offset 0x14 is never used for the following exceptions:

- IRQ exceptions.
- Virtual IRQ exceptions.
- FIQ exceptions.
- Virtual FIQ exceptions.

Virtual exceptions are never taken to Hyp mode.

---

For more information, see **PE mode for taking exceptions** on page G1-3822.
**Pseudocode determination of the exception base address**

For an exception taken to a PL1 mode, the `ExcVectorBase()` function determines the exception base address.

The `ExcVectorBase()` function is defined in Chapter J1 ARMv8 Pseudocode.

---

**Note**

The PL1 modes to which exceptions can be taken are Supervisor mode, Undefined mode, Abort mode, IRQ mode, and FIQ mode. In Non-secure state, and in Secure state when EL3 is using AArch64, these are EL1 modes. However, in Secure state when EL3 is using AArch32, these are EL3 modes. For more information see Security state, Exception levels, and AArch32 execution privilege on page G1-3792.

---

### G1.12.2 Exception prioritization for exceptions taken to AArch32 state

The following sections describe the ARMv8 requirements for the prioritization of synchronous exceptions, and the limits on when asynchronous exceptions can be taken:

- Synchronous exception prioritization for exceptions taken to AArch32 state.
- Architectural requirements for taking asynchronous exceptions on page G1-3818.

See also:

- AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120, for information about:
  - The prioritization of aborts on a single memory access in a VMSA implementation.
  - The prioritization of exceptions generated during address translation.
- Debug state entry and debug event prioritization on page H2-4847 for information about the relative prioritization of exceptions and the debug events that cause entry to Debug state.

#### Synchronous exception prioritization for exceptions taken to AArch32 state

In principle, any single instruction can generate a number of different synchronous exceptions, between the fetching of the instruction, its decode, and eventual execution. This section describes the prioritization of such exceptions when they are taken to an Exception level that is using AArch32.

---

**Note**

- An exception that is taken to an Exception level that is using AArch32 must have been taken from an Exception level that is using AArch32.
- The priority numbering in this list only shows the relative priorities of exceptions taken to an Exception level that is using AArch32. This numbering has no global significance and, for example, does not correlate with the equivalent AArch32 list in Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548.

---

For an exception that is taken to an Exception level that is using AArch32, exceptions are prioritized as follows, where 1 is the highest priority.

1. PC alignment fault exceptions. A PC alignment fault exception can only be taken to an Exception level that is using AArch32 as a result of:
   - The CONstrained UNpredictable handling of a branch to an unaligned address, see Branching to an unaligned PC on page K1-5458.
   - Exiting from Debug state to AArch32 specifying an unaligned PC value, see Exiting Debug state on page H2-4880.

   A PC alignment fault exception that is taken to an Exception level that is using AArch32 is reported as a Prefetch Abort exception, see Prefetch Abort exception reporting a PC alignment fault exception on page G1-3857.
2. Prefetch Abort exceptions. See Prefetch Abort exception on page G1-3856 and AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120.

3. Breakpoint exceptions or Address Matching Vector Catch exceptions. See:
   • Breakpoint exceptions on page G2-3938.
   • Vector Catch exceptions on page G2-3975.

   **Note**
   An Exception Trapping Vector Catch exception is generated on exception entry for an exception that has been prioritized as described in this section. This means that it does not have its own entry in this list.

4. Illegal Execution state exceptions. See The Illegal Execution state exception on page G1-3837.

5. Exceptions taken from EL1 to EL2 because of one of the following configuration settings:
   • HSTR.Tn.
   • HCR.TIDCP.

6. Undefined Instruction exceptions that occur as a result of one or more of the following:
   • An attempt to execute an unallocated instruction encoding, including an encoding for an instruction that is not implemented in the PE implementation.
   • An attempt to execute an instruction that is defined never to be accessible at the current Exception level regardless of any enables or traps.
   • Debug state execution of an instruction encoding that is unallocated in Debug state.
   • Non-debug state execution of an instruction encoding that is unallocated in Non-debug state.
   • Execution of an HVC instruction, when HVC instructions are disabled by SCR.HCE or HCR.HCD.
   • Execution of an HLT instruction when HLT instructions are disabled by EDSCR.HDE.
   • In Debug state:
     — Execution of a DCPS1 instruction in Non-secure EL0 when HCR.TGE is 1.
     — Execution of a DCPS2 instruction in EL1 or EL0 when SCR.NS is 0 or when EL2 is not implemented.
     — Execution of a DCPS3 instruction when EDSCR.SDD is 1 or when EL3 is not implemented.
     — When the value of EDSCR.SDD is 1, execution in EL2, EL1, or EL0 of an instruction that is trapped to EL3.
   • Execution of an instruction that is UNDEFINED as a result of any of:
     — Being in an IT block when SCTLR.ITD is 1, or when HSCTLR.ITD is 1.
     — Executing a SETEN instruction when SCTLR.SED is 1, or when HSCTLR.SED is 1.
     — Executing a CP15DMB, CP15DSB, or CP15ISB barrier instruction when SCTLR.CP15BEN is 0, or when HSCTLR.CP15BEN is 0.

   See Disabling or enabling PL0 and PL1 use of AArch32 deprecated functionality on page G1-3888 and Disabling or enabling EL2 use of AArch32 deprecated functionality on page G1-3897.

6. Execution of an instruction that is UNDEFINED because at least one of FPSCR.\{Stride, Len\} is nonzero, when programming these bits to nonzero values is supported. See Floating-point exception traps on page G1-3883.

7. Exceptions taken to EL1, or taken to EL2 because the value of HCR.TGE is 1, that are generated because of configurable access to instructions, and that are not covered by any of priorities 1-6.

8. Exceptions taken from EL0 to EL2 because of one of the following configuration settings:
   • HSTR.Tn.
   • HCR.TIDCP.

9. Exceptions taken to EL2 because of configuration settings in the HCPTR.
10. Exceptions taken to EL2 because of one of the following configuration settings:
   - Any setting in HCR, other than the TIDCP bit.
   - Any setting in CNTHCTL.
   - Any setting in HDCR.

11. Exceptions taken to EL2 because of configurable access to instructions, and that are not covered by any of priorities 1-10.

12. Exceptions caused by the SMC instruction being UNDEFINED because the value of SCR.SCD is 1.

13. Exceptions caused by the execution of an Exception generating instruction, SVC, HVC, SMC, or BKPT.

14. Exceptions taken to EL3 because of configuration settings in the SDCR. These might be taken from EL0, EL1, or EL2.

15. Exceptions taken to EL3 because of configurable access to instructions, and that are not covered by any of priorities 1-14.

16. Trapped floating-point exceptions, if supported. See Floating-point exception traps on page G1-3883.

17. Data Abort exceptions other than a Data Abort exception generated by a Synchronous external abort that was not generated by a translation table walk. That is, any Data Abort exception that is not covered by item 19. See Data Abort exception on page G1-3859 and AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120. It is IMPLEMENTATION DEFINED whether Synchronous external aborts are prioritized here or as item 19.

18. Watchpoint exceptions. See Watchpoint exceptions on page G2-3961.

19. Data Abort exception generated by a Synchronous external abort that was not generated by a translation table walk, see External aborts on page G3-4014. It is IMPLEMENTATION DEFINED whether Synchronous external aborts are prioritized here or as item 17.

For items 17-19, if an instruction results in more than one single-copy atomic memory access, the prioritization between synchronous exceptions generated on each of those different memory accesses is not defined by the architecture.

--- Note ---

Exceptions generated by a translation table walk are reported and prioritized as either a Prefetch Abort exception, priority 2 in this list, or a Data Abort exception, priority 17 in this list. See also AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120.

--- Architectural requirements for taking asynchronous exceptions ---

The ARM architecture does not define when asynchronous exceptions are taken. The prioritization of asynchronous exceptions, including virtual asynchronous exceptions, is IMPLEMENTATION DEFINED.

An asynchronous exception that is pending before one of the following context synchronizing events is taken before the first instruction after the context synchronizing event completes its execution, provided that the pending asynchronous event is not masked:
   • Execution of an ISB instruction that does not fail its condition code check.
   • Exception entry.
   • Exception return.
   • Exit from Debug state.
G1.12 Handling exceptions that are taken to an Exception level using AArch32

--- Note ---

• If the first instruction after the context synchronizing event generates a synchronous exception, then the architecture does not define the order in which that synchronous exception and the asynchronous exception are taken.

• The ISR identifies any pending asynchronous exceptions.

• Interrupts are masked when the PE is in Debug state, and therefore this list of context synchronizing events does not include the DCPS and DRPS instructions.

In the absence of a specific requirement to take an asynchronous exception, the only requirement of the architecture is that an unmasked asynchronous exception is taken in finite time.

--- Note ---

The taking of an unmasked asynchronous exception in finite time must occur with all code sequences, including with a sequence that consists of unconditional loops.

If an unmasked interrupt was pending but is changed to not pending before it is taken, then the architecture permits the interrupt to be taken, but does not require this to happen. If the interrupt is taken then it must be taken before the first Context synchronization event after the interrupt was changed to not pending.

PSTATE includes a mask bit for each type of asynchronous exception. Setting one of these bits to 1 can prevent the corresponding asynchronous exception from being taken, although when the PE is in Non-secure state other controls can modify the effect of these bits. For more information, see Asynchronous exception behavior for exceptions taken from AArch32 state on page G1-3839.

Taking an exception sets an exception-dependent subset of these mask bits.

--- Note ---

In some contexts, the PSTATE.{A, I, F} bits mask the taking of asynchronous exceptions. The way these are set on exception entry, described in PSTATE.{A, I, F, M} values on exception entry on page G1-3827, can prevent an exception handler being interrupted by an asynchronous exception.

G1.12.3 Overview of exception entry

There are some significant differences between the handling of exceptions taken to Hyp mode and exceptions taken to other modes. Because Hyp mode is the EL2 mode, this means that the following descriptions sometimes distinguish between the EL2 mode and the non-EL2 modes.

On taking an exception to an Exception level that is using AArch32:

1. The hardware determines the mode to which the exception must be taken, see PE mode for taking exceptions on page G1-3822.

2. A link value, indicating the preferred return address for the exception, is saved. This is a possible return address for the exception handler, and depends on:
   • The exception type.
   • Whether the exception is taken to the EL2 mode or to a non-EL2 mode.
   • For some exceptions taken to non-EL2 modes, the instruction set state when the exception was taken.

Where the link value is saved depends on whether the exception is taken to the EL2 mode.

For more information see Link values saved on exception entry on page G1-3821.

3. The value of PSTATE is saved in the SPSR for the mode to which the exception must be taken. The value saved in SPSR.IT[7:0] is always correct for the preferred return address.
4. In an implementation that includes EL3, when EL3 is using AArch32:
   • If the exception is taken from Monitor mode, SCR.NS is cleared to 0.
   • Otherwise, taking the exception leaves SCR.NS unchanged.

When EL3 is using AArch64, Monitor mode is not available.

5. PSTATE is updated with new context information for the exception handler. This includes:
   • Setting PSTATE.M to the PE mode to which the exception is taken.
   • Setting the appropriate PSTATE mask bits. This can disable the corresponding exceptions, preventing uncontrolled nesting of exception handlers.
   • Setting the instruction set context to the state required for exception entry.
   • Setting the endianness to the required value for exception entry.
   • Clearing the PSTATE IT[7:0] bits to 0.

For more information, see PE state on exception entry on page G1-3826.

6. The appropriate exception vector is loaded into the PC, see Exception vectors and the exception base address on page G1-3812.

7. Execution continues from the address held in the PC.

For an exception taken to a non-EL2 mode, on exception entry, the exception handler can use the SRS instruction to store the return state onto the stack of any mode at the same Exception level and in the same Security state, and can use the CPS instruction to change mode. For more information about the instructions, see SRS, SRSDA, SRSDB, SRSIA, SRSIB on page F5-3018 and CPS, CPSID, CPSIE on page F5-2645.

Later sections of this chapter describe each of the possible exceptions, and each of these descriptions includes a pseudocode description of the PE state changes on taking that exception. Table G1-8 gives an index to these descriptions:

Table G1-8 Pseudocode descriptions of exception entry for exceptions taken to AArch32 state

<table>
<thead>
<tr>
<th>Exception</th>
<th>Description of exception entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>Pseudocode descriptions of reset on page G1-3871</td>
</tr>
<tr>
<td>Undefined Instruction</td>
<td>Pseudocode description of taking the Undefined Instruction exception on page G1-3851</td>
</tr>
<tr>
<td>Hyp Trap</td>
<td>Pseudocode description of taking the Hyp Trap exception on page G1-3853</td>
</tr>
<tr>
<td>Monitor Trap</td>
<td>Pseudocode description of taking the Monitor Trap exception on page G1-3852</td>
</tr>
<tr>
<td>Supervisor Call</td>
<td>Pseudocode description of taking the Supervisor Call exception on page G1-3854</td>
</tr>
<tr>
<td>Secure Monitor Call</td>
<td>Pseudocode description of taking the Secure Monitor Call exception on page G1-3855</td>
</tr>
<tr>
<td>Hypervisor Call</td>
<td>Pseudocode description of taking the Hypervisor Call exception on page G1-3856</td>
</tr>
<tr>
<td>Prefetch Abort</td>
<td>Pseudocode description of taking the Prefetch Abort exception on page G1-3858</td>
</tr>
<tr>
<td>Data Abort</td>
<td>Pseudocode description of taking the Data Abort exception on page G1-3861</td>
</tr>
<tr>
<td>Virtual Abort</td>
<td>Pseudocode description of taking the Virtual SError interrupt exception on page G1-3862</td>
</tr>
<tr>
<td>IRQ</td>
<td>Pseudocode description of taking the IRQ exception on page G1-3864</td>
</tr>
<tr>
<td>Virtual IRQ</td>
<td>Pseudocode description of taking the Virtual IRQ exception on page G1-3865</td>
</tr>
<tr>
<td>FIQ</td>
<td>Pseudocode description of taking the FIQ exception on page G1-3866</td>
</tr>
<tr>
<td>Virtual FIQ</td>
<td>Pseudocode description of taking the Virtual FIQ exception on page G1-3867</td>
</tr>
</tbody>
</table>
The following sections give more information about the PE state changes, for different architecture implementations. However, you must refer to the pseudocode for a full description of the state changes:

- **PE mode for taking exceptions** on page G1-3822.
- **PE state on exception entry** on page G1-3826.

### Link values saved on exception entry

On exception entry, a link value for use on return from the exception, is saved. This link value is based on the preferred return address for the exception, as shown in Table G1-9:

**Table G1-9 Exception return addresses for exceptions taken to AArch32 state**

<table>
<thead>
<tr>
<th>Exception</th>
<th>Preferred return address</th>
<th>Taken to a mode at</th>
</tr>
</thead>
<tbody>
<tr>
<td>Undefined Instruction</td>
<td>Address of the UNDEFINED instruction</td>
<td>Non-EL2(^a), or EL2(^c)</td>
</tr>
<tr>
<td>Hyp Trap</td>
<td>Address of the trapped instruction</td>
<td>EL2 only(^c)</td>
</tr>
<tr>
<td>Monitor Trap</td>
<td>Address of the trapped instruction</td>
<td>EL3 only</td>
</tr>
<tr>
<td>Supervisor Call</td>
<td>Address of the instruction after the SVC instruction</td>
<td>Non-EL2(^a) or EL2(^c)</td>
</tr>
<tr>
<td>Secure Monitor Call</td>
<td>Address of the instruction after the SMC instruction</td>
<td>EL3(^b), and only in Secure state</td>
</tr>
<tr>
<td>Hypervisor Call</td>
<td>Address of the instruction after the HVC instruction</td>
<td>EL2 only(^c)</td>
</tr>
<tr>
<td>Prefetch Abort</td>
<td>Address of aborted instruction fetch</td>
<td>Non-EL2(^a) or EL2(^c)</td>
</tr>
<tr>
<td>Data Abort</td>
<td>Address of instruction that generated the abort</td>
<td>Non-EL2(^a) or EL2(^c)</td>
</tr>
<tr>
<td>Virtual Abort</td>
<td>Address of next instruction to execute</td>
<td>EL1, and only in Non-secure state</td>
</tr>
<tr>
<td>IRQ or FIQ</td>
<td>Address of next instruction to execute</td>
<td>Non-EL2(^a) or EL2(^c)</td>
</tr>
<tr>
<td>Virtual IRQ or Virtual FIQ</td>
<td>Address of next instruction to execute</td>
<td>EL1, and only in Non-secure state</td>
</tr>
</tbody>
</table>

\(^a\) EL1 if the exception is taken to a Non-secure mode, or is taken to a Secure mode when EL3 is using AArch64. EL3 if the exception is taken to a Secure mode when EL3 is using AArch64.

\(^b\) A Secure Monitor Call exception is taken to EL3, and therefore is taken to AArch32 state only if EL3 is using AArch32, in which case it is taken to Monitor mode.

\(^c\) EL2 is implemented only in Non-secure state. Therefore, an exception can be taken to EL2 mode only if it is taken from Non-secure state.

---

**Note**

- Although Reset is described as an exception, it differs significantly from other exceptions. The architecture has no concept of a return from a Reset and therefore it is not listed in this section.
- For each exception, the preferred return address is not affected by the Exception level from which the exception was taken.
The link value saved, and where it is saved, depend on whether the exception is taken to a non-EL2 mode, or to an EL2 mode, as follows:

**Exception taken to a non-EL2 mode**

The link value is saved in the LR for the mode to which the exception is taken.
The saved link value is the preferred return address for the exception, plus an offset that depends on the instruction set state when the exception was taken, as Table G1-10 shows:

<table>
<thead>
<tr>
<th>Exception</th>
<th>Offset, for PE state of:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A32</td>
</tr>
<tr>
<td>Undefined Instruction</td>
<td>+4</td>
</tr>
<tr>
<td>Monitor Trap</td>
<td>+4</td>
</tr>
<tr>
<td>Supervisor Call</td>
<td>None</td>
</tr>
<tr>
<td>Secure Monitor Call</td>
<td>None</td>
</tr>
<tr>
<td>Prefetch Abort</td>
<td>+4</td>
</tr>
<tr>
<td>Data Abort</td>
<td>+8</td>
</tr>
<tr>
<td>Virtual Abort</td>
<td>+8</td>
</tr>
<tr>
<td>IRQ or FIQ</td>
<td>+4</td>
</tr>
<tr>
<td>Virtual IRQ or Virtual FIQ</td>
<td>+4</td>
</tr>
</tbody>
</table>

**Exception taken to an EL2 mode**

The link value is saved in the ELR_hyp Special-purpose register.
The saved link value is the preferred return address for the exception, as shown in Table G1-9 on page G1-3821, with no offset.

**G1.12.4 PE mode for taking exceptions**

The following principles determine the Exception level to which an exception is taken, and if that Exception level is using AArch32, the PE mode to which the exception is taken:

- An exception cannot be taken to the EL0 mode.
- An exception is taken either:
  - To the Exception level at which the PE was executing when it took the exception.
  - To a higher Exception level.

This means that, in Secure state:
- When EL3 is using AArch32, an exception is always taken to an EL3 mode.
- When EL3 is using AArch64, an exception that is taken to AArch32 state is taken to an EL1 mode.

- Configuration options and other features provided by EL2 and EL3 can determine the mode to which some exceptions are taken, as follows:

**In an implementation that does not include EL2 or EL3**

An exception is always taken to the default mode for that exception.
In an implementation that includes EL3

A Secure Monitor Call exception is always taken to EL3. This means:

- If EL3 is using AArch32 the exception is taken to Secure Monitor mode.
- If EL3 is using AArch64 then executing the instruction generates an exception that is taken to EL3, see Execution of an SMC instruction from a privileged Exception level that is using AArch32 on page G1-3824.

IRQ, FIQ, and External abort exceptions can be configured to be taken to EL3. Therefore, if EL3 is using AArch32 the exceptions are taken to Secure Monitor mode. When EL3 is using AArch32, a Monitor Trap exception is taken to Secure Monitor mode.

Any exception taken from Secure state that is not taken to Secure Monitor mode is taken to Secure state in the default mode for that exception. As described in Security state, Exception levels, and AArch32 execution privilege on page G1-3792, this means it is taken to:

- An EL3 mode other than Monitor mode if EL3 is using AArch32.
- An EL1 mode if EL3 is using AArch64.

If the implementation does not include EL2, any exception taken from Non-secure state that is not taken to Secure Monitor mode is taken to Non-secure state to the default mode for that exception. The default mode will be an EL1 mode.

In an implementation that includes EL2

An exception taken from Non-secure state that is not taken to Secure Monitor mode is taken to Non-secure state and:

- If the exception is taken from Hyp mode then it is taken to Hyp mode.
- Otherwise, the exception is either taken to Hyp mode, as described in Exceptions taken to Hyp mode on page G1-3824, or taken to the default mode for the exception.

Note

- Hyp mode is the EL2 mode. The other modes to which an exception can be taken in Non-secure state are EL1 modes.
- EL2 has no effect on the handling of exceptions taken from Secure state.

Table G1-7 on page G1-3814 shows the default mode to which each exception is taken.

Asynchronous exception routing controls on page G1-3841 describes the exception routing controls provided by EL2 and EL3.

Routing of aborts taken to AArch32 state on page G4-4110 gives more information about the modes to which memory aborts are taken.

The possible modes for taking each exception on page G1-3825 shows all modes to which each exception might be taken, in any implementation. That is, it applies to implementations:

- That include neither EL2 nor EL3.
- That include EL2 but not EL3
- That do not include EL2 but include EL3
- That include both EL2 and EL3.
Exceptions taken to Hyp mode

In an implementation that includes EL2 and EL3, when EL2 is using AArch32:

- Any exception taken from Hyp mode, that is not routed to EL3 by the controls described in Asynchronous exception routing controls on page G1-3841, is taken to Hyp mode.

- The following exceptions, if taken from Non-secure state, are taken to Hyp mode:
  - An abort that Routing of aborts taken to AArch32 state on page G4-4110 identifies as taken to Hyp mode.
  - A Hyp Trap exception, see EL2 configurable controls on page G1-3894.
  - A Hypervisor Call exception. This is generated by executing an HVC instruction in a Non-secure mode.
  - An SError interrupt exception, IRQ exception or FIQ exception that is not routed to EL3 but is explicitly routed to Hyp mode, as described in Asynchronous exception routing controls on page G1-3841.
  - A synchronous external abort, Alignment fault, Undefined Instruction exception, or Supervisor Call exception taken from the Non-secure EL0 mode and explicitly routed to Hyp mode, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

    — Note ——
    A synchronous external abort can be routed to Hyp mode only if it is not routed to EL3.

    —— Note ———
    A debug exception that is explicitly routed to Hyp mode as described in Routing debug exceptions to EL2 on page G1-3833.

    — Note ———
    The virtual exceptions cannot be taken to Hyp mode. They are always taken to a Non-secure EL1 mode.

Security behavior in Exception levels using AArch32 when EL3 is using AArch64

As described in The ARMv8-A security model on page G1-3789, when EL3 is using AArch64, lower Exception levels, in either Security state, can be using AArch32. This means software executing in those Exception levels might try to access AArch32 security features that are not available. The following subsections describe the associated behaviors:

- Execution of an SMC instruction from a privileged Exception level that is using AArch32
- Non-secure reads of the NSACR
- Secure EL1 operations when Secure EL1 is using AArch32 on page G1-3825

Execution of an SMC instruction from a privileged Exception level that is using AArch32

When EL3 is using AArch64, an SMC instruction executed from Secure or Non-secure EL1 using AArch32, or from Non-secure EL2 using AArch32 when the value of HCR.TSC is 0, generates an exception that is taken to EL3. The exception syndrome is reported with an EC value of 0x13, SMC instruction executed in AArch32 state, see Exception from SMC instruction execution in AArch32 state on page D1-1531.

Non-secure reads of the NSACR

The NSACR is defined as being RO from Non-secure PE modes other than User mode. When EL3 is using AArch64, a read of the NSACR returns a fixed value of 0x00000C00 in the following cases:

- If the read is from a Non-secure EL1 mode when EL1 is using AArch32.
- If the read is from Hyp mode when EL2 is using AArch32.
Secure EL1 operations when Secure EL1 is using AArch32

When Secure EL1 is using AArch32 and EL3 is using AArch64:

- Any of the following operations performed in a Secure EL1 mode is trapped to Secure EL3:
  - A read or write of any of the SCR, NSACR, MVBAR, and SDCR.
  - Executing any of the ATS12NSO** instructions described in ATSI2NSOxx, Address translation stages 1 and 2, Non-secure state only on page G4-4143.
  - Executing an SRS instruction that would use SP_mon, see SRS, SRSDA, SRSDB, SRSIA, SRSIB on page F5-3018.
  - Executing an MSR (Banked register) or MSR (Banked register) instruction that would access SPSR_mon, SP_mon, or LR_mon, see MRS (Banked register) on page F5-2832 and MSR (Banked register) on page F5-2836.

For more information about these traps, including the associated exception syndromes, see Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32 on page D1-1590.

- Writes to the CNTFRQ register are UNDEFINED.

- Any attempt to move into Monitor mode, either by an exception return or by executing a CPS or MSR instruction, is treated as an illegal operation and is handled as described in Illegal return events from AArch32 state on page G1-3835.

--- Note ---

This functionality supports a usage model where:

- EL3 uses AArch64.
- Secure software executed in Secure EL1 using AArch32 and Secure EL0 using AArch32.
- The Non-secure state uses AArch64.

The possible modes for taking each exception

Each of the exception descriptions in AArch32 state exception descriptions on page G1-3849 includes a subsection that describes the modes to which each exception can be taken. Those subsections are:

- The PE mode to which the Undefined Instruction exception is taken on page G1-3850.
- The PE mode to which the Hyp Trap exception is taken on page G1-3852.
- The PE mode to which the Monitor Trap exception is taken on page G1-3852.
- The PE mode to which the Supervisor Call exception is taken on page G1-3853.
- The PE mode to which the Secure Monitor Call exception is taken on page G1-3855.
- The PE mode to which the Hypervisor Call exception is taken on page G1-3855.
- The PE mode to which the Prefetch Abort exception is taken on page G1-3858.
- The PE mode to which the Data Abort exception is taken on page G1-3860.
- The PE mode to which the Virtual SError interrupt exception is taken on page G1-3862.
- The PE mode to which the physical IRQ exception is taken on page G1-3863.
- The PE mode to which the Virtual IRQ exception is taken on page G1-3865.
- The PE mode to which the physical FIQ exception is taken on page G1-3866.
- The PE mode to which the Virtual FIQ exception is taken on page G1-3867.

These descriptions also show the vector offset for the exception entry for each mode. These descriptions assume that all Exception levels are using AArch32, meaning:

- HCR, rather than HCR_EL2, controls the routing of exceptions to EL2.
- SCR, rather than SCR_EL3, controls the routing of exceptions to EL3.
For more information about:

- Vector offsets, see Exception vectors and the exception base address on page G1-3812.
- The routing of synchronous external aborts or SError, IRQ, and FIQ interrupt exceptions, and the virtual exceptions, see Asynchronous exception routing controls on page G1-3841.

**UNPREDICTABLE cases when the value of HCR.TGE is 1**

When the value of HCR.TGE is 1, exceptions that would otherwise be taken to EL1 are, instead, routed to EL2, see Routing exceptions from Non-secure EL0 to EL2 on page G1-3828. Related to this, when the value of HCR.TGE is 1, execution in a Non-secure EL1 mode is UNPREDICTABLE. ARMv8 does not constrain this UNPREDICTABLE behavior, but in ARMv8 software that follows the ARM recommendations cannot get to this state. When following the ARM recommendations, any attempt to move to a Non-secure EL1 mode when the value of HCR.TGE is 1 is either:

- An illegal exception return, see Illegal return events from AArch32 state on page G1-3835.
- An illegal PE mode change, see Illegal changes to PSTATE.M on page G1-3809.

### G1.12.5 PE state on exception entry

The description of each exception includes a pseudocode description of entry to that exception, as Table G1-8 on page G1-3820 shows. The following sections describe the PE state changes on entering an exception, for different implementations and operating states. However, you must always see the exception entry pseudocode for a full description of the state changes on exception entry:

- Instruction set state on exception entry.
- PSTATE.E value on exception entry on page G1-3827.
- PSTATE.\{A, I, F, M\} values on exception entry on page G1-3827.

**Note**

The descriptions in these sections assume that EL2 and EL3, that control some aspects of the routing of exceptions taken from EL1 or EL0, are both using AArch32. If this is not the case:

- If EL2 is using AArch64:
  - Controls shown as provided by the HSCTLR are provided by the SCTLR_EL2.
  - Controls shown as provided by the HCR are provided by the HCR_EL2.
- If EL3 is using AArch64, controls shown as provided by the SCR are provided by the SCR_EL3.

#### Instruction set state on exception entry

Exception handlers can execute in either T32 state or A32 state. On exception entry, PSTATE.T is set to the required value, as determined by SCTLR.TE or HSCTLR.TE, depending on the mode the exception is taken to. Table G1-11 shows this:

<table>
<thead>
<tr>
<th>Mode to which exception is taken</th>
<th>HSCTLR.TE</th>
<th>SCTLR.TE</th>
<th>PSTATE.T</th>
<th>Exception handler state</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not Hyp mode</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>A32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td>T32</td>
</tr>
<tr>
<td>Hyp mode</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>A32</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td>1</td>
<td>T32</td>
</tr>
</tbody>
</table>
When an implementation includes EL3 and EL3 is using AArch32, SCTLR is Banked for Secure and Non-secure states, and therefore the TE bit value might be different for Secure and Non-secure states. For an exception taken to a PE mode other than Hyp mode, the SCTLR.TE bit for the Security state to which the exception is taken determines the instruction set state for the exception handler. This means the instruction set state in which an exception handler might depending on the Security state to which the exception is taken.

**PSTATE.E value on exception entry**

PSTATE.E controls the load and store endianness for data handling. Table G1-12 show the value to which this bit is set on exception entry:

<table>
<thead>
<tr>
<th>Exception mode</th>
<th>HSCTRL.EE</th>
<th>SCTLR.EE</th>
<th>Endianness for data loads and stores</th>
<th>PSTATE.E</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure or Non-secure EL1</td>
<td>x</td>
<td>0</td>
<td>Little-endian</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Big-endian</td>
<td>1</td>
</tr>
<tr>
<td>Hyp</td>
<td>0</td>
<td>x</td>
<td>Little-endian</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td>Big-endian</td>
<td>1</td>
</tr>
</tbody>
</table>

For more information, see the bit description in *SPSR format for exceptions taken to AArch32 state* on page G1-3804.

**PSTATE.{A, I, F, M} values on exception entry**

On exception entry, PSTATE.M is set to the value for the mode to which the exception is taken, as described in *PE mode for taking exceptions* on page G1-3822.

Table G1-13 on page G1-3828 shows the cases where PSTATE.{A, I, F} bits are set to 1 on an exception entry, and how this depends on the mode and Security state to which an exception is taken. If the table entry for a particular mode and Security state does not define a value for a PSTATE.{A, I, F} bit then that bit is unchanged by the exception entry. In this table:

- The **Exception mode** column is the mode to which the exception is taken.
- The **Non-secure, EL2 not implemented** column applies to exceptions taken to Non-secure state in an implementation that includes EL3 but does not include EL2.
- The **All others** column applies to:
  - Exceptions taken to Secure state.
  - Implementations that do not include the EL3.
— Exceptions taken to Non-secure state in an implementation that includes EL2.

### Table G1-13 PSTATE.(A, I, F) values on exception entry

<table>
<thead>
<tr>
<th>PE mode exception is taken to</th>
<th>Security state</th>
<th>Non-secure</th>
<th>Secure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hyp</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>If SCR.EA==0 then PSTATE.A is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>If SCR.IRQ==0 then PSTATE.I is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>If SCR.FIQ==0 then PSTATE.F is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Monitor</td>
<td>-</td>
<td>PSTATE.A is set to 1</td>
<td>PSTATE.I is set to 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PSTATE.F is set to 1</td>
<td></td>
</tr>
<tr>
<td>FIQ</td>
<td>PSTATE.A is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PSTATE.I is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PSTATE.F is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IRQ, Abort</td>
<td>PSTATE.A is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PSTATE.I is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PSTATE.F is set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Defined, Supervisor</td>
<td>PSTATE.I is set to 1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Asynchronous exception behavior for exceptions taken from AArch32 state on page G1-3839* describes how, in some situations, the PSTATE.(A, I, F) bits mask the taking of SError interrupts, IRQ interrupts, and FIQ interrupts.

### G1.12.6 Routing exceptions from Non-secure EL0 to EL2

__________

**Note**

The routing control described in this section permits a Non-secure state usage model where applications execute in User mode under a hypervisor, that executes in Hyp mode, without a Guest OS running at Non-secure EL1. This control applies when either:

- EL2 is using AArch32 and the value of HCR.TGE is 1.
- EL2 is using AArch64 and the value of HCR_EL2.TGE is 1.

If the PE is in Non-secure User mode, any exception that would otherwise be taken to Non-secure EL1 is taken to EL2 if either:

- EL2 is using AArch32 and the value of HCR.TGE is 1.
- EL2 is using AArch64 and the value of HCR_EL2.TGE is 1.

In this case the exception is taken to Hyp mode, instead of to the default Non-secure mode for handling the exception. For more information see *Exception reporting when HCR.TGE routes an exception to EL2 using AArch32* on page G1-3829.

- EL2 is using AArch64 and the value of HCR_EL2.TGE is 1.

Any exception that is routed to Secure Monitor mode or to EL3 using AArch64 is unaffected by the value of HCR.TGE or HCR_EL2.TGE.
When TGE routing from Non-secure EL0 applies:

- When EL2 is using AArch32:
  - The SCTLR.M bit is treated as 0 for all purposes other than a direct read of the SCTLR register.
  - Each of the HCR.{FMO, IMO, AMO} bits is treated as 1 for all purposes other than a direct read of the HCR register.
  - Each of the HDCR.{TDE, TDA, TDRA, TDOSA} bits is treated as 1 for all purposes other than a direct read of the HDCR register.

--- Note ---

When EL2 is using AArch64:

- The SCTLR_EL2.M bit is treated as 0 for all purposes other than a direct read of the register.
- The HCR_EL2.{FMO, IMO, AMO} bits are treated as 1 for all purposes other than a direct read of the register.
- The MDCR_EL2.{TDE, TDA, TDRA, TDOSA} bits are treated as 1 for all purposes other than a direct read of the register.

- An exception return to EL1 is treated as an illegal exception return, see Illegal return events from AArch32 state on page G1-3835.
- All virtual interrupts, including any IMPLEMENTATION DEFINED mechanisms for signaling virtual interrupts, are disabled.

**Exception reporting when HCR.TGE routes an exception to EL2 using AArch32**

The following sections give more information about the behavior of synchronous exceptions that are routed to Hyp mode because the value of HCR.TGE is 1:

- **Undefined Instruction exception, when the value of HCR.TGE is 1.**
- **Supervisor Call exception, when the value of HCR.TGE is 1.**
- **Abort exceptions, when the value of HCR.TGE is 1 on page G1-3830.**
- **Reporting of exceptions routed to EL2 using AArch32 because the value of HCR.TGE is 1 on page G1-3830.**

**Undefined Instruction exception, when the value of HCR.TGE is 1**

When HCR.TGE is set to 1, if the PE is executing in Non-secure User mode and attempts to execute an UNDEFINED instruction, it takes the Hyp Trap exception, instead of an Undefined Instruction exception. On taking the Hyp Trap exception, the HSR reports an unknown reason for the exception, using the EC value 0x00. For more information see Use of the HSR on page G4-4137.

**Supervisor Call exception, when the value of HCR.TGE is 1**

When HCR.TGE is set to 1, if the PE executes an SVC instruction in Non-secure User mode, the Supervisor Call exception generated by the instruction is taken to Hyp mode.

The HSR reports that entry to Hyp mode was because of a Supervisor Call exception, and:

- If the SVC is unconditional, takes for the imm16 value in the HSR:
  - A zero-extended 8-bit immediate value for the T32 SVC instruction.

--- Note ---

The only T32 encoding for SVC is a 16-bit instruction encoding.

- The bottom16 bits of the immediate value for the A32 SVC instruction.

- If the SVC is conditional, the imm16 value in the HSR is UNKNOWN.

If the SVC is conditional, the PE takes the exception only if the instruction passes its condition code check.

The HSR reports the exception as a Supervisor Call exception taken to Hyp mode, using the EC value 0x11. For more information, see Use of the HSR on page G4-4137.
### Note
The effect of setting HCR.TGE to 1 is to route the Supervisor Call exception to Hyp mode, not to trap the execution of the SVC instruction. This means that the preferred return address for the exception, when routed to Hyp mode in this way, is the instruction after the SVC instruction.

### Abort exceptions, when the value of HCR.TGE is 1

When the value of HCR.TGE is 1, if the PE is executing in Non-secure User mode then any abort exception that is not routed to Secure Monitor mode or to EL3 using AArch64 generates an exception that is taken as a Hyp Trap exception. Where an attempt to execute an instruction causes an abort, on taking the Hyp Trap exception, the HSR indicates whether a Data Abort exception or a Prefetch Abort exception caused the Hyp Trap exception entry, and presents a valid syndrome in the HSR.

When SCR.EA is set to 1, external aborts and SError interrupts are routed to Secure Monitor mode, and this takes priority over the HCR.TGE routing. For more information, see "Asynchronous exception routing controls on page G1-3841. The SCR.EA control described in that section applies to both synchronous external aborts and asynchronous SError interrupts.

An SError interrupt that is routed to Hyp mode because the value of HCR.TGE is 1 is reported as a Data Abort exception routed to Hyp mode.

The HSR reports the exception either:
- As a Prefetch Abort exception routed to Hyp mode, using the EC value 0x20.
- As a Data Abort exception routed to Hyp mode, using the EC value 0x24.

For more information about the exception reporting, see "Use of the HSR on page G4-4137."

### Reporting of exceptions routed to EL2 using AArch32 because the value of HCR.TGE is 1

PL1 configurable controls on page G1-3886 describes controls that, when the value of HCR.TGE is 0, can generate exceptions that are taken from Non-secure EL0 to EL1. When EL2 is using AArch32 and the value of HCR.TGE is 1, the exceptions generated by these controls are routed to Hyp mode. Table G1-14 shows how the exception is then reported in the HSR.

### Table G1-14 Syndrome reporting in HSR from HCR.TGE routing of traps, disables, and enables

<table>
<thead>
<tr>
<th>Control provided by PL1</th>
<th>Control type</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR.{nTWE, nTWI}</td>
<td>T</td>
<td>Trapped WFI or WFE instruction, using EC value 0x01</td>
</tr>
<tr>
<td>SCTLR.{SED, ITD}</td>
<td>D</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>SCTLR.CP15BEN</td>
<td>E</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
</tbody>
</table>
| CPACR.TRCDIS           | T            | For accesses using:  
|                        |              | • MCR or MRC instructions, trapped MCR or MRC (coproc==0b1110) access, using EC value 0x05.  
|                        |              | • MCRR or MRRC instructions, trapped MCRR or MRRC (coproc==0b1110) access, using EC value 0x0C. |
| CPACR.{cp11, cp10}     | E            | Exception for an unknown reason, using EC value 0x00 |
| FPEXC.EN               | E            | Exception for an unknown reason, using EC value 0x00 |
| CPACR.ASEDIS           | D            | Exception for an unknown reason, using EC value 0x00 |
This section gives more information about the behavior of synchronous exceptions that are routed from Non-secure EL0 using AArch32 to EL2 using AArch64 because the value of HCR_EL2.TGE is 1. That is, it describes the behavior of exceptions that are routed from Non-secure User mode to EL2 using AArch64.

### Synchronous aborts from Non-secure User mode, when the value of HCR_EL2.TGE is 1

When executing in Non-secure User mode, the following sections describe synchronous exceptions that can occur:

- **Undefined Instruction exception** on page G1-3849.
- **Supervisor Call (SVC) exception** on page G1-3853.
- **Prefetch Abort exception** on page G1-3856.
- **Data Abort exception** on page G1-3859.

When EL2 is using AArch64 and the value of HCR_EL2.TGE is 1, these exceptions are routed to EL2, and reported in the ESR_EL2. Table G1-15 shows how they are reported.

### Table G1-15 Syndrome reporting in ESR_EL2 of HCR_EL2 routing of exceptions

<table>
<thead>
<tr>
<th>AArch32 exception</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Undefined Instruction</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>Supervisor Call</td>
<td>Exception from SVC executed in AArch32 state, using EC value 0x11</td>
</tr>
<tr>
<td>Prefetch Abort</td>
<td>Exception from an Instruction abort at a lower Exception level, using EC value 0x20</td>
</tr>
<tr>
<td>Data Abort</td>
<td>Exception from a Data abort at a lower Exception level, using EC value 0x24</td>
</tr>
</tbody>
</table>

---

**Table G1-14 Syndrome reporting in HSR from HCR.TGE routing of traps, disables, and enables (continued)**

<table>
<thead>
<tr>
<th>Control provided by PL1</th>
<th>Control type</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGDSCR.ext:UDCCdis</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCR or MRC instructions, trapped MCR or MRC (coproc==0b1110) access, using EC value 0x05.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• LDC or STC instructions, trapped LDC or STC access, using EC value 0x06.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MRRC instructions, trapped MCRR or MRRC (coproc==0b1110) access, using EC value 0x0C.</td>
</tr>
<tr>
<td>CNTKCTL. {PL0OPTEN, PL0VTEN, PL0PCTEN, PL0VCTEN}</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MRC or MCR instructions, trapped MCR or MRC (coproc==0b1111) access, using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC (coproc==0b1111) access, using EC value 0x04.</td>
</tr>
<tr>
<td>PMUSERENR. {ER, CR, SW, EN}</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MRC or MCR instructions, trapped MCR or MRC (coproc==0b1111) access, using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC (coproc==0b1111) access, using EC value 0x04.</td>
</tr>
</tbody>
</table>

a. T indicates a trap control, E indicates an instruction enable, and D indicates an instruction disable. For the definition of these terms, see the list that begins with Instruction enables and instruction disables on page G1-3885.
Reporting of exceptions routed to EL2 using AArch64 because the value of HCR_EL2.TGE is 1

Table G1-16 shows syndrome reporting for exceptions that are routed from Non-secure User mode to EL2 using AArch64 by HCR_EL2.TGE.

For:

- Instruction enable and disable controls provided by PL1, instructions are UNDEFINED when disabled. The Undefined Instruction exceptions that are routed to EL2 using AArch64 are reported with ESR_EL2.EC value 0x00, indicating an unknown reason.
- Trap controls provided by PL1, trapped instructions generate Trap exceptions. These are reported in the ESR_EL2 with an appropriate EC value.

Table G1-16 Syndrome reporting in ESR_EL2 of HCR_EL2 routing of traps. enables and disables

<table>
<thead>
<tr>
<th>Control provided by PL1</th>
<th>Control type</th>
<th>Syndrome reporting in ESR_EL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR.{nTWE, nTWI}</td>
<td>T</td>
<td>Trapped wFI or wFE instruction, using EC value 0x01</td>
</tr>
<tr>
<td>SCTLR.{SED, ITD}</td>
<td>D</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>SCTLR.CP15BEN</td>
<td>E</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>CPACR.TRCDIS</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCR or MRC instructions, trapped MCR or MRC (coproc==0b1110) access, using EC value 0x05.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC (coproc==0b1110) access, using EC value 0x0C.</td>
</tr>
<tr>
<td>CPACR.{cp11, cp10}</td>
<td>E</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>FPEXC.EN</td>
<td>E</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>CPACR.ASEDIS</td>
<td>D</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>DBGDSCRext.UDCCdis</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCR or MRC instructions, trapped MCR or MRC (coproc==0b1110) access, using EC value 0x05.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• LDC or STC instructions, trapped LDC or STC access, using EC value 0x06.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MRRC instructions, trapped MCRR or MRRC (coproc==0b1110) access, using EC value 0x0C.</td>
</tr>
<tr>
<td>CNTKCTL.{PL0PTEN, PL0VTEN, PL0PCTEN, PL0VCTEN}</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MRC or MCR instructions, trapped MCR or MRC (coproc==0b1111) access, using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC (coproc==0b1111) access, using EC value 0x04.</td>
</tr>
<tr>
<td>PMUSERENR.{ER, CR, SW, EN}</td>
<td>T</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MRC or MCR instructions, trapped MCR or MRC (coproc==0b1111) access, using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC (coproc==0b1111) access, using EC value 0x04.</td>
</tr>
</tbody>
</table>

a. T indicates a trap control, E indicates an instruction enable, and D indicates an instruction disable. For the definition of these terms, see the list that begins with Instruction enables and instruction disables on page G1-3885.
For all exceptions that Table G1-16 on page G1-3832 applies to except those generated by CPACR.{cp11, cp10}, ESR_EL2 reporting is the same as it would have been in ESR_EL1 under the following conditions:

- EL1 using AArch64.
- HCR_EL2.TGE set to 0.

For exceptions generated by CPACR.{cp11, cp10}, ESR_EL2 reporting is as follows:

- The ESR_EL2.EC value is reported as 0x00. This differs from the EC value reported in ESR_EL1 when an exception is generated by CPACR_EL1.FPEN and is taken to EL1 using AArch64.

**G1.12.7 Routing debug exceptions to EL2**

When the value of HDCR.TDE is 1, if the PE is executing in a Non-secure mode other than Hyp mode, any Debug exception is routed to Hyp mode. This means it generates a Hyp Trap exception. This applies to:

- Debug exceptions associated with an instruction fetch, that would otherwise generate a Prefetch Abort exception. These are the Breakpoint, Breakpoint Instruction, and Vector Catch exception, see Chapter G2 AArch32 Self-hosted Debug.

- Watchpoint exceptions associated with data accesses, that would otherwise generate a Data Abort exception. See Watchpoint exceptions on page G2-3961.

When the value of HDCR.TDE is 1, each of the HDCR.{TDRA, TDOSA, TDA} bits is treated as 1 for all purposes other than reading the HDCR register.

--- Note ---

- A Breakpoint or Watchpoint debug event that generates entry to Debug state cannot be trapped to Hyp mode. See Breakpoint and Watchpoint debug events on page H2-4846.

- When HDCR.TDE is set to 1, the Hyp Trap exception is generated instead of the Prefetch Abort exception or Data Abort exception that is otherwise generated by the Debug exception.

- Debug exceptions, other than Breakpoint Instruction exceptions, are never generated in Hyp mode.

---

When a Hyp Trap exception is generated because HDCR.TDE is set to 1, The HSR reports the exception either:

- As a Prefetch Abort exception routed to Hyp mode, using the EC value 0x20.
- As a Data Abort exception routed to Hyp mode, using the EC value 0x24.

For more information see Use of the HSR on page G4-4137.
G1.13 Exception return to an Exception level using AArch32

In the ARM architecture, exception return to an Exception level that is using AArch32 requires the simultaneous restoration of the PC and PSTATE to values that are consistent with the desired state of execution on returning from the exception. Typically, exception return involves returning to one of:

- The instruction after the instruction boundary at which an asynchronous exception was taken.
- The instruction following an SVC, SMC, or HMC instruction, for an exception generated by one of those instructions.
- The instruction that caused the exception, after the reason for the exception has been removed.
- The subsequent instruction, if the instruction that caused the exception has been emulated in the exception handler.

The ARM architecture defines a preferred return address for each exception other than Reset, see Link values saved on exception entry on page G1-3821. The values of the SPSR.IT[7:0] bits generated on exception entry are always correct for this preferred return address, but might require adjustment by the exception handler if returning elsewhere.

In some cases, to calculate the appropriate preferred return address for a return to an Exception level that is using AArch32, a subtraction must be performed on the link value saved on taking the exception. The description of each exception includes any value that must be subtracted from the link value, and other information about the required exception return.

On an exception return, the PSTATE takes either:

- The value loaded by the RFE instruction.
- If the exception return is not performed by executing an RFE instruction, the value of the current SPSR at the time of the exception return.

Illegal return events from AArch32 state on page G1-3835 describes the behavior if the restored PE state would not be valid for the Exception level, PE mode, and Security state targeted by the exception return.

G1.13.1 Exception return instructions

The instructions that an exception handler can use to return from an exception depend on whether the exception was taken to an EL1 mode, or in an EL2 mode, see:

- Return from an exception taken to a PE mode other than Hyp mode.
- Return from an exception taken to Hyp mode on page G1-3835.

Return from an exception taken to a PE mode other than Hyp mode

For an exception taken to a PE mode other than Hyp mode, the ARM AArch32 architecture provides the following exception return instructions:

- From privileged modes other than System mode, the ERET instruction. After the exception return, execution resumes from the address held in the LR (R14) for the mode in which ERET is executed. See ERET on page F5-2673.
- Data-processing instructions with the S bit set and the PC as a destination, see MOV, MOVs (register) on page F5-2815 and SUB, SUBS (immediate) on page F5-3114.

Note

The A32 instruction set includes other instructions that can be used for an exception return, but ARM deprecates any use of those instructions.
Typically:

— A return where no subtraction is required uses SUBS with an operand of 0, or the equivalent MOVS instruction.
— A return requiring subtraction uses SUBS with a nonzero operand.

• The RFE instruction, see RFE, RFEDA, RFEDB, RFEIA, RFEIB on page F5-2918. If a subtraction is required, typically it is performed before saving the LR value to memory. After the exception return, execution resumes from the address held in the memory location indicated by the base register specified by the RFE instruction.

• In A32 state, a form of the LDM instruction in which the PC is one of the registers loaded, see LDM (exception return) on page F5-2703. If a subtraction is required, typically it is performed before saving the LR value to memory.

Return from an exception taken to Hyp mode

For an exception taken to Hyp mode, the ARM architecture provides the ERET instruction, see ERET on page F5-2673. An exception handler executing in Hyp mode must return using the ERET instruction.

Both Hyp mode and the ERET instruction are implemented only as part of EL2.

G1.13.2 Alignment of exception returns

The T bit of the value transferred to the PSTATE by an exception return controls the target instruction set of that return. The behavior of the hardware for exception returns for different values of the T bit is as follows:

\[ T = 0 \]

The target instruction set state is A32 state. Bits [1:0] of the address transferred to the PC are ignored by the hardware.

\[ T = 1 \]

The target instruction set state is T32 state:

• Bit [0] of the address transferred to the PC is ignored by the hardware.
• Bit [1] of the address transferred to the PC is part of the instruction address.

Note

In previous versions of the ARM architecture, the PSTATE.\{J, T\} bits determined the Instruction set state. In ARMv8, PSTATE.J is RES0.

ARM deprecates any dependence on the requirements that the hardware ignores bits of the address. ARM recommends that the address transferred to the PC for an exception return is correctly aligned for the target instruction set.

After an exception entry other than Reset, the LR value has the correct alignment for the instruction set indicated by the SPSR.T bit. This means that if exception return instructions are used with the LR and SPSR values produced by such an exception entry, the only precaution software needs to take to ensure correct alignment is that any subtraction is of a multiple of four if returning to A32 state, or a multiple of two if returning to T32 state.

G1.13.3 Illegal return events from AArch32 state

Throughout this section:

Return In AArch32 state, refers to any of:

• Execution of any exception return instruction.
• Execution of a DRPS instruction in Debug state.
• Exit from Debug state.

If an exception or debug return from an Exception level using AArch32 triggers an illegal exception return, then bit[1] of the PC is either:

• Zero.
• The value of bit[1] of the return address for the exception or debug return.
The choice between these two alternatives is made by the implementation, and might differ from instance to instance of an illegal exception return.

--- Note ---

This means software must support both alternatives.

**Saved process state value**

In AArch32 state, refers to any of:

- The value held in the SPSR for any exception return other than an exception return made by executing an RFE instruction.
- The value read from memory that is to be restored to PSTATE by the execution of an RFE instruction.
- The value held in the SPSR for the execution of a DRPS instruction in Debug state.
- The value held in the DSPSR for a Debug state exit.

**Link address**

In AArch32 state, refers to any of:

- The address held in the link register for any exception return other than an exception return made by executing an ERET, LDM, or RFE instruction.
- The address held in ELR_hyp for any exception return made by executing an ERET instruction.
- The address read from memory that is to be restored to the PC by the execution of an LDM or RFE instruction.
- The address held in the DLR for Debug state exit.

**Configured from reset**

Indicates the state determined on powerup or reset by a configuration input signal, or by another IMPLEMENTATION DEFINED mechanism.

The ARMv8 architecture has a generic mechanism for handling exception or debug returns to a mode or state that is illegal. In AArch32 state, this can occur as a result of any of the following situations:

- A return where the Exception level being returned to is higher than the current Exception level.
- A return where the mode being returned to is not implemented. For example:
  - A return to Hyp mode when EL2 is not implemented.
  - A return to Monitor mode, when EL3 is either not implemented or using AArch64 state.
- A return to EL2 when:
  - EL3 is implemented and using AArch64, and the value of the SCR_EL3.NS bit is 0.
  - EL3 is implemented and using AArch32, and the value of the SCR.NS bit is 0.
- A return to Non-secure EL1 when:
  - EL2 is implemented and using AArch64, and the value of the HCR_EL2.TGE bit is 1.
  - EL2 is implemented and using AArch32, and the value of the HCR.TGE bit is 1.
- A return where the value of the saved process state M[4:0] field is not a valid AArch32 PE mode for the implementation. Table G1-5 on page G1-3796 shows the valid M[4:0] values for AArch32 PE modes.

In these cases:

- PSTATE.IL is set to 1, to indicate an illegal return.
- PSTATE.M is unchanged. This means the PE mode does not change.
- The SS bit is handled in the same way as any other exception or debug return, see *Software Step exceptions* on page D2-1673.
The following PSTATE bits are restored from the saved process state value:
- The Q Overflow or saturation flag.
- The GE Greater than or Equal flags.
- The E Endianness mapping bit.
- The A, I, F exception mask bits.

The PSTATE.{IT, T} bits are each either:
- Set to 0.
- Copied from the saved process state in the SPSR for the PE mode in which the exception is handled.

The choice between these two options is determined by an implementation, and might vary dynamically within an implementation. Correspondingly software must regard the value as being an UNKNOWN choice between the two values.

The PC is restored from the link address, unless the illegal return is the execution of a DRPS instruction in Debug state.

When the value of the PSTATE.IL bit is 1, any attempt to execute any instruction results in an Illegal Execution state exception. See The Illegal Execution state exception.

All aspects of the illegal return, other than the effects described in this section, are the same as for a legal return.

G1.13.4 Legal returns that set PSTATE.IL to 1

In this section, return, saved process state value, and link address have the meaning that is defined in Illegal return events from AArch32 state on page G1-3835.

If the IL bit in the saved process state value is 1, then it is copied to PSTATE meaning that PSTATE.IL is set to 1.

In this case, the PSTATE.{IT, T} bits are each either:
- Set to 0.
- Copied from the SPSR, or loaded from memory if the exception return was performed by executing an RFE instruction.

The choice between these two options is determined by an implementation, and might vary dynamically within the implementation. This means software must regard each value as being an UNKNOWN choice between the two permitted values.

Because the return sets the PSTATE.IL bit to 1, any attempt to execute any instruction results in an Illegal Execution state exception. See The Illegal Execution state exception.

G1.13.5 The Illegal Execution state exception

When the value of the PSTATE.IL bit is 1, any attempt to execute an instruction generates an Illegal Execution state exception. In AArch32 state, the PSTATE.IL bit can be set to 1 by one of the following:

- An illegal return, as described in Illegal return events from AArch32 state on page G1-3835.
- An illegal change to PSTATE.M, as described in Illegal changes to PSTATE.M on page G1-3809.
- A legal return that sets PSTATE.IL to 1, as described in Legal returns that set PSTATE.IL to 1.

An Illegal Execution state exception is taken in the same way as an Undefined Instruction exception in the current Exception level. If the current Exception level is EL2 using AArch32 state, the HSR provides additional syndrome information for the exception, see Use of the HSR on page G4-4137.

An Illegal Execution state exception has priority over any other Undefined Instruction exception that might arise from instruction execution.
Note

This section only describes the handling of an Illegal Execution state exception that is taken to an Exception level that is using AArch32 state. *The Illegal Execution state exception on page D1-1539* describes the cases where an Illegal Execution state exception is taken to an Exception level that is using AArch64 state.

On taking any exception to an Exception level that is using AArch32 state:

1. The value of the PSTATE.IL bit is 1 and this is copied to the SPSR.IL bit for the PE mode to which the exception is taken.
2. The PSTATE.IL bit is cleared to 0.

Note

This means that it is not possible for software to observe the value of PSTATE.IL.

Pseudocode description of exception return

The `AArch32.ExceptionReturn()` function transfers the return address to the PC and restores PSTATE to its saved value.

This function uses the function `SetPSTATEFromPSR()`.

The `IllegalExceptionReturn()` function checks for an Illegal Execution state exception.

*Chapter J1 ARMv8 Pseudocode* includes the definitions of these functions.
G1.14 Asynchronous exception behavior for exceptions taken from AArch32 state

In an implementation that does not include EL2 or EL3, the asynchronous exceptions behave as follows when EL1 and EL0 are both using AArch32:

• An SError interrupt is taken to Abort mode.
• An IRQ exception is taken to IRQ mode.
• An FIQ exception is taken to FIQ mode.

These are the default PE modes for taking these exceptions.

Note

The SError interrupt replaces the ARMv7 asynchronous abort. The new name better describes the nature of the exception.

However, the PSTATE.\{A, I, F\} bits mask the asynchronous exceptions, meaning that when the value of one of these PSTATE bits is 1, the corresponding exception is not taken.

If a masked asynchronous exceptions remains signaled, then the exception remains pending unless the value of the PSTATE bit is changed to 0.

EL2 and EL3 provide controls that affect:

• The routing of these exceptions, see Asynchronous exception routing controls on page G1-3841.
• Masking of these exceptions in Non-secure state, see Asynchronous exception masking controls on page G1-3842.

Similar register control bits are provided regardless of whether EL2 and EL3 are using AArch32 or AArch64:

• The EL2 controls are provided by the HCR when EL2 is using AArch32, and by the HCR_EL2 when EL2 is using AArch64.
• The EL3 controls are provided by the SCR when EL3 is using AArch32, and by the SCR_EL3 when EL3 is using AArch64.

Therefore, most references to the HCR or SCR in this section are to entries in Table K12-1 on page K12-5660, that disambiguates between AArch32 registers and AArch64 registers. However, the Execution states used by EL2 and EL3 do affect some aspects of the routing and masking of the asynchronous exceptions, see Asynchronous exception routing and masking with higher Exception levels using AArch64 on page G1-3844.

G1.14.1 Virtual exceptions when an implementation includes EL2

When implemented, EL2 provides the following virtual exceptions, that correspond to the physical asynchronous exceptions:

• Virtual SError, that corresponds to a physical external SError interrupt.
• Virtual IRQ, that corresponds to a physical IRQ.
• Virtual FIQ, that corresponds to a physical FIQ.

When the value of HCR.TGE is 0 and the value of an HCR.\{AMO, IMO, FMO\} routing control bit is 1, the corresponding virtual interrupt is enabled and a virtual exception is generated either:

• By setting the corresponding virtual interrupt pending bit, HCR.\{VA, VI, VF\}, to 1.
• For a Virtual IRQ or Virtual FIQ, by an IMPLEMENTATION DEFINED mechanism. This might be a signal from an interrupt controller. See, for example, the ARM Generic Interrupt Controller Architecture Specification.

When the value of HCR_EL2.TGE is 1 all virtual interrupts are disabled.

When a virtual interrupt is disabled:

• It cannot be taken.
• It cannot be seen in the ISR.
In AArch32 state, a virtual exception is taken only from a Non-secure EL1 or EL0 mode. In any other mode, if the exception is generated it is not taken.

A virtual exception is taken in Non-secure state to the default mode for the corresponding physical exception. This means:
- A Virtual SError is taken to Non-secure Abort mode.
- A Virtual IRQ is taken to Non-secure IRQ mode.
- A Virtual FIQ is taken to Non-secure FIQ mode.

Table G1-17 summarizes the HCR bits that route asynchronous exceptions to EL2, and the bits that generate the virtual exceptions.

### Table G1-17 HCR bits controlling asynchronous exceptions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Routing the physical exception to EL2</th>
<th>Generating the virtual exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>SError</td>
<td>HCR.AMO</td>
<td>HCR.VA</td>
</tr>
<tr>
<td>IRQ</td>
<td>HCR.IMO</td>
<td>HCR.VI</td>
</tr>
<tr>
<td>FIQ</td>
<td>HCR.FMO</td>
<td>HCR.VF</td>
</tr>
</tbody>
</table>

The HCR.{VA, VI, VF} bits generate a virtual exception only if set to 1 when the value of the corresponding HCR.{AMO, IMO, FMO} is 1.

Similarly, if the implementation also includes EL3, the HCR.{AMO, IMO, FMO} bits route the corresponding physical exception to Hyp mode only if the physical exception is not routed to Monitor mode by the SCR.{EA, IRQ, FIQ} bit. For more information, see Asynchronous exception routing controls on page G1-3841.

When the value of an HCR.{AMO, IMO, FMO} control bit is 1, the corresponding mask bit in PSTATE:
- Does not mask the physical exception.
- Masks the virtual exception when the PE is executing in a Non-secure EL1 or EL0 mode.

Taking a Virtual Abort exception clears HCR.VA to zero. Taking a Virtual IRQ exception or a Virtual FIQ exception does not affect the value of HCR.VI or HCR.VF.

**Note**

This means that the exception handler for a Virtual IRQ exception or a Virtual FIQ exception must cause software that is executing at EL2 or EL3 to update the HCR to clear the appropriate virtual exception bit to 0.

See WFE wake-up events on page G1-3874 and Wait For Interrupt on page G1-3875 for information about how virtual exceptions affect wake up from power-saving states.

**Note**

A hypervisor can use virtual exceptions to signal exceptions to the current Guest OS. The Guest OS takes a virtual exception exactly as it would take the corresponding physical exception, and is unaware of any distinction between virtual exception and the corresponding physical exception.

### Effects of the HCR.{AMO, IMO, FMO} bits

As described in this section, the HCR.{AMO, IMO, FMO} bits are part of the mechanism for enabling the virtual exceptions. In addition, for exceptions generated in Non-secure state:
- As mentioned in this section, affect the routing of the exceptions. See Asynchronous exception routing controls on page G1-3841.
- Affect the masking of the exceptions. See Asynchronous exception masking controls on page G1-3842.
G1.14.2 Asynchronous exception routing controls

--- Note ---
This section describes the behavior when all exception levels are using AArch32. For the differences when this is not the case see Asynchronous exception routing and masking with higher Exception levels using AArch64 on page G1-3844.

In an implementation that includes EL3 the following bits in the SCR control the routing of asynchronous exceptions, and also the routing of synchronous external aborts:

**SCR.EA** When the value of this bit is 1, any synchronous external abort or SError interrupt is taken to EL3.

--- Note ---
- Although this section describes the asynchronous exception routing controls, SCR.EA controls the routing of both synchronous external aborts and asynchronous SError interrupts.
- The other classes of abort cannot be routed to EL3. For more information about the classification of aborts, see VMSAv8-32 memory aborts on page G4-4110.

**SCR.FIQ** When the value of this bit is 1, any FIQ exception is taken to EL3.

**SCR.IRQ** When the value of this bit is 1, any IRQ exception is taken to EL3.

When EL3 is using AArch32 and the value of one of the SCR.{EA, FIQ, IRQ} bits is 1, the exception is taken to Monitor mode.

Only Secure software can change the values of these bits.

In an implementation that includes EL2, the following bits in the HCR route asynchronous exceptions to EL2, for exceptions that are both:

- Taken from a Non-secure EL1 or EL0 mode.
- If the implementation also includes EL3, not configured, by the SCR.{EA, FIQ, IRQ} controls, to be taken to EL3.

**HCR.AMO** When the value of this bit is 1, an SError interrupt exception taken from a Non-secure EL1 or EL0 mode is taken to EL2, instead of to Non-secure Abort mode. If the implementation also includes EL3, this control applies only if the value of SCR.EA is 0. When the value of SCR.EA is 1, the value of the AMO bit is ignored.

**HCR.FMO** When the value of this bit is 1, an FIQ exception taken from a Non-secure EL1 or EL0 mode is taken to EL2, instead of to Non-secure FIQ mode. If the implementation also includes EL3, this control applies only if the value of SCR.FIQ is 0. When the value of SCR.FIQ is 1, the value of the FMO bit is ignored.

**HCR.IMO** When the value of this bit is 1, an IRQ exception taken from a Non-secure EL1 or EL0 mode is taken to EL2, instead of to Non-secure IRQ mode. If the implementation also includes EL3, this control applies only if the value of SCR.IRQ is 0. When the value of SCR.IRQ is 1, the value of the IMO bit is ignored.

When EL2 is using AArch32 and the value of one of the HCR.{AMO, FMO, IMO} bits is 1, the exception is taken to Hyp mode.

Only software executing in Hyp mode, or Secure software executing at EL3 with SCR.NS set to 1, can change the values of these bits. If EL3 is using AArch32, this requires the Secure software to be executing in Monitor mode.

The HCR.{AMO, FMO, IMO} bits also affect the masking of asynchronous exceptions in Non-secure state, as described in Asynchronous exception masking controls on page G1-3842.

The SCR.{EA, FIQ, IRQ} and HCR.{AMO, FMO, IMO} bits have no effect on the routing of Virtual Abort, Virtual FIQ, and Virtual IRQ exceptions.
G1.14 Asynchronous exception behavior for exceptions taken from AArch32 state

Note
When the PE is in Hyp mode:

• Physical asynchronous exceptions that are not routed to Monitor mode are taken to Hyp mode.
• Virtual exceptions are not signaled to the PE.

See also Asynchronous exception behavior for exceptions taken from AArch32 state on page G1-3839.

G1.14.3 Asynchronous exception masking controls

Note
This section describes the behavior when all exception levels are using AArch32. For the differences when this is not the case see Asynchronous exception routing and masking with higher Exception levels using AArch64 on page G1-3844.

The PSTATE.A, I, F bits can mask the taking of the corresponding exceptions from AArch32 state, as follows:

• PSTATE.A can mask SError interrupt exceptions.
• PSTATE.I can mask IRQ exceptions.
• PSTATE.F can mask FIQ exceptions.

In an implementation that does not include either of EL2 and EL3, setting one of these bits to 1 masks the corresponding exception, meaning the exception cannot be taken.

In an implementation that includes EL2, the HCR. {AMO, IMO, FMO} bits modify the masking of exceptions taken from Non-secure state.

Similarly, in an implementation that includes EL3, the SCR. {AW, FW} bits modify the masking of exceptions taken from Non-secure state by the PSTATE. {A, F} bits.

An implementation that includes only EL1 and EL0 does not provide any masking of the PSTATE. {A, I, F} bits. The following subsections describe the masking of these bits in other implementations:

• Asynchronous exception masking in an implementation that includes EL2 but not EL3.
• Asynchronous exception masking in an implementation that includes EL3 but not EL2.
• Asynchronous exception masking in an implementation that includes both EL2 and EL3 on page G1-3843.
• Summary of the asynchronous exception masking controls on page G1-3843.

Asynchronous exception masking in an implementation that includes EL2 but not EL3

The HCR. {AMO, IMO, FMO} bits modify the effect of the PSTATE. {A, I, F} bits. When the value of an HCR. {AMO, IMO, FMO} mask override bit is 1, the value of the corresponding PSTATE. {A, I, F} bit is ignored when the exception is taken from a Non-secure mode other than Hyp mode.

Asynchronous exception masking in an implementation that includes EL3 but not EL2

The SCR. {AW, FW} bits modify the effect of the PSTATE. {A, F} bits. When the value of one of the SCR. {AW, FW} bits is 0, the corresponding PSTATE bit is ignored when both of the follow apply:

• The corresponding exception is taken from Non-secure state.
• The value of the corresponding SCR. {EA, FIQ} bit is 1, routing the exception to EL3. This means the exception is routed to Monitor mode if EL3 is using AArch32.

Note
Whenever the value of PSTATE.I is 1, IRQ exceptions are masked and cannot be taken.
Asynchronous exception masking in an implementation that includes both EL2 and EL3

When the value of an HCR.{AMO, IMO, FMO} mask override bit is 1, the value of the corresponding PSTATE.{A, I, F} bit is ignored when both of the following apply:
- The exception is taken from Non-secure state.
- Either:
  - The corresponding SCR.{EA, IRQ, FIQ} bit routes the exception to Monitor mode.
  - The exception is taken from a Non-secure mode other than Hyp mode.

In addition, when the value of an SCR.{AW, FW} bit is 0, the value of the corresponding PSTATE.{A, F} bit is ignored when all of the following apply:
- The exception is taken from Non-secure state.
- The corresponding SCR.{EA, FIQ} bit routes the exception to Monitor mode.
- The corresponding HCR.{AMO, FMO} mask override bit is set to 0.

Summary of the asynchronous exception masking controls

The tables in this section show the masking controls for each of the PSTATE.{A, I, F} bits. For an implementation that does not include all of the exception levels:

If the implementation includes only EL1 and EL0
The PSTATE bits cannot be masked. The behavior is as shown in the Secure row of the tables.

If the implementation includes EL2 but not EL3
The behavior is as shown in the Non-secure table rows when the control bits in the SCR are both 0.

If the implementation includes EL3 but not EL2
The behavior is as shown in the table rows where the control bit in the HCR is 0.

Table G1-18 shows the controls of the masking of SError interrupt exceptions by PSTATE.A.

<table>
<thead>
<tr>
<th>Security state</th>
<th>HCR.AMO</th>
<th>SCR.EA</th>
<th>SCR.AW</th>
<th>Mode</th>
<th>PSTATE.A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Masks SError interrupt, when set to 1</td>
</tr>
<tr>
<td>Non-secure</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Masks SError interrupt, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>x</td>
<td></td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td></td>
<td></td>
<td>Masks SError interrupt, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td></td>
<td>Not Hyp</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>x</td>
<td></td>
<td>Hyp</td>
<td>Masks SError interrupt, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td></td>
<td></td>
<td>Ignored</td>
</tr>
</tbody>
</table>
Table G1-19 shows the controls of the masking of FIQ exceptions by PSTATE.I:

<table>
<thead>
<tr>
<th>Security state</th>
<th>HCR.IMO</th>
<th>SCR.IRQ</th>
<th>Mode</th>
<th>PSTATE.I</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Masks IRQs, when set to 1</td>
</tr>
<tr>
<td>Non-secure</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>Masks IRQs, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td>Not Hyp</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Hyp</td>
<td></td>
<td>Masks IRQs, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td></td>
<td>Ignored</td>
</tr>
</tbody>
</table>

Table G1-20 shows the controls of the masking of FIQ exceptions by PSTATE.F:

<table>
<thead>
<tr>
<th>Security state</th>
<th>HCR.FMO</th>
<th>SCR.FIQ</th>
<th>SCR.FW</th>
<th>Mode</th>
<th>PSTATE.F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Masks FIQs, when set to 1</td>
</tr>
<tr>
<td>Non-secure</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>Masks FIQs, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>x</td>
<td></td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td></td>
<td></td>
<td>Masks FIQs, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td>Not Hyp</td>
<td></td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>x</td>
<td>Hyp</td>
<td></td>
<td>Masks FIQs, when set to 1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td></td>
<td></td>
<td>Ignored</td>
</tr>
</tbody>
</table>

G1.14.4 Asynchronous exception routing and masking with higher Exception levels using AArch64

Asynchronous exception routing controls on page G1-3841 and Asynchronous exception masking controls on page G1-3842 give full descriptions of the routing and masking of the asynchronous exceptions when all Exception levels are using AArch32. However, when EL0 and EL1 are using AArch32:

- As already described, the SCR and HCR controls might be from Exception levels that are using AArch64.
- If EL3 is using AArch64, or EL2 is using AArch64, there are some changes to the asynchronous exception behaviors.

Therefore, the following sections summarize the asynchronous exception behaviors, taking account of the Execution state being used at EL2 and EL3:

- Summary of physical interrupt routing.
- Summary of physical interrupt masking on page G1-3846.

Summary of physical interrupt routing

The following tables show the routing of physical interrupts. Table G1-21 on page G1-3845 shows the routing of physical FIQ interrupts, Table G1-22 on page G1-3845 shows the routing of physical IRQ interrupts, and Table G1-23 on page G1-3846 shows the routing of physical SError interrupts.
In these tables, for exceptions that must be taken to an Exception level that is using AArch32, the table shows the target Exception level and PE mode. In these entries, Mon indicates Monitor mode, and Abt indicates Abort mode.

**Table G1-21 Routing of physical FIQ exceptions**

<table>
<thead>
<tr>
<th>EL3 Execution state</th>
<th>Control bits</th>
<th>Target when take from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SCR</td>
<td>HCR</td>
</tr>
<tr>
<td></td>
<td>FIQ</td>
<td>RW</td>
</tr>
<tr>
<td>AArch32</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>AArch64</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

- SCR_EL3.RW. When 1, the next lower Exception level is using AArch64. This control is not present when EL3 is using AArch32.
- When the value of HCR.TGE is 1, the effective value of this bit is 1.
- When EL3 is using AArch32, the only Secure Exception levels are EL0 and EL3.
- Interrupt is not taken, but remains pending.
- If EL2 is using AArch32, taken to Hyp mode.
- If EL1 is using AArch32, taken to Abort mode.

**Table G1-22 Routing of physical IRQ exceptions**

<table>
<thead>
<tr>
<th>EL3 Execution state</th>
<th>Control bits</th>
<th>Target when take from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SCR</td>
<td>HCR</td>
</tr>
<tr>
<td></td>
<td>IRQ</td>
<td>RW</td>
</tr>
<tr>
<td>AArch32</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>AArch64</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

- SCR_EL3.RW. When 1, the next lower Exception level is using AArch64. This control is not present when EL3 is using AArch32.
- When the value of HCR.TGE is 1, the effective value of this bit is 1.
- When EL3 is using AArch32, the only Secure Exception levels are EL0 and EL3.
- Interrupt is not taken, but remains pending.
- If EL2 is using AArch32, taken to Hyp mode.
Summary of physical interrupt masking

The following tables show the masking of physical interrupts. Table G1-24 on page G1-3847 shows the masking of physical FIQ interrupts, Table G1-25 on page G1-3847 shows the masking of physical IRQ interrupts, and Table G1-26 on page G1-3848 shows the masking of physical SError interrupts. In these tables:

M Indicates that the exception is masked when the value of the PSTATE mask bit is 1.

T Indicates that the exception is taken, regardless of the value of the PSTATE mask bit.

P Indicates that the exception is not taken but remains pending. The value of the PSTATE mask bit has no effect on this behavior.

f. If EL1 is using AArch32, taken to Abort mode.

Table G1-23 Routing of physical SError interrupts

<table>
<thead>
<tr>
<th>EL3 Execution state</th>
<th>SCR</th>
<th>HCR</th>
<th>Control bits</th>
<th>Target when take from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>EA</td>
<td>RW</td>
</tr>
<tr>
<td>AArch32</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>AArch64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a. SCR_EL3.RW. When 1, the next lower Exception level is using AArch64. This control is not present when EL3 is using AArch32.
b. When the value of HCR.TGE is 1, the effective value of this bit is 1.
c. When EL3 is using AArch32, the only Secure Exception levels are EL0 and EL3.
d. Interrupt is not taken, but remains pending.
e. If EL2 is using AArch32, taken to Hyp mode.
f. If EL1 is using AArch32, taken to Abort mode.
#### Table G1-24 Masking of physical FIQ exceptions

<table>
<thead>
<tr>
<th>EL3 Execution state</th>
<th>Control bits</th>
<th>Effect of PSTATE.F mask in Exception level</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SCR</td>
<td>HCR</td>
</tr>
<tr>
<td></td>
<td>FIQ FW RWb FMOc</td>
<td>EL0 EL1 EL2 EL0 EL1 EL3</td>
</tr>
<tr>
<td>AArch32</td>
<td>0 x x 0</td>
<td>M M M M - M</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 T T M M - M</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 x 0 M M M M - M</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x x 1 T T T M - M</td>
</tr>
<tr>
<td>AArch64</td>
<td>0 x 0</td>
<td>M M M M M P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 T T M M M P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 x 0 M P M M P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 x 0 T T T T M</td>
</tr>
</tbody>
</table>

a. In AArch32 state this is visible as CPSR.F.
b. SCR_EL3 only, this control is not present when EL3 is using AArch32. When the value of RW is 1, the next lower Exception level is using AArch64.
c. When the value of HCR.TGE is 1, the effective value of this bit is 1.
d. When EL3 is using AArch32, the only Secure Exception levels are EL0 and EL3.

#### Table G1-25 Masking of physical IRQ exceptions

<table>
<thead>
<tr>
<th>EL3 Execution state</th>
<th>Control bits</th>
<th>Effect of PSTATE.I mask in Exception level</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SCR</td>
<td>HCR</td>
</tr>
<tr>
<td></td>
<td>IRQ RWb IMOc</td>
<td>EL0 EL1 EL2 EL0 EL1 EL3</td>
</tr>
<tr>
<td>AArch32</td>
<td>0 x 0</td>
<td>M M M M - M</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 T T M M - M</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 x 0 M M M M - M</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 x 0 T T T T M</td>
</tr>
<tr>
<td>AArch64</td>
<td>0 0</td>
<td>M M M M M P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 T T M M P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 0 M M P M M P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 x x T T T T M</td>
</tr>
</tbody>
</table>
a. In AArch32 state this is visible as CPSR.I.
b. SCR_EL3 only, this control is not present when EL3 is using AArch32. When the value of RW is 1, the next lower Exception level is using AArch64.
c. When the value of HCR.TGE is 1, the effective value of this bit is 1.
d. When EL3 is using AArch32, the only Secure Exception levels are EL0 and EL3.

Table G1-26 Masking of physical SError interrupts

| EL3 Execution state | SCR | Control bits | HCR | Effect of PSTATE.A
e mask in Exception level |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EA</td>
<td>AW</td>
<td>RW&lt;sup&gt;b&lt;/sup&gt;</td>
<td>AMO&lt;sup&gt;c&lt;/sup&gt;</td>
</tr>
<tr>
<td>AArch32</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>AArch64</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

a. In AArch32 state this is visible as CPSR.A.
b. SCR_EL3 only, this control is not present when EL3 is using AArch32. When the value of RW is 1, the next lower Exception level is using AArch64.
c. When the value of HCR.TGE is 1, the effective value of this bit is 1.
d. When EL3 is using AArch32, the only Secure Exception levels are EL0 and EL3.
G1.15 AArch32 state exception descriptions

Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812 gives general information about exception handling. This section describes each of the exceptions, in the following subsections:

- Undefined Instruction exception.
- Monitor Trap exception on page G1-3851.
- Hyp Trap exception on page G1-3852.
- Supervisor Call (SVC) exception on page G1-3853.
- Secure Monitor Call (SMC) exception on page G1-3854.
- Hypervisor Call (HVC) exception on page G1-3855.
- Prefetch Abort exception on page G1-3856.
- Data Abort exception on page G1-3859.
- Virtual SError interrupt exception on page G1-3862.
- IRQ exception on page G1-3863.
- Virtual IRQ exception on page G1-3864.
- FIQ exception on page G1-3865.
- Virtual FIQ exception on page G1-3866.

Additional pseudocode functions for exception handling on page G1-3867 gives additional pseudocode that is used in the pseudocode descriptions of a number of the exceptions.

G1.15.1 Undefined Instruction exception

An Undefined Instruction exception might be caused by:

- A System register access, floating-point, or Advanced SIMD instruction that is not accessible because of the settings in one or more of the CPACR, NSACR, HCPTR, and DBGDSCRext.
- A System register access, floating-point, or Advanced SIMD instruction that is not implemented.
- A System register access, floating-point, or Advanced SIMD instruction that causes an exception during execution. This includes:
  - Trapped floating-point exceptions that are taken to AArch32, if an implementation supports these traps. See Floating-point exceptions on page E1-2303.
  - Execution of certain floating-point instructions when one or both of the FPSCR.{Stride, Len} fields in nonzero, in an implementation in which those fields are RW. The description of FPEXC specifies the instructions to which this applies.
- An instruction that is UNDEFINED.

**Note**

The Undefined Instruction exception is taken using offset 0x04 in the Hyp, Secure, or Non-secure vector table. In the Monitor vector table this offset is used for the Monitor Trap exception. See Monitor Trap exception on page G1-3851 and The vector tables and exception offsets on page G1-3813.

By default, an Undefined Instruction exception is taken to Undefined mode, but an Undefined Instruction exception can be taken to EL2, meaning it is taken to Hyp mode if EL2 is using AArch32, see The PE mode to which the Undefined Instruction exception is taken on page G1-3850.

The Undefined Instruction exception can provide:

- Signaling of an illegal instruction execution.
- Lazy context switching of System registers.
The preferred return address for an Undefined Instruction exception is the address of the instruction that generated
the exception. This return is performed as follows:

- If returning from Secure or Non-secure Undefined mode, the exception return uses the SPSR and LR_und
  values generated by the exception entry, as follows:
  - If SPSR.T is 0, indicating that the exception occurred in A32 state, the return uses an exception return
    instruction with a subtraction of 4.
  - If SPSR.T is 1, indicating that the exception occurred in T32 state, the return uses an exception return
    instruction with a subtraction of 2.

- If returning from Hyp mode, the exception return is performed by an \texttt{ERET} instruction, using the SPSR and
  ELR_hyp values generated by the exception entry.

For more information, see \textit{Exception return to an Exception level using AArch32} on page G1-3834.

\textbf{Note}

If handling the Undefined Instruction exception requires instruction emulation, followed by return to the next
instruction after the instruction that caused the exception, the instruction emulator must use the instruction length
to calculate the correct return address, and to calculate the updated values of the IT bits if necessary.

\textbf{The PE mode to which the Undefined Instruction exception is taken}\n
\textit{Figure G1-4} shows how the implementation, state, and configuration options determine the PE mode to which an
Undefined Instruction exception is taken.

\begin{figure}
\centering
\includegraphics[width=\textwidth]{example_diagram.png}
\caption{The PE mode the Undefined Instruction exception is taken to}
\end{figure}

See also \textit{UNPREDICTABLE cases when the value of HCR.TGE is 1} on page G1-3826.
Pseudocode description of taking the Undefined Instruction exception

The AArch32.TakeUndefInstrException() pseudocode procedure describes how the PE takes the exception.

Conditional execution of undefined instructions

The conditional execution rules described in Conditional execution on page F2-2407 apply to all instructions. This includes undefined instructions and other instructions that would cause entry to the Undefined Instruction exception.

If such an instruction fails its condition check, the behavior depends on the potential cause of entry to the Undefined Instruction exception, as follows:

• If the potential cause is the execution of the instruction itself and depends on data values used by the instruction, the instruction executes as a NOP and does not cause an Undefined Instruction exception.

• In the following cases, it is IMPLEMENTATION DEFINED whether the instruction executes as a NOP or causes an Undefined Instruction exception:
  — The potential cause is the execution of an earlier System register access instruction, floating-point instruction, or Advanced SIMD instruction.
  — The potential cause is the execution of the instruction itself without dependence on the data values used by the instruction.

An implementation must handle all such cases in the same way.

Note

Before ARMv7, all implementations executed any instruction that failed its condition check as a NOP, even if it would otherwise have caused an Undefined Instruction exception. An Undefined Instruction handler written for these implementations might assume without checking that the undefined instruction passed its condition check. Such an Undefined Instruction handler is likely to need rewriting, to check the condition is passed, before it functions correctly on all AArch32 implementations.

Interaction of UNDEFINED instruction behavior with UNPREDICTABLE or CONSTRAINED UNPREDICTABLE instruction behavior

If this manual describes an instruction as both:

• UNPREDICTABLE and UNDEFINED then the instruction is UNPREDICTABLE.
• CONSTRAINED UNPREDICTABLE and UNDEFINED then the instruction is CONSTRAINED UNPREDICTABLE.

Note

An example of this is where both:

• An instruction, or instruction class, is made UNDEFINED by some general principle, or by a configuration field.
• A particular encoding of that instruction or instruction class is specified as CONSTRAINED UNPREDICTABLE.

G1.15.2 Monitor Trap exception

The Monitor Trap exception is implemented only as part of EL3, and can be generated only if EL3 is using AArch32.

Note

The Monitor Trap exception is taken using offset 0x04 in the Monitor vector table. In the other vector tables, this offset is used for the Undefined Instruction exception. See Undefined Instruction exception on page G1-3849 and The vector tables and exception offsets on page G1-3813.
A Monitor Trap exception is generated if the PE is running in a mode other than Monitor mode, and commits for execution a `WFI` or `WFE` instruction that would otherwise cause suspension of execution when:

- In the case of the `WFI` instruction, the value of the SCR.TWI bit is 1.
- In the case of the `WFE` instruction, the value of the SCR.TWE bit is 1.

**Note**

Since a `WFE` or `WFI` can complete at any time, even without a Wakeup event, the traps on `WFE` or `WFI` are not guaranteed to be taken, even if the `WFE` or `WFI` is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

The preferred return address for a Monitor Trap exception is the address of the instruction that generated the exception. The exception return uses the SPSR and LR_mon values generated by the exception entry, as follows:

- If SPSR.T is 0, indicating that the exception occurred in A32 state, the return uses an exception return instruction with a subtraction of 4.
- If SPSR.T is 1, indicating that the exception occurred in T32 state, the return uses an exception return instruction with a subtraction of 2.

For more information, see Exception return to an Exception level using AArch32 on page G1-3834.

**The PE mode to which the Monitor Trap exception is taken**

When EL3 is using AArch32, a Monitor Trap exception is taken to Monitor mode, using a vector offset of 0x04 from the Monitor exception base address.

**Pseudocode description of taking the Monitor Trap exception**

The `AArch32.TakeMonitorTrapException()` pseudocode procedure describes how the PE takes the exception.

**G1.15.3 Hyp Trap exception**

The Hyp Trap exception provides the standard mechanism for trapping Guest OS functions to the hypervisor.

The Hyp Trap exception is implemented only as part of EL2 and can be generated only if EL2 is using AArch32.

A Hyp Trap exception is generated if the PE is running in a Non-secure mode other than Hyp mode, and commits for execution an instruction that is trapped to Hyp mode. Instruction traps are enabled by setting bits to 1 in the HCR, HCPTR, HDCR, or HSTR. For more information see EL2 configurable controls on page G1-3894.

Traps to Hyp mode never apply in Secure state, regardless of the value of the SCR.NS bit.

The preferred return address for a Hyp Trap exception is the address of the trapped instruction. The exception return is performed by an `ERET` instruction, using the SPSR and ELR_hyp values generated by the exception entry.

**Note**

The SPSR and ELR_hyp values generated on exception entry can be used, without modification, for an exception return to re-execute the trapped instruction. If the exception handler emulates the trapped instruction, and must return to the following instruction, the emulation of the instruction must include modifying ELR_hyp, and possibly updating SPSR_hyp.

When the PE enters the handler for a Hyp Trap exception, the HSR holds syndrome information for the exception. For more information see Use of the HSR on page G4-4137.

**The PE mode to which the Hyp Trap exception is taken**

A Hyp Trap exception is taken to Hyp mode, using a vector offset of 0x14 from the Hyp exception base address.
Pseudocode description of taking the Hyp Trap exception

The AArch32.TakeHypTrapException() pseudocode procedure describes how the PE takes the exception.

G1.15  Supervisor Call (SVC) exception

The Supervisor Call instruction, SVC, requests a supervisor function, typically to request an operating system function. When EL1 is using AArch32, executing an SVC instruction causes the PE to enter Supervisor mode. For more information, see SVC on page F5-3129.

Note

In an implementation that includes EL2:

- When an SVC instruction is executed in Hyp mode, the Supervisor Call exception is taken to Hyp mode. For more information see SVC on page F5-3129.
- When the HCR.TGE bit is set to 1, the Supervisor Call exception generated by execution of an SVC instruction in Non-secure User mode is routed to Hyp mode. For more information, see Supervisor Call exception, when the value of HCR.TGE is 1 on page G1-3829.

By default, a Supervisor Call exception is taken to Supervisor mode, but a Supervisor Call exception can be taken to EL2, meaning it is taken to Hyp mode if EL2 is using AArch32, see The PE mode to which the Supervisor Call exception is taken.

The preferred return address for a Supervisor Call exception is the address of the next instruction after the SVC instruction. This return is performed as follows:

- If returning from Secure or Non-secure Supervisor mode, the exception return uses the SPSR and LR_svc values generated by the exception entry, in an exception return instruction without subtraction.
- If returning from Hyp mode, the exception return is performed by an ERET instruction, using the SPSR and ELR_hyp values generated by the exception entry.

For more information, see Exception return to an Exception level using AArch32 on page G1-3834.

The PE mode to which the Supervisor Call exception is taken

Figure G1-5 on page G1-3854 shows how the implementation, state, and configuration options determine the PE mode to which a Supervisor Call exception is taken.
Pseudocode description of taking the Supervisor Call exception

The `AArch32.TakeSVCException()` pseudocode procedure describes how the PE takes the exception.

G1.15.5 Secure Monitor Call (SMC) exception

The Secure Monitor Call exception is implemented only as part of EL3. When EL3 is using AArch32, the exception is taken to Monitor mode.

The Secure Monitor Call instruction, `SMC`, requests a Secure Monitor function. When EL3 is using AArch32, executing an `SMC` instruction causes the PE to enter Monitor mode. For more information, see `SMC` on page F5-2983.

Note

In an implementation that includes EL2, execution of an `SMC` instruction in a Non-secure EL1 mode can be trapped to EL2. When EL2 is using AArch32, this means that when `HCR.TSC 1`, execution of an `SMC` instruction in a Non-secure EL1 mode generates a Hyp Trap Exception that is taken to Hyp mode. For more information see `Traps to Hyp mode of Non-secure EL1` execution of `SMC` instructions on page G1-3901.

The preferred return address for a Secure Monitor Call exception is the address of the next instruction after the `SMC` instruction. This return is performed using the `SPSR` and `LR_mon` values generated by the exception entry, using an exception return instruction without a subtraction.

For more information, see `Exception return to an Exception level using AArch32` on page G1-3834.
The exception handler can return to the SMC instruction itself by returning using a subtraction of 4, without any adjustment to the SPSR.IT[7:0] bits. If it does this, the return occurs, then asynchronous exceptions might occur and be handled, then the SMC instruction is re-executed and another Secure Monitor Call exception occurs.

This relies on:

- The SMC instruction being used correctly, either outside an IT block or as the last instruction in an IT block, so that the SPSR.IT[7:0] bits indicate unconditional execution.
- The Secure Monitor Call handler not changing the result of the original conditional execution test for the SMC instruction.

---

### The PE mode to which the Secure Monitor Call exception is taken

The Secure Monitor Call exception is supported only as part of EL3. When EL3 is using AArch32, a Secure Monitor Call exception is taken to Monitor mode, using vector offset 0x08 from the Monitor exception base address.

---

### Note

An SMC instruction that is trapped to Hyp mode because HCR.TSC is set to 1 generates a Hyp Trap exception, see *The PE mode to which the Hyp Trap exception is taken* on page G1-3852.

If EL3 is using AArch64 then *Security behavior in Exception levels using AArch32 when EL3 is using AArch64* on page G1-3824 describes the effect of executing an SMC instruction in a mode that is part of an Exception level that is using EL1.

---

### Pseudocode description of taking the Secure Monitor Call exception

The AArch32.TakeSMCException() pseudocode procedure describes how the PE takes the exception.

---

### G1.15.6 Hypervisor Call (HVC) exception

The Hypervisor Call exception is implemented only as part of EL2.

The Hypervisor Call instruction, HVC, requests a hypervisor function. When EL2 is using AArch32, executing an HVC instruction generates a Hypervisor Call exception that is taken to Hyp mode. For more information, see *HVC* on page F5-2677.

The preferred return address for a Hypervisor Call exception is the address of the next instruction after the HVC instruction. The exception return is performed by an ERET instruction, using the SPSR and ELR_hyp values generated by the exception entry.

For more information, see *Exception return to an Exception level using AArch32* on page G1-3834.

When EL2 is using AArch32, executing an HVC instruction transfers the immediate argument of the instruction to the HSR. The exception handler retrieves the argument from the HSR, and therefore does not have to access the original HVC instruction. For more information see *Use of the HSR* on page G4-4137.

---

### The PE mode to which the Hypervisor Call exception is taken

The Hypervisor Call exception is supported only as part of EL2. When EL2 is using AArch32, a Hypervisor Call exception is taken to Hyp mode, using a vector offset that depends on the mode from which the exception is taken, as Figure G1-6 on page G1-3856 shows. This offset is from the Hyp exception base address.
**Prefetch Abort exception**

A Prefetch Abort exception can be generated by:

- A synchronous memory abort on an instruction fetch.
  
  **Note**
  Asynchronous external aborts on instruction fetches are reported as SError interrupts using the Data Abort exception, see *[Data Abort exception](#)* on page G1-3859.

- A Breakpoint, Vector Catch or Breakpoint Instruction exception, see *[Chapter G2 AArch32 Self-hosted Debug](#)*.
  
  **Note**
  If an implementation fetches instructions speculatively, it must handle a synchronous abort on such an instruction fetch by:

  - Generating a Prefetch Abort exception only if the instruction would be executed in a simple sequential execution of the program.
  - Ignoring the abort if the instruction would not be executed in a simple sequential execution of the program.

By default, when EL1 is using AArch32, a Prefetch Abort exception is taken to Abort mode, but a Prefetch Abort exception can be taken to:

- EL2, meaning it is taken to Hyp mode if EL2 is using AArch32.
- EL3, meaning it is taken to Monitor mode if EL3 is using AArch32.

For more information, see *[The PE mode to which the Prefetch Abort exception is taken](#)* on page G1-3858.

The preferred return address for a Prefetch Abort exception is the address of the aborted instruction. This return is performed as follows:

- If returning from a mode other than Hyp mode, using the SPSR and LR values generated by the exception entry, using an exception return instruction with a subtraction of 4. This means using:
  - SPSR_abt and LR_abt if returning from Abort mode.
  - SPSR_mon and LR_mon if returning from Monitor mode.
- If returning from Hyp mode, using the SPSR_hyp and ELR_hyp values generated by the exception entry, using an ERET instruction.
Prefetch Abort exception reporting a PC alignment fault exception

A PC alignment fault exception that is taken to an Exception level that is using AArch32 is reported as a Prefetch Abort exception, and:

If the exception is taken to EL1 using AArch32 or EL3 using AArch32

- The IFSR indicates the cause of the exception:
  - If the value of TTBCR.EAE is 0, IFSR.FS takes the value 0b00001.
  - If the value of TTBCR.EAE is 1, IFSR.STATUS takes the value 0b100001.
- IFAR holds the value of the address that faulted, including the misaligned low order bit or bits.
- R14_abt holds the address that faulted, including the misaligned low order bit or bits, with the standard offset for a Prefetch Abort exception.

If the exception is taken to EL2 using AArch32

- HSR.EC takes the value 0b100010.
- HSR.IL is UNKNOWN.
- HSR.ISS is RES0.
- HIFAR and ELR_hyp each hold the value of the address that faulted, including the misaligned low order bit or bits.

For a PC alignment fault exception taken to an Exception level that is using AArch32:

- If the exception occurred because of the CONSTRAINED UNPREDICTABLE behavior of a branch to an unaligned PC value, as described in Branching to an unaligned PC on page K1-5458, then bit[0] of the faulting address is forced to zero, and therefore the misalignment is because the value of bit[1] of this address is 1.
- If the exception occurred on an exit from Debug state, as described in Exiting Debug state on page H2-4880, then it is CONSTRAINED UNPREDICTABLE whether bit[0] of the faulting address is forced to zero.
**The PE mode to which the Prefetch Abort exception is taken**

Figure G1-7 shows how the implementation, state, and configuration options determine the PE mode to which a Prefetch Abort exception is taken.

See also **UNPREDICTABLE cases when the value of HCR.TGE is 1** on page G1-3826.

**Pseudocode description of taking the Prefetch Abort exception**

The `AArch32.TakePrefetchAbortException()` pseudocode procedure describes how the PE takes the exception.
G1.15.8 Data Abort exception

A Data Abort exception can be generated by:

- A synchronous abort on a data read or write memory access. Exception entry is synchronous to the instruction that generated the memory access.

- An SError interrupt. The SError interrupt might be caused by an external abort on a memory access, which can be any of:
  - A data read or write access.
  - An instruction fetch.
  - In a VMSA memory system, a translation table access.

  Exception entry occurs asynchronously.

  As described in Asynchronous exception masking controls on page G1-3842, SError interrupts can be masked. When this happens, a generated SError interrupt is not taken until it is not masked.

- A watchpoint, see Watchpoint exceptions on page G2-3961.

By default, when EL1 is using AArch32 a Data Abort exception is taken to Abort mode, but a Data Abort exception can be taken to:

- EL2, meaning it is taken to Hyp mode if EL2 is using AArch32.
- EL3, meaning it is taken to Monitor mode if EL3 is using AArch32.

For more information see The PE mode to which the Data Abort exception is taken on page G1-3860.

For more information about memory aborts see VMSA v8-32 memory aborts on page G4-4110.

The preferred return address for a Data Abort exception is the address of the instruction that generated the aborting memory access, or the address of the instruction following the instruction boundary at which an SError interrupt exception was taken. This return is performed as follows:

- If returning from a mode other than Hyp mode, using the SPSR and LR values generated by the exception entry, using an exception return instruction with a subtraction of 8. This means using:
  - SPSR_abt and LR_abt if returning from Abort mode.
  - SPSR_mon and LR_mon if returning from Monitor mode.

- If returning from Hyp mode, using the SPSR_hyp and ELR_hyp values generated by the exception entry, using an ERET instruction.

For more information, see Exception return to an Exception level using AArch32 on page G1-3834.
The PE mode to which the Data Abort exception is taken

Figure G1-8 shows the determination of the mode to which a Data Abort exception is taken.
See also UNPREDICTABLE cases when the value of HCR.TGE is 1 on page G1-3826.

**Pseudocode description of taking the Data Abort exception**

The AArch32.TakeDataAbortException() pseudocode procedure describes how the PE takes the exception.

**Effects of data-aborted instructions**

An instruction that accesses data memory can modify memory by storing one or more values. If the execution of such an instruction generates a Data Abort exception, or causes Debug state entry because of a watchpoint set on the instruction, the value of each memory location that the instruction stores to is:

- Unchanged for any location for which one of the following applies:
  - An MMU fault is generated.
  - A Watchpoint is generated.
  - An external abort is generated, if that external abort is taken synchronously.

- UNKNOWN for any location for which no exception and no debug event is generated.

If the access to a memory location generates an external abort that is taken asynchronously, it is outside the scope of the architecture to define the effect of the store on that memory location, because this depends on the system-specific nature of the external abort. However, in general, ARM recommends that such locations are unchanged.

For external aborts and Watchpoints, where in principle faulting could be identified at byte or halfword granularity, the size of a location in this definition is the size for which a memory access is single-copy atomic.

In AArch32 state, instructions that access data memory can modify registers in the following ways:

- By loading values into one or more of the general-purpose registers. The registers loaded can include the PC.
- By loading values into one or more of the registers in the Advanced SIMD and floating-point register file.
- By specifying base register writeback, in which the base register used in the address calculation has a modified value written to it. All instructions that support base register writeback have CONSTRAINED UNPREDICTABLE results if base register writeback is specified with the PC as the base register. Only general-purpose registers can be modified reliably in this way.
- By a direct or indirect write to one or more System registers, for example:
  - An LDC instruction that writes to DBGDTRTXint using a value read from memory is a direct write to the System register DBGDTRTXint.
  - An STC instruction that reads DBGDTRRXint makes an indirect write to DBGDSCRInt.RXfull.
- By modifying PSTATE.

If the execution of such an instruction generates a synchronous Data Abort exception, the following rules determine the values left in these registers:

- On entry to the Data Abort exception handler:
  - The PC value is the Data Abort vector address, see Exception vectors and the exception base address on page G1-3812.
  - The LR_Abt value is determined from the address of the aborted instruction.

  Neither value is affected by the results of any load specified by the instruction.

- The base register is restored to its original value if either:
  - The aborted instruction is a load and the list of registers to be loaded includes the base register.
  - The base register is being written back.

- If the instruction only loads one general-purpose register the value in that register is unchanged.

- If the instruction loads more than one general-purpose register, UNKNOWN values are left in destination registers other than the PC and the base register of the instruction.
• If the instruction affects any registers in the Advanced SIMD and floating-point register file, UNKNOWN values are left in the registers that are affected.

• PSTATE bits that are not defined as updated on exception entry retain their current value.

• If the instruction is a STREX, STREXB, STREXH, or STREXD, <Rd> is not updated.

After taking a Data Abort exception, the state of the exclusive monitors is UNKNOWN. Therefore, ARM strongly recommends that the abort handler performs a CLREX instruction, or a dummy STREX instruction, to clear the exclusive monitor state.

The ARM abort model

The abort model used by an ARM PE is described as a Base Restored Abort Model. This means that if a synchronous Data Abort exception is generated by executing an instruction that specifies base register writeback, the value in the base register is unchanged.

The abort model applies uniformly across all instructions.

G1.15.9 Virtual SError interrupt exception

The Virtual SError interrupt exception is implemented only as part of EL2.

A Virtual SError interrupt exception is generated if all of the following apply:
• The PE is in a Non-secure mode other than Hyp mode.
• The value of PSTATE.A is 0.
• Either:
  — EL2 is using AArch32 and the values of the HCR.{TGE, AMO, VA} bits are {0, 1, 1}.
  — EL2 is using AArch64 and the values of the HCR_EL2.{TGE, AMO, VA} bits are {0, 1, 1}.

The conditions for generating a Virtual SError interrupt exception mean the exception is always:
• Taken from a Non-secure EL1 or EL0 mode.
• Taken to Non-secure Abort mode.

For more information see Virtual exceptions when an implementation includes EL2 on page G1-3839.

Note

Because the Virtual SError interrupt exception is always taken to Non-secure Abort mode, on exception entry the preferred return address is always saved to LR_abt.

The preferred return address for a Virtual SError interrupt exception is the address of the instruction immediately after the instruction boundary where the exception was taken. This return is performed using the SPSR and LR_abt values generated by the exception entry, using an exception return instruction without subtraction.

The PE mode to which the Virtual SError interrupt exception is taken

The Virtual SError interrupt exception is supported only as part of EL2. A Virtual SError interrupt exception is taken from a Non-secure EL1 or EL0 mode, and is taken to Non-secure Abort mode, using a vector offset of 0x10 from the Non-secure exception base address.

For more information about this exception see Virtual exceptions when an implementation includes EL2 on page G1-3839.

Pseudocode description of taking the Virtual SError interrupt exception

The AArch32.TakeVirtualSErrorException() pseudocode procedure describes how the PE takes the exception.
G1.15.10 IRQ exception

The IRQ exception is generated by IMPLEMENTATION DEFINED means. Typically this is by asserting an IRQ interrupt request input to the PE.

When an IRQ exception is taken, exception entry is precise to an instruction boundary.

As described in Asynchronous exception masking controls on page G1-3842, IRQ exceptions can be masked. When this happens, a generated IRQ exception is not taken until it is not masked.

By default, when EL1 is using AArch32, an IRQ exception is taken to IRQ mode, but an IRQ exception can be taken to:

- EL2, meaning it is taken to Hyp mode if EL2 is using AArch32.
- EL3, meaning it is taken to Monitor mode if EL3 is using AArch32.

For more information, see The PE mode to which the physical IRQ exception is taken.

The preferred return address for an IRQ exception is the address of the instruction following the instruction boundary at which the exception was taken. This return is performed as follows:

- If returning from a mode other than Hyp mode, using the SPSR and LR values generated by the exception entry, using an exception return instruction with a subtraction of 4. This means using:
  - SPSR_irq and LR_irq if returning from IRQ mode.
  - SPSR_mon and LR_mon if returning from Monitor mode.

- If returning from Hyp mode, using the SPSR_hyp and ELR_hyp values generated by the exception entry, using an ERET instruction.

For more information, see Exception return to an Exception level using AArch32 on page G1-3834.

The PE mode to which the physical IRQ exception is taken

Figure G1-9 on page G1-3864 shows how the implementation, state, and configuration options determine the mode to which an IRQ exception is taken.
Pseudocode description of taking the IRQ exception

The AArch32.TakePhysicalIRQException() pseudocode procedure describes how the PE takes the exception.

G1.15.11 Virtual IRQ exception

The Virtual IRQ exception is implemented only as part of EL2.

A Virtual IRQ exception is generated if all of the following apply:

- The PE is in a Non-secure mode other than Hyp mode.
- The value of PSTATE.I is 0.
- Either:
  - EL2 is using AArch32 and the value of HCR.{TGE, IMO} is \{0, 1\}.
  - EL2 is using AArch64 and the value of HCR_EL2.{TGE, IMO} is \{0, 1\}.
- One of the following applies:
  - EL2 is using AArch32 and the value of HCR.VI is 1.
  - EL2 is using AArch64 and the value of HCR_EL2.VI is 1.
  - A Virtual IRQ exception is generated by an IMPLEMENTATION DEFINED mechanism.
The conditions for generating a Virtual IRQ exception mean the exception is always:
- Taken from a Non-secure EL1 or EL0 mode.
- Taken to Non-secure IRQ mode.

For more information see *Virtual exceptions when an implementation includes EL2* on page G1-3839.

The preferred return address for a Virtual IRQ exception is the address of the instruction immediately after the instruction boundary where the exception was taken. This return is performed using the SPSR and LR_irq values generated by the exception entry, using an exception return instruction with a subtraction of 4.

**The PE mode to which the Virtual IRQ exception is taken**

The Virtual IRQ exception is supported only as part of EL2. A Virtual IRQ exception is taken from a Non-secure EL1 or EL0 mode, and is taken to Non-secure IRQ mode, using a vector offset of 0x18 from the Non-secure exception base address.

For more information about this exception see *Virtual exceptions when an implementation includes EL2* on page G1-3839.

**Pseudocode description of taking the Virtual IRQ exception**

The `AArch32.TakeVirtualIRQException()` pseudocode procedure describes how the PE takes the exception.

**G1.15.12  FIQ exception**

The FIQ exception is generated by IMPLEMENTATION DEFINED means. Typically this is by asserting an FIQ interrupt request input to the PE.

When an FIQ exception is taken, exception entry is precise to an instruction boundary.

As described in *Asynchronous exception masking controls* on page G1-3842, FIQ exceptions can be masked. When this happens, a generated FIQ exception is not taken until it is not masked.

By default, an FIQ exception is taken to FIQ mode, but an FIQ exception can be taken to:
- EL2, meaning it is taken to Hyp mode if EL2 is using AArch32.
- EL3, meaning it is taken to Monitor mode if EL3 is using AArch32.

For more information, see *The PE mode to which the physical FIQ exception is taken* on page G1-3866.

The preferred return address for an FIQ exception is the address of the instruction following the instruction boundary at which the exception was taken. This return is performed as follows:
- If returning from a mode other than Hyp mode, using the SPSR and LR values generated by the exception entry, using an exception return instruction with a subtraction of 4. This means using:
  - SPSR_fiq and LR_fiq if returning from FIQ mode.
  - SPSR_mon and LR_mon if returning from Monitor mode.
- If returning from Hyp mode, using the SPSR_hyp and ELR_hyp values generated by the exception entry, using an `EREET` instruction.

For more information, see *Exception return to an Exception level using AArch32* on page G1-3834.
The PE mode to which the physical FIQ exception is taken

Figure G1-9 on page G1-3864 shows how the implementation, state, and configuration options determine the PE mode to which an FIQ exception is taken.

Pseudocode description of taking the FIQ exception

The AArch32.TakePhysicalFIQException() pseudocode procedure describes how the PE takes the exception.

G1.15.13 Virtual FIQ exception

The Virtual FIQ exception is implemented only as part of EL2.

A Virtual FIQ exception is generated if all of the following apply:
- The PE is in a Non-secure mode other than Hyp mode.
- The value of PSTATE.F is 0.
- Either:
  - EL2 is using AArch32 and the value of HCR.{TGE, FMO} is \{0, 1\}.
  - EL2 is using AArch64 and the value of HCR_EL2.{TGE, FMO} is \{0, 1\}. 
One of the following applies:

- EL2 is using AArch32 and the value of HCR.VF is 1.
- EL2 is using AArch64 and the value of HCR_EL2.VF is 1.
- A Virtual FIQ exception is generated by an IMPLEMENTATION DEFINED mechanism.

The conditions for generating a Virtual FIQ exception mean the exception is always:

- Taken from a Non-secure EL1 or EL0 mode.
- Taken to Non-secure FIQ mode.

For more information see Virtual exceptions when an implementation includes EL2 on page G1-3839.

The preferred return address for a Virtual FIQ exception is the address of the instruction immediately after the instruction boundary where the exception was taken. This return is performed using the SPSR and LR_irq values generated by the exception entry, using an exception return instruction with a subtraction of 4.

**The PE mode to which the Virtual FIQ exception is taken**

The Virtual FIQ exception is supported only as part of EL2. A Virtual FIQ exception is taken from a Non-secure EL1 or EL0 mode, and is taken to Non-secure FIQ mode, using a vector offset of 0x1C from the Non-secure exception base address.

For more information about this exception see Virtual exceptions when an implementation includes EL2 on page G1-3839.

**Pseudocode description of taking the Virtual FIQ exception**

The `AArch32.TakeVirtualFIQException()` pseudocode procedure describes how the PE takes the exception.

**G1.15.14 Additional pseudocode functions for exception handling**

The `AArch32.EnterMonitorMode()` pseudocode function changes the PE mode to Monitor mode, with the required state changes.

The `AArch32.EnterHypMode()` pseudocode function changes the PE mode to Hyp mode, with the required state changes.

The `AArch32.EnterMode()` pseudocode function changes the PE mode to a PL1 mode, with the required state changes. It is used for all exceptions that are not routed to Hyp mode or Monitor mode.

The `AArch32.EnterMonitorMode()`, `AArch32.EnterHypMode()`, and `AArch32.EnterMode()` functions are described in Chapter J1 ARMv8 Pseudocode.
G1.16 Reset into AArch32 state

Reset on page D1-1517 describes the ARMv8 reset model, including the defined levels of reset. When reset is deasserted, the PE starts executing instructions in the highest implemented Exception level. If that Exception level is using AArch32, then it starts execution:

- In Secure state, if the implementation includes EL3.
- With interrupts disabled:
  - In Hyp mode, if the highest implemented Exception level is EL2.
  - In Supervisor mode, otherwise.

Note

- This section describes the architectural requirements for a reset into AArch32 state. It takes no account of whether ARM licenses any particular combination of Exception levels and Execution state. For more information about the licensed combinations see Support for Exception levels and Execution states on page D1-1620.
- The Execution state in which the highest implemented Execution level starts executing instructions on coming out of reset might be determined by a configuration input signal.

Reset returns some PE state to architecturally-defined or IMPLEMENTATION DEFINED values, and makes other state UNKNOWN, as described in PE state on reset into AArch32 state on page G1-3869. For more information about behavior when resetting into an Exception level using AArch32, see:

- Behavior of caches at reset on page G3-3995.
- Enabling stages of address translation on page G4-4033.
- TLB behavior at reset on page G4-4090.
- Reset and debug on page H6-4955.

When reset is deasserted, if the PE resets into an Exception level that is using AArch32, it is IMPLEMENTATION DEFINED whether execution starts:

- From an IMPLEMENTATION DEFINED address.
- If reset is into EL3 or EL1, from the low or high reset vector address, as determined by the reset value of the SCTLR.V bit. This reset value can be determined by an IMPLEMENTATION DEFINED configuration input signal.

Note

This option might be implemented for compatibility with earlier versions of the architecture.

Software might be able to identify the reset address:

- If reset is into EL3, by reading the reset value of MVBAR. That is, after coming out of reset, by reading MVBAR before the boot software has updated it. It is IMPLEMENTATION DEFINED whether this discovery mechanism is supported.
- If reset is into EL2 or EL1, by reading RVBAR. RVBAR can only be implemented at the highest implemented Exception level, and only if that Exception level is not EL3.

If RVBAR is not implemented, and at all Exception levels other than the highest implemented Exception level, the encoding for RVBAR is UNDEFINED.

The ARM architecture does not define any way of returning to a previous Execution state from a reset.
G1.16.1 PE state on reset into AArch32 state

--- Note ---

See the ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 for the reset requirements for GIC System registers.

---

Immediately after a reset, much of the PE state is **UNKNOWN**. However, some of the PE state is defined. If the PE resets to AArch32 state using either a Cold or a Warm reset, the PE state that is defined is as follows:

- If reset is into EL3 using AArch32 then all fields of the **SCR** reset to zero.
  
  --- Note ---
  
  This means **SCR.NS** correctly indicates that the PE is in Secure state.

- If reset is into EL2 using AArch32 then reset is into Hyp mode and **CPSR.M** resets to **0b1010**, otherwise reset is into Supervisor mode and **CPSR.M** resets to **0b0011**,

- **CPSR.IL** resets to 0.

- The **CPACR.{cp11, cp10}** fields reset to zero, and if **CPACR.ASEDIS** is implemented as an RW field it resets to zero.
  
  --- Note ---
  
  When **CPACR.TRCDIS** is a RW field, its reset value is architecturally **UNKNOWN**.

- **PSTATE** is reset to the values defined by the **AArch32.TakeReset()** pseudocode function, see Pseudocode descriptions of reset on page G1-3871.

- The **FPEXC.EN** field resets to 0.

- In the **SCTLR**:
  - The **{AFE, TRE, UWXN, WXN, I, SED, ITD, C, A, M}** fields reset to 0.
  - The **{nTWE, nTWI, CP15BEN}** fields reset to 1.
  - The **{TE, EE, V}** fields reset to **IMPLEMENTATION DEFINED** values, see the register description for more information.

  When the reset is to EL3 using AArch32 then these reset values apply only to the Secure instance of the **SCTLR**, and the reset value of the Non-secure **SCTLR** is architecturally **UNKNOWN**.

- All field of the **TTBCR** reset to 0.

  When the reset is to EL3 using AArch32 then:
  - All fields of the Secure **TTBCR** reset to 0.
  - In the Non-secure **TTBCR**, the **EAE** field resets to 0, and the reset values of all other fields are architecturally **UNKNOWN**.

- The **VBAR** resets to an **IMPLEMENTATION DEFINED** value.

  When the reset is to EL3 using AArch32 then this reset value applies only to the Secure instance of the register, and the reset value of the Non-secure **VBAR** is architecturally **UNKNOWN**.

- All fields of the **DBGDCINT** reset to 0.

- The **DBGDSRext. {MDBGen, UDCCdis}** fields resets to 0.

- The **DBGOSDLR.DLK** field resets to 0.
In addition:

**If the reset is into EL1 using AArch32**
- In the RMR (at EL1) register, the RR field resets to 0 on any warm or cold reset, and the AA64 field resets to 0 on a cold reset.

**If the reset is into EL2 using AArch32**
- In the HRMR, the RR field resets to 0 on any warm or cold reset, and the AA64 field resets to 0 on a cold reset.
- The HSCTL {I, C, M} fields all reset to 0, and the HSCTL{EE field resets to an IMPLEMENTATION DEFINED value.

**If the reset is into EL2 using AArch32 or into EL3 using AArch32**
For a reset into EL3 using AArch32 these reset values apply only if the implementation includes EL2, see the register descriptions for more information.
- All fields of the HCPTR reset to zero.
- All fields of the HCR reset to zero.
- The HCR2 {ID, CD} fields reset to zero.
- All fields of the HSTR reset to zero.
- The VMPIDR resets to the value of the MPIDR, see the register description for more information.
- The VPIDR resets to the value of the MIDR, see the register description for more information.
- The VTTBR.VMID field resets to zero.
- In the HDCR:
  - The HPMN field resets to the IMPLEMENTATION DEFINED value of PMCR.N.
  - The reset value of the HPME field is architecturally UNKNOWN.
  - All other fields reset to 0.

**If the reset is into EL3 using AArch32**
- The MVBAR resets to an IMPLEMENTATION DEFINED value, see the register description for more information.
- If the NSACR {NSTRCDIS, NSASEDIS} fields are RW fields then they reset to 0.
- In the RMR (at EL3) register, the RR field resets to 0 on any warm or cold reset, and the AA64 field resets to 0 on a cold reset.
- All fields of the SCR reset to zero.
- All fields of the SDER reset to 0.
- All fields of the SDCR reset to zero.

**For either a warm or a cold reset**
- The EDPRSR.SR field resets to 1.
- The EDESR {SS, RC, OSUC} fields reset to 0.

**For a cold reset only**
- The EDSCR {RXO, TXU, INTdis, TDA, MA, HDE, ERR, RXfull, TXfull} fields reset to 0.
- The EDECCR {NSE, SE} fields reset to 0.
- The EDPRSR {SPMAD, SDAD} fields reset to 0, and the EDPRSR.SPD field resets to 1.
- The DBGOSLSR.OSLK field resets to 1.
- The DBGPRCR.CORENPDRQ field resets to the value of EDPRCR.COREPURQ.
G1.16 Reset into AArch32 state

An External Debug reset sets EDPRCR.COREPURQ to 0, see External debug register resets on page H8-4981. If an External Debug reset and a cold reset coincide, both DBGPRCR.CORENPRDRQ and EDPRCR.COREPURQ are reset to 0.

- The debug CLAIM bits are reset to 0.

Note

These are the bits that are set to 1 by writing to DBGCLAIMSET.CLAIM, and reset to 0 by writing to DBGCLAIMCLR.CLAIM.

G1.16.2 Pseudocode descriptions of reset

The AArch32.TakeReset() pseudocode procedure describes how the PE behaves when reset is deasserted.

The AArch32.ResetGeneralRegisters() pseudocode function resets the general-purpose registers.

The AArch32.ResetSIMDFPRegisters() pseudocode function resets the SIMD and floating-point registers.

The AArch32.ResetSpecialRegisters() pseudocode function resets the Special-purpose registers, and the debug System registers DLR and DSPSR, that are used for handling Debug exceptions.

The AArch32.ResetSystemRegisters() pseudocode function resets all System registers in the (coproc==0b111x) encoding space to their reset state as defined in the register descriptions in Chapter G6 AArch32 System Register Descriptions.

Note

The ResetSystemRegisters() function only resets the System registers. It has no effect on memory-mapped registers.

The ResetExternalDebugRegisters() pseudocode function resets all external debug registers to their reset state as defined in the register descriptions in Chapter H9 External Debug Register Descriptions.
G1.17 Mechanisms for entering a low-power state

The following sections describe the architectural mechanisms that a PE can use to request entry to a low-power state:

- **Wait For Event and Send Event.**
- **Wait For Interrupt** on page G1-3875.

G1.17.1 Wait For Event and Send Event

The Wait For Event (WFE) mechanism permits a PE to request entry to a low-power state, and, if the request succeeds, to remain in that state until an event is generated by a Send Event operation, or another WFE wake-up event occurs. Example G1-2 describes how a spinlock implementation might use this mechanism to save energy.

**Example G1-2 Spinlock as an example of using Wait For Event and Send Event**

A multiprocessor operating system requires locking mechanisms to protect data structures from being accessed simultaneously by multiple PEs. These mechanisms prevent the data structures becoming inconsistent or corrupted if different PEs try to make conflicting changes. If a lock is busy, because a data structure is being used by one PE, it might not be practical for another PE to do anything except wait for the lock to be released. For example, if a PE is handling an interrupt from a device it might need to add data received from the device to a queue. If another PE is removing data from the queue, it will have locked the memory area that holds the queue. The first PE cannot add the new data until the queue is in a consistent state and the lock has been released. It cannot return from the interrupt handler until the data has been added to the queue, so it must wait.

Typically, a spin-lock mechanism is used in these circumstances:

- A PE requiring access to the protected data attempts to obtain the lock using single-copy atomic synchronization primitives such as the Load-Exclusive and Store-Exclusive operations described in *Synchronization and semaphores* on page E2-2355.
- If the PE obtains the lock it performs its memory operation and releases the lock.
- If the PE cannot obtain the lock, it reads the lock value repeatedly in a tight loop until the lock becomes available. At this point it again attempts to obtain the lock.

A spin-lock mechanism is not ideal for all situations:

- In a low-power system the tight read loop is undesirable because it uses energy to no effect.
- In a multithreaded implementation the execution of spin-locks by waiting threads can significantly degrade overall performance.

Using the Wait For Event and Send Event mechanism can improve the energy efficiency of a spinlock. In this situation, a PE that fails to obtain a lock can execute a Wait For Event instruction, WFE, to request entry to a low-power state. When a PE releases a lock, it must execute a Send Event instruction, SEV, causing any waiting PEs to wake up. Then, these PEs can attempt to gain the lock again.

The execution of a WFE instruction can cause suspension of execution only if all of the following are true:

- The instruction does not cause any other exception.
- When the instruction is executed:
  - The Event Register is not set.
  - There is not a pending WFE wakeup event.

For more information about the trap to EL2 see *Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions* on page G1-3904.

The architecture does not define the exact nature of the low power state entered as a result of executing a WFE instruction, but the execution of a WFE instruction must not cause a loss of memory coherency.
Note

Although a complex operating system can contain thousands of distinct locks, the event sent by this mechanism does not indicate which lock has been released. If the event relates to a different lock, or if another PE acquires the lock more quickly, the PE fails to acquire the lock and can reenter the low-power state waiting for the next event.

The Wait For Event system relies on hardware and software working together to achieve energy saving:

- The hardware provides the mechanism to enter the Wait For Event low-power state.
- The operating system software is responsible for issuing:
  - A Wait For Event instruction, to request entry to the low-power state, used in the example when waiting for a spin-lock.
  - A Send Event instruction, required in the example when releasing a spin-lock.

The mechanism depends on the interaction of:

- WFE wake-up events, see WFE wake-up events on page G1-3874.
- The Event Register, see The Event Register.
- The Send Event instructions, see The Send Event instructions on page G1-3874.
- The Wait For Event instruction, see The Wait For Event instruction.

The Event Register

The Event Register is a single bit register for each PE. When set, an event register indicates that an event has occurred, since the register was last cleared, that might require some action by the PE. Therefore, the PE must not suspend operation on issuing a \texttt{WFE} instruction.

The reset value of the Event Register is \texttt{UNKNOWN}.

The Event Register for a PE is set by:

- The execution of an \texttt{SEV} instruction on any PE in the multiprocessor system.
- The execution of an \texttt{SEVL} instruction by the PE.
- An exception return.
- An event from a Generic Timer event stream, see Event streams on page G5-4223.
- An event sent by some IMPLEMENTATION DEFINED mechanism.

As shown in this list, the Event Register might be set by IMPLEMENTATION DEFINED mechanisms.

The Event Register is cleared only by a Wait For Event instruction.

Software cannot read or write the value of the Event Register directly.

The Wait For Event instruction

The action of the Wait For Event instruction depends on the state of the Event Register:

- If the Event Register is set, the instruction clears the register and completes immediately. Normally, if this happens the software makes another attempt to claim the lock.
- If the Event Register is clear the PE can suspend execution, and hardware might enter a low-power state. The PE can remain suspended until a WFE wake-up event or a reset occurs. When a WFE wake-up event occurs, or earlier if the implementation chooses, the \texttt{WFE} instruction completes.

The execution in AArch32 state of a \texttt{WFE} instruction that would otherwise cause suspension of execution might be trapped, see:

- Traps to Undefined mode of EL0 execution of WFE and WFI instructions on page G1-3888.
- Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page G1-3904.
- Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode on page G1-3915.
The Wait For Event instruction, \texttt{WFE}, is available at all privilege levels, see \texttt{WFE on page F5-3222}.

Software using the Wait For Event mechanism must tolerate spurious wake-up events, including multiple wake-ups.

**WFE wake-up events**

The following events are \textit{WFE wake-up events}:

- The execution of an \texttt{SEV} instruction on any PE in the system.
- The execution of an \texttt{SEVL} instruction on the PE.
- A physical IRQ interrupt, unless masked by the \texttt{PSTATE.I} bit.
- A physical FIQ interrupt, unless masked by the \texttt{PSTATE.F} bit.
- A physical SError interrupt, unless masked by the \texttt{PSTATE.A} bit.
- In Non-secure state in any mode other than Hyp mode:
  - When \texttt{HCR.IMO} is set to 1, a virtual IRQ interrupt, unless masked by the \texttt{PSTATE.I} bit.
  - When \texttt{HCR.FMO} is set to 1, a virtual FIQ interrupt, unless masked by the \texttt{PSTATE.F} bit.
  - When \texttt{HCR.AMO} is set to 1, a virtual SError interrupt, unless masked by the \texttt{PSTATE.A} bit.
- An asynchronous External Debug Request debug event, if halting is allowed. For the definition of \textit{halting is allowed} see \textit{Halting allowed and halting prohibited} on page \texttt{H2-4845}.
  
  See also \textit{External Debug Request debug event} on page \texttt{H3-4900}.
- An event sent by the timer event stream, see \textit{Event streams} on page \texttt{D6-1882}.
- An event sent by some IMPLEMENTATION DEFINED mechanism.
- An event caused by the clearing of the global monitor associated with the PE.

In addition to the possible masking of WFE wake-up events shown in this list, when invasive debug is enabled and \texttt{EDSCR.HDE} is set to 1, \texttt{EDSCR.INTdis} can mask interrupts, including masking them acting as WFE wake-up events. For more information, see \textit{EDSCR, External Debug Status and Control Register} on page \texttt{H9-5064}.

As shown in the list of wake-up events, an implementation can include IMPLEMENTATION DEFINED hardware mechanisms to generate wake-up events.

—— Note ———

For more information about \texttt{PSTATE} masking see \textit{Asynchronous exception masking controls} on page \texttt{G1-3842}. If the configuration of the masking controls provided by EL2 and EL3 mean that a \texttt{PSTATE} mask bit cannot mask the corresponding exception, then the physical exception is a WFE wake-up event, regardless of the value of the \texttt{PSTATE} mask bit.

—— The Send Event instructions ———

The Send Event instructions are:

- **\texttt{SEV}, Send Event** This causes an event to be signaled to all PEs in the multiprocessor system.
- **\texttt{SEVL}, Send Event Local** This must set the local Event Register. It might signal an event to other PEs, but is not required to do so.

The mechanism that signals an event to other PEs is IMPLEMENTATION DEFINED. The PE is not required to guarantee the ordering of this event with respect to the completion of memory accesses by instructions before the \texttt{SEV} instruction. Therefore, ARM recommends that software includes a \texttt{DSB} instruction before any \texttt{SEV} instruction.

—— Note ———

A \texttt{DSB} instruction ensures that no instruction, including any \texttt{SEV} instruction, that appears in program order after the \texttt{DSB} instruction, can execute until the \texttt{DSB} instruction has completed. For more information, see \textit{Data Synchronization Barrier (DSB)} on page \texttt{E2-2337}.
The SEVL instruction appears to execute in program order relative to any subsequent WFE instruction executed on the same PE, without the need for any explicit insertion of barrier instructions.

Execution of the Send Event instruction sets the Event Register.

The Send Event instructions are available at all privilege levels.

**Pseudocode description of the Wait For Event mechanism**

This section defines pseudocode functions that describe the operation of the Wait For Event mechanism.

The `ClearEventRegister()` pseudocode procedure clears the Event Register of the current PE.

The `EventRegistered()` pseudocode function returns TRUE if the Event Register of the current PE is set and FALSE if it is clear.

The `WaitForEvent()` pseudocode procedure optionally suspends execution until a WFE wake-up event or reset occurs, or until some earlier time if the implementation chooses. It is IMPLEMENTATION DEFINED whether restarting execution after the period of suspension causes a `ClearEventRegister()` to occur.

The `SendEvent()` pseudocode procedure sets the Event Register of every PE in the system.

### G1.17.2 Wait For Interrupt

AArch32 state supports Wait For Interrupt through an instruction, `WFI`, that is provided in the A32 and T32 instruction sets. For more information, see `WFI` on page F5-3224.

When a PE issues a `WFI` instruction, its execution can be suspended, and a low-power state can be entered.

The execution in AArch32 state of a `WFI` instruction that would otherwise cause suspension of execution might be trapped, see:

- *Traps to Undefined mode of EL0 execution of WFE and WFI instructions* on page G1-3888.
- *Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions* on page G1-3904.
- *Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode* on page G1-3915.

The execution of a `WFI` instruction can cause suspension of execution only if both:

- The instruction does not cause any other exception.
- When the instruction is executed, there is not a pending WFI wakeup event.

**WFI wake-up events**

The PE can remain suspended in its WFI state until it is reset, or one of the following `WFI` wake-up events occurs:

- A physical IRQ interrupt, regardless of the value of the PSTATE.I bit.
- A physical FIQ interrupt, regardless of the value of the PSTATE.F bit.
- A physical SError interrupt, regardless of the value of the PSTATE.A bit.
- In Non-secure state in any mode other than Hyp mode:
  - When HCR.IMO is set to 1, a virtual IRQ interrupt, regardless of the value of the PSTATE.I bit.
  - When HCR.FMO is set to 1, a virtual FIQ interrupt, regardless of the value of the PSTATE.F bit.
  - When HCR.AMO is set to 1, a virtual SError interrupt, regardless of the value of the PSTATE.A bit.
- An asynchronous External Debug Request debug event, if halting is allowed. For the definition of *halting is allowed* see *Halting allowed and halting prohibited* on page H2-4845.

See also *External Debug Request debug event* on page H3-4900.

An implementation can include other IMPLEMENTATION DEFINED hardware mechanisms to generate WFI wake-up events.

When a WFI wake-up event is detected, or earlier if the implementation chooses, the `WFI` instruction completes.

WFI wake-up events cannot be masked by the mask bits in the PSTATE.
The architecture does not define the exact nature of the low power state, but the execution of a WFI instruction must not cause a loss of memory coherency.

--- Note ---

• Because debug events are WFI wake-up events, ARM strongly recommends that is used as part of an idle loop rather than waiting for a single specific interrupt event to occur and then moving forward. This ensures the intervention of debug while waiting does not significantly change the function of the program being debugged.

• In some previous implementations of Wait For Interrupt, the idle loop is followed by exit functions that must be executed before taking the interrupt. The operation of Wait For Interrupt remains consistent with this model, and therefore differs from the operation of Wait For Event.

• Some implementations of Wait For Interrupt drain down any pending memory activity before suspending execution. The ARM architecture does not require this operation, and software must not rely on Wait For Interrupt operating in this way.

---

**Using WFI to indicate an idle state on bus interfaces**

A common implementation practice is to complete any entry into powerdown routines with a WFI instruction. Typically, the WFI instruction:

1. Forces the completion of execution of any instructions that are in progress, and of all associated bus activity.
2. Suspends the execution of instructions by the PE.

The control logic required to do this tracks the activity of the bus interfaces used by the PE. This means it can signal to an external power controller when there is no ongoing bus activity.

However, memory-mapped and external debug interface accesses to debug registers must continue to be processed while the PE is in the WFI state. The indication of idle state to the system normally only applies to the non-debug functional interfaces used by the PE, not the debug interfaces.

When the value of DBGOSDLR.DLK, the OS Double Lock status bit, is set to 1, this idle state must not be signaled to the PE unless the system can guarantee, also, that the debug interface is idle.

--- Note ---

When separate core and debug power domains are implemented, the debug interface referred to in this section is the interface between the core and debug power domains, since the signal to the power controller indicates that the core power domain is idle. For more information about the power domains see *Power domains and debug* on page H6-4945.

The exact nature of this interface is IMPLEMENTATION DEFINED, but the use of Wait For Interrupt as the only architecturally-defined mechanism that completely suspends execution makes it very suitable as the preferred powerdown entry mechanism.

**Pseudocode description of Wait For Interrupt**

The `WaitForInterrupt()` pseudocode function optionally suspends execution until a WFI wake-up event or reset occurs, or until some earlier time if the implementation chooses.
The AArch32 System register interface

In ARMv8, most system registers are accessed using the instructions described in System register access instructions on page F1-2387. The System register interface provides access to those instructions, and:

- These registers are encoded using the parameters \{coproc, opc1, CRn, CRm, opc2\}, with permitted coproc values of 0b1110 and 0b1111.
- Some of these encodings provide the AArch32 System instructions summarized in:
  - Cache maintenance instructions, functional group on page G4-4201.
  - TLB maintenance instructions, functional group on page G4-4202.
  - Address translation instructions, functional group on page G4-4204.
- To maintain compatibility with previous versions of the ARM architecture, the access controls for the AArch32 System registers include the access controls for AArch32 Advanced SIMD and floating-point functionality.

**Note**

See Background to the System register interface on page G1-3879 for more information.

The following sections give more information about the AArch32 System register interface:

- System registers in the coproc == 0b111x encoding space.
- Access to System registers.
- Access controls for Advanced SIMD and floating-point functionality on page G1-3878.
- Pseudocode description of checking accesses to the System registers on page G1-3878.

System registers in the coproc == 0b111x encoding space

In AArch32 state:

- The coproc == 0b1110 encoding space is reserved for the configuration and control of:
  - Debug features, see Debug registers on page G6-4668.
  - Trace features, see the Embedded Trace Macrocell Architecture Specification.
  - Identification registers for the Trivial Jazelle implementation, see Trivial implementation of the Jazelle extension on page G1-3810.

- The coproc == 0b1111 encoding space is reserved for the control and configuration of the PE, including architecture and feature identification. This means these encodings provide access to the System registers that control and return status information for PE operation.

For more information see Chapter G6 AArch32 System Register Descriptions.

Access to System registers

Most System registers are accessible only from EL1 or higher. For possible accesses from EL0:

- The register descriptions in Chapter G6 AArch32 System Register Descriptions indicate whether a register is accessible from EL0.

- PL0 views of the System registers in the (coproc==0b1111) encoding space on page G4-4190 summarizes the permitted accesses to System registers in the coproc == 0b1111 encoding space from EL0.
G1.18.3 Access controls for Advanced SIMD and floating-point functionality

In ARMv8, the CPACR controls access to Advanced SIMD and floating-point functionality from software executing at PL1 or EL0 in AArch32 state:

- The \{cp10, cp11\} fields control access to all Advanced SIMD and floating-point functionality, and can:
  - Disable EL0 and PL1 access to this functionality.
  - Enable access to this functionality at PL1 only.
  - Enable access to this functionality at EL0 and PL1.

- The ASEDIS field controls access to Advanced SIMD instructions that are not also floating-point instructions.

Initially on powerup or reset into AArch32 state, all access to all Advanced SIMD and floating-point functionality from PL1 and EL0 is disabled.

--- Note ---
The CPACR has no effect on accesses from Hyp mode.

If an implementation includes EL3, the NSACR determines whether Advanced SIMD and floating-point functionality can be accessed from Non-secure state:

- The \{cp10, cp11\} fields control Non-secure access to all Advanced SIMD and floating-point functionality.
- The NSASEDIS field controls Non-secure access to Advanced SIMD instructions that are not also floating-point instructions.

If an implementation includes EL2, the HCPTR provides additional controls on Non-secure accesses to Advanced SIMD and floating-point functionality. For accesses that are otherwise permitted by the CPACR and NSACR settings, setting HCPTR bits to 1:

- Traps otherwise-permitted accesses from EL1 or EL0 to EL2. When EL2 is using AArch32, these accesses are trapped to Hyp mode.
- Makes accesses from EL2 mode UNDEFINED. When EL2 is using AArch32, this makes accesses from Hyp mode UNDEFINED.

In the HCPTR:

- The \{TCP10, TCP11\} fields control access to all Advanced SIMD and floating-point functionality.
- The TASE field controls access to Advanced SIMD instructions that are not also floating-point instructions.
- The TCPAC field traps Non-secure EL1 accesses to the CPACR to Hyp mode.

For more information, see General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers on page G1-3905.

--- Note ---
Whenever a pair of fields control the access to the Advanced SIMD and floating-point functionality, the values of each field of the pair must be identical. In ARMv8, if these settings are not identical the behavior of the Advanced SIMD and floating-point functionality is CONSTRAINED UNPREDICTABLE, see Handling of System register control fields for Advanced SIMD and floating-point operation on page K1-5462.

For more information about Advanced SIMD and floating-point support see Advanced SIMD and floating-point support on page G1-3880.

G1.18.4 Pseudocode description of checking accesses to the System registers

The AArch32.CheckSystemAccess() function determines whether a System register access instruction that targets a System register in the \{coproc == 0b111x\} encoding space is accepted.
G1.18.5 Background to the System register interface

--- Note ---
This section is not part of the ARMv8 Architecture specification. It is included only to present the rationale of some aspects of the System register interface.

The interface to the System registers was originally defined as part of a generic coprocessor interface, that gave access to fifteen coprocessors, CP0 - CP15. Of these, CP8 - CP15 were reserved for use by ARM, while CP0 - CP7 were available for IMPLEMENTATION DEFINED coprocessors.

The coprocessors were accessed using coprocessor instructions. These instructions remain part of the T32 and A32 instruction sets, see System register access instructions on page F1-2387.

In the ARM coprocessor model, a coprocessor included both:

- Primary and secondary coprocessor registers, that form part of the coprocessor interface.
- A number of internal registers.

When accessing a 32-bit internal coprocessor register, using an MCR or MRC instruction, the instruction specified:

- The target coprocessor, specified by the `coproc` parameter and taking a value between `p0` for CP0 and `p15` for CP15.
- The primary coprocessor register, specified by the `CRn` parameter and taking a value between `c0` and `c15`.
- The secondary coprocessor register, specified by the `CRm` parameter and taking a value between `c0` and `c15`.
- Up to two additional parameters, `opc1` and `opc2`, taking values between 0 and 7.

To maintain backwards compatibility, the arguments to an MCR or MRC instruction remain `{coproc, opc1, CRn, CRm, opc2}`. Similarly, the encoding of the AArch64 System registers is described using the parameters `{op0, op1, CRn, CRm, op2}`. However the naming of these parameters no longer has any particular significance.

Of the coprocessors reserved for use by ARM:

- CP15 provided access to the System registers relating to non-debug operation, and was originally called the System control coprocessor. In ARMv8 these registers are described as being in the `coproc == 0b1111` encoding space.
- CP14 provided access to additional System registers, including those relating to debug and trace. In ARMv8 these registers are described as being in the `coproc == 0b1110` encoding space.
- CP10 and CP11 were used for Advanced SIMD and floating-point control, and many coprocessor instruction encodings targeting CP10 and CP11 were used as floating-point instruction encodings:
  - Generally ARMv8 does not relate these instructions to the coprocessor encoding space, but the naming of registers and register fields for Advanced SIMD and floating-point control reflects the historic coprocessor model.
  - Because the Advanced SIMD and floating-point functionality used both CP10 and CP11, some System register controls of this functionality have a pair of fields, for example `NSACR.{cp10, cp11}`. In these cases, both fields must be set to the same value. For more information see Access controls for Advanced SIMD and floating-point functionality on page G1-3878.

In ARMv8, the AArch32 System registers include registers that were described as Special registers in ARMv7 and earlier versions of the architecture. This means that the ARMv8 System registers include registers that are outside the earlier coprocessor model.
G1.19 Advanced SIMD and floating-point support

Advanced SIMD and floating-point instructions on page E1-2300 introduces:

- The scalar floating-point instructions in the A32 and T32 instruction sets.
- The Advanced SIMD integer and floating-point vector instructions in the A32 and T32 instruction sets.
- The SIMD and floating-point register file, that can be viewed as:
  - Singleword registers S0 - S31.
  - Doubleword registers D0 - D31.
  - Quadword registers Q0 - Q15.
- The Floating-Point Status and Control Register (FPSCR).

For more information about the System registers for the Advanced SIMD and floating-point operation see Advanced SIMD and floating-point System registers on page G1-3882. Software can interrogate these registers to discover the implemented Advanced SIMD and floating-point support.

AArch32 implications of not including support for Advanced SIMD and floating-point summarizes the effects of not supporting these instructions, and the following subsections give more information about the Advanced SIMD and Floating-point support:

- Enabling Advanced SIMD and floating-point support on page G1-3881.
- Advanced SIMD and floating-point System registers on page G1-3882.
- Context switching when using Advanced SIMD and floating-point functionality on page G1-3883.
- Floating-point exception traps on page G1-3883.

G1.19.1 AArch32 implications of not including support for Advanced SIMD and floating-point

As stated in Implementations not including Advanced SIMD and floating-point instructions on page D1-1621, although ARMv8-A generally requires the inclusion of the Advanced SIMD and floating-point instructions in all instruction sets, for implementations targeting specialized markets, ARM might produce or license ARMv8-A implementations that do not provide any support for Advanced SIMD and floating-point instructions. In such an implementation, in AArch32 state:

- The CPACR, {ASEDIS, cp11, cp10} fields are RES0.
- The NSACR, {NSASEDIS, cp11, cp10} fields are RES0.
- The HCPTR, {TASE, TCP11, TCP10} fields are RES1.
- The FPEXC, FPSCR, FPSID, MVFR0, MVFR1, and MVFR2 registers are not implemented and their encodings are UNDEFINED.
- Attempted accesses to Advanced SIMD and floating-point functionality are UNDEFINED. This means:
  - All Advanced SIMD and floating-point instructions are UNDEFINED.
  - Attempts to access the Advanced SIMD and floating-point System registers are UNDEFINED.
G1.19.2 Enabling Advanced SIMD and floating-point support

Software must ensure that the required access to the Advanced SIMD and floating-point features is enabled. Most of those controls are described in Configurable instruction enables and disables, and trap controls on page G1-3885, and this section:

• Summarizes those controls.
• Provides additional information in the following subsections:
  — FPEXC control of access to Advanced SIMD and floating-point functionality on page G1-3882.
  — EL0 access to Advanced SIMD and floating-point functionality on page G1-3882.

Note

This section shows the controls when the controlling Exception levels are using AArch32. Similar controls are provided when the Exception levels are using AArch64, and then apply to lower Exception levels that are using AArch32.

The controls of access to Advanced SIMD and floating-point functionality are:

General \{cp10, cp11\} or \{TCP10, TCP11\} controls

This relates to the CPACR.\{cp10, cp11\}, NSACR.\{cp10, cp11\}, and HCPTR.\{TCP10, TCP11\} controls.

Note

Background to the System register interface on page G1-3879 explains the naming of these controls.

The \{cp10, cp11\} controls provide general control of the use of Advanced SIMD and floating-point functionality, as follows:

• CPACR.\{cp10, cp11\} control access from PE modes other than Hyp mode.
  These fields have no effect on accesses to Advanced SIMD and floating-point functionality from Hyp mode.
• In an implementation that includes EL3, NSACR.\{cp10, cp11\} control access from Non-secure state.
• In an implementation that includes EL2, if NSACR.\{cp10, cp11\} permit Non-secure accesses, or if EL3 is not implemented, HCPTR.\{TCP10, TCP11\} provide an additional control on those accesses.

In each case, the \{cp10, cp11\} controls must be programmed to the same value, otherwise operation is CONSTRAINED UNPREDICTABLE. The ARMv8 CONSTRAINED UNPREDICTABLE behavior is that, for all purposes other than reading the value of the register field, behavior is as if the cp11 field has the same value as the cp10 field. For more information see Handling of System register control fields for Advanced SIMD and floating-point operation on page K1-5462.

For more information about these controls, see:

• Enabling PL0 and PL1 accesses to the SIMD and floating-point registers on page G1-3890.
• General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers on page G1-3905.
• Enabling Non-secure access to SIMD and floating-point functionality on page G1-3917.

Control of accesses to the CPACR from Non-secure PL1 modes

As stated in General \{cp10, cp11\} or \{TCP10, TCP11\} controls, the CPACR controls access to Advanced SIMD and floating-point functionality from PE modes other than Hyp mode. Accesses to the CPACR from Non-secure PL1 modes can be trapped to EL2, see Traps to Hyp mode of Non-secure EL1 accesses to the CPACR on page G1-3906.

Additional controls of Advanced SIMD functionality

• If implemented as an RW field, CPACR.ASEDIS can make all Advanced SIMD instructions UNDEFINED in all modes other than Hyp mode.
• In an implementation that includes EL3, when CPACR.ASEDIS permits use of the Advanced SIMD instructions or if the CPACR.ASEDIS control is not implemented, NSACR.NSASEDIS can make all Advanced SIMD instructions UNDEFINED in Non-secure state.

• In an implementation that includes EL2, when the CPACR and NSACR settings permit Non-secure use of the Advanced SIMD instructions, if HCPTR.TASE is implemented as an RW field it can make these instructions UNDEFINED in Hyp mode, and trap to Hyp mode any use of these instructions in a Non-secure PL0 or PL1 mode.

For more information about these controls, see:
• Disabling PL0 and PL1 execution of Advanced SIMD instructions on page G1-3891.
• Traps to Hyp mode of Non-secure accesses to Advanced SIMD functionality on page G1-3906.
• Disabling Non-secure access to Advanced SIMD functionality on page G1-3918.

Pseudocode description of enabling SIMD and floating-point functionality on page G1-3919 all of these controls.

FPEXC control of access to Advanced SIMD and floating-point functionality

In addition, FPEXC.EN is an enable bit for most Advanced SIMD and floating-point operations. When FPEXC.EN is 0, all Advanced SIMD and floating-point instructions are treated as UNDEFINED except for:
• A VMSR to the FPEXC or FPSID register.
• A VMRS from the FPEXC, FPSID, MVFR0, MVFR1, or MVFR2 register.

These instructions can be executed only at EL1 or higher.

--- Note ---

• When the FPSID is accessible, any write access to the FPSID is ignored.

• When FPEXC.EN is 0, these operations are treated as UNDEFINED:
  — A VMSR to the FPSCR.
  — A VMRS from the FPSCR.

---

EL0 access to Advanced SIMD and floating-point functionality

When the access controls summarized in this section permit EL0 access to the Advanced SIMD and floating-point functionality, this applies only to the subset of functionality that is available at EL0. In particular:
• Only Advanced SIMD and Floating-point System register that is accessible is the FPSCR.
• The Advanced SIMD and floating-point instructions are available.

Execution at EL0 corresponds to the application level view of the Advanced SIMD and floating-point functionality, as described in Advanced SIMD and floating-point System registers on page E1-2302.

G1.19.3 Advanced SIMD and floating-point System registers

AArch32 state provides a common set of System registers for the Advanced SIMD and floating-point functionality. This section gives general information about this set of registers, and indicates where each register is described in detail. It contains the following subsections:
• Register map of the Advanced SIMD and floating-point System registers.
• Accessing the Advanced SIMD and floating-point System registers on page G1-3883.

Register map of the Advanced SIMD and floating-point System registers

Table G4-67 on page G4-4212 shows the register map of the Advanced SIMD and Floating-point registers. Each register is 32 bits wide. In an implementation that includes EL3, the Advanced SIMD and Floating-point registers are common registers, see Common System registers on page G4-4160.
Accessing the Advanced SIMD and floating-point System registers

Software accesses the Advanced SIMD and floating-point System registers using the VMRS and VMSR instructions, see:

- VMRS on page F6-3525.
- VMSR on page F6-3528.

For example:

VMRS <Rt>, FPSID ; Read Floating-Point System ID Register
VMRS <Rt>, MVFR1 ; Read Media and VFP Feature Register 1
VMSR FPSCR, <Rt> ; Write Floating-Point System Control Register

Software can access the Advanced SIMD and floating-point System registers only if the access controls permit the access, see Enabling Advanced SIMD and floating-point support on page G1-3881.

Note

All hardware ID information can be accessed only from EL1 or higher. This means:

The FPSID is accessible only from EL1 or higher.

This is a change introduced from VFPv3. Previously, the FPSID register can be accessed in all modes.

The MVFR registers are accessible only from EL1 or higher.

Unprivileged software must issue a system call to determine what features are supported.

G1.19.4 Context switching when using Advanced SIMD and floating-point functionality

When the Advanced SIMD and floating-point functionality is used by only a subset of processes, the operating system might implement lazy context switching of the Advanced SIMD and floating-point register file and System registers.

In the simplest lazy context switch implementation, the primary context switch software uses the CPACR.{cp10, cp11} controls to disable access to the Advanced SIMD and floating-point functionality, see Enabling Advanced SIMD and floating-point support on page G1-3881. Subsequently, when a process or thread attempts to use an Advanced SIMD or floating-point instruction, it triggers an Undefined Instruction exception. The operating system responds by saving and restoring the Advanced SIMD and floating-point register file and System registers. Typically, it then re-executes the Advanced SIMD or floating-point instruction that generated the Undefined Instruction exception.

G1.19.5 Floating-point exception traps

Execution of a floating-point instruction can generate an exceptional condition, called a floating-point exception.

The ARMv8-A architecture supports synchronous exception generation in the event of any or all of the following floating-point floating-point exceptions:

- Input Denormal.
- Inexact.
- Underflow.
- Overflow.
- Divide by Zero.
- Invalid Operation.

Note

Do not confuse floating-point exceptions with the AArch32 architectural exceptions summarized in AArch32 state exception descriptions on page G1-3849.
Whether an implementation includes synchronous exception generation for these floating-point exceptions is IMPLEMENTATION DEFINED:

- For an implementation that does provide this capability, FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} are the control bits that enable synchronous exception generation for each of the floating-point exceptions.
- For an implementation that does provide this capability, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} are RAZ/WI.

--- Note ---
The ARMv8-A architecture does not support asynchronous reporting of floating-point exceptions.

When generating synchronous exceptions for one or more floating-point exceptions is enabled, the synchronous exceptions generated by the floating-point exception traps are taken to the lowest Exception level that can handle such an exception, while adhering to the rule that an exception can never be taken to a lower Exception level. This means that trapped floating-point exceptions taken:

- From EL0 are taken to EL1, except for the following cases when they are taken from Non-secure EL0 to EL2:
  - EL2 is using AArch32 and the value of HCR.TGE is 1.
  - EL2 is using AArch64 and the value of HCR_EL2.TGE is 1
- From EL1 are taken to EL1.
- From EL2 are taken to EL2.
- From EL3 are taken to EL3.

If the exception is taken to an Exception level that is using AArch64 then it is reported in the ELR_ELx for the Exception level to which it is taken, as described in Exception entry on page D1-1521.

If the exception is taken to an Exception level that is using AArch32 then it is taken as an Undefined Instruction exception, see Undefined Instruction exception on page G1-3849. The FPEXC identifies the floating-point exceptions that occurred since the corresponding status bits in that register were last set to 0.

See also Floating-point exceptions on page E1-2303.

In an implementation that provides synchronous exception generation for floating-point exceptions:

- Synchronous exception generation applies to floating-point exceptions generated by scalar SIMD and floating-point instructions executed in AArch32 state.
- The registers that are presented to the exception handler are consistent with the state of the PE immediately before the instruction that caused the exception. An implementation is permitted not to restore the cumulative exception flags in the event of such an exception.

ARMv8 does not support the trapping of floating-point exceptions from Advanced SIMD instructions executed in AArch32 state.

The AArch32.FPTrappedException() and FPProcessException() pseudocode functions describe the handling of trapped floating-point exceptions generated in AArch32 state.

The AArch32.FPTrappedException() and FPProcessException() functions are described in Chapter J1 ARMv8 Pseudocode.
G1.20 Configurable instruction enables and disables, and trap controls

This section describes the controls provided by AArch32 state for enabling, disabling, and trapping particular instructions. Each control is categorized as an instruction enable, an instruction disable, or a trap control.

Instruction enables and instruction disables

Enable or disable the use of one or more particular instructions at a particular Privilege level and Security state.

When an instruction is disabled as a result of an instruction enable or disable, it is UNDEFINED.

The exception generated by attempting to execute an UNDEFINED instruction is:

- Taken to EL1 if the UNDEFINED instruction was executed at EL0, unless the instruction was executed at Non-secure EL0 and is routed to EL2 by the control described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.
  
  When the exception is taken to EL1 it is taken to Undefined mode.

- Otherwise, taken to the Exception level at which the UNDEFINED instruction was executed:
  - If the instruction was executed in Hyp mode the exception is taken to Hyp mode.
  - Otherwise, the exception is taken to Undefined mode.

Trap controls

Control whether one or more instructions, when executed at a particular Privilege level, are trapped.

Note

AArch32 trap controls are described in terms of Privilege levels, rather than Exception levels, because the PL1 traps apply at and are controlled from:

- **EL1** In Non-secure state, and in Secure state when EL3 is using AArch64.
- **EL3** In Secure state when EL3 is using AArch32.

For more information see Security state, Exception levels, and AArch32 execution privilege on page G1-3792.

Trap controls are grouped as:

**PL1, excluding Monitor mode**

Trapped instructions generate Undefined Instruction exceptions that are taken to Undefined mode, unless the instruction was executed at Non-secure EL0 and is routed to EL2 by the control described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

For more information about these traps see PL1 configurable controls on page G1-3886.

**Hyp mode (PL2)**

These traps apply only to execution in Non-secure state. This section only describes the traps that apply when EL2 is using AArch32.

Trapped instructions generate:

- Hyp Trap exceptions, taken to Hyp mode, if trapped from a mode other than Hyp mode.
- Undefined Instruction exceptions taken to Hyp mode, if trapped from Hyp mode.

For more information about these traps see EL2 configurable controls on page G1-3894. See also Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

**Monitor mode (Secure PL1)**

This section only describes the traps that apply when EL3 is using AArch32.

Trapped instructions generate Monitor Trap exceptions, that are taken to Monitor mode.

For more information about these traps see EL3 configurable controls on page G1-3914.

An exception generated as a result of an instruction enable or disable, or a trap control, is only taken if the instruction does not also generate a higher priority exception. Exception prioritization for exceptions taken to AArch32 state on page G1-3816 defines the prioritization of different exceptions on the same instruction.
Exceptions generated as a result of these controls are synchronous exceptions.

For exceptions taken to an Exception level that is using AArch32, only exceptions that are taken to Hyp mode are reported in a syndrome register, the HSR.

--- Note ---
- A particular control might have a mnemonic that suggests it is different type of control to the control type it is categorized as. For example, CPACR.TRCDIS is a trap control even though TRCDIS is a mnemonic for Trace Disable.
- An implementation might provide additional controls, in IMPLEMENTATION DEFINED registers, to provide control of trapping of IMPLEMENTATION DEFINED features.
- Configurable instruction enables and disables, and trap controls on page D1-1562 describes controls provided by AArch64 state for enabling, disabling, and trapping instructions. Generally, where an AArch64 control applies to execution at lower Exception levels, it traps the equivalent functionality when that lower Exception level is using AArch32. See the AArch64 trap controls for more information.

This section is organized as follows:
- Register access instructions.
- PL1 configurable controls.
- EL2 configurable controls on page G1-3894.
- EL3 configurable controls on page G1-3914.
- Pseudocode description of configurable instruction enables, disables, and traps on page G1-3919.

G1.20.1 Register access instructions

When an instruction is disabled or trapped, the exception is taken before execution of the instruction. This means that if the instruction is a register access instruction:
- No access is made before the exception is taken.
- Side-effects that are normally associated with the access do not occur before the exception is taken.

G1.20.2 PL1 configurable controls

In AArch32 state, each control is associated with a particular System register field that is accessible:
- When EL3 is using AArch64, or when an implementation does not include EL3, from EL1.
- When EL3 is using AArch32:
  - In Non-secure state, from EL1.
  - In Secure state, from EL3.

This means that the controls are described as PL1 controls, because PL1 is defined as being the Privilege level of software that is executing:
- At EL3, if the PE is executing in EL3 and EL3 is using AArch32.
- At EL1 under all other conditions.

Where there is an AArch64 control that is equivalent to an AArch32 PL1 control, the AArch64 control is an EL1 control.

Any exception that is generated because of an AArch32 PL1 control is taken to a PL1 mode.

--- Note ---
Any exception generated because of an AArch32 PL1 control is taken to AArch32 state.
Table G1-27 shows the AArch32 System registers that contain these controls.

### Table G1-27 System registers that contain instruction enables and disables, and trap controls

<table>
<thead>
<tr>
<th>Register name</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR</td>
<td>System Control Register</td>
</tr>
<tr>
<td>FPEXC</td>
<td>Floating-point Exception Control Register</td>
</tr>
<tr>
<td>CPACR</td>
<td>Architectural Feature Access Control Register</td>
</tr>
<tr>
<td>DBGDSCRext</td>
<td>Monitor System Debug Control Register</td>
</tr>
<tr>
<td>PMUSERENR</td>
<td>Performance Monitors User Enable Register</td>
</tr>
</tbody>
</table>

Table G1-27 summarizes these controls.

### Table G1-28 Instruction enables and disables, and trap controls, for exceptions taken to Undefined mode

<table>
<thead>
<tr>
<th>Control</th>
<th>Control type&lt;sup&gt;a&lt;/sup&gt;</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCTLR.{nTWE, nTWI}</td>
<td>T</td>
<td>Traps to Undefined mode of EL0 execution of WFE and WFI instructions on page G1-3888</td>
</tr>
<tr>
<td>SCTLR.{SED, ITD}</td>
<td>D</td>
<td>Disabling or enabling PL0 and PL1 use of AArch32 deprecated functionality on page G1-3888</td>
</tr>
<tr>
<td>CPACR.CP15BEN</td>
<td>E</td>
<td>Disabling or enabling PL0 and PL1 System register accesses to trace registers on page G1-3889</td>
</tr>
<tr>
<td>CPACR.TRCDIS</td>
<td>T</td>
<td>Traps to Undefined mode of PL0 and PL1 System register accesses to trace registers on page G1-3889</td>
</tr>
<tr>
<td>CPACR.{cp11, cp10}</td>
<td>E</td>
<td>Enabling use of Advanced SIMD and floating-point functionality on page G1-3890</td>
</tr>
<tr>
<td>CNTKCTL.{PL0PTEN, PL0VTEN, PL0PCTEN, PL0VCTEN}</td>
<td>D</td>
<td>Traps to Undefined mode of EL0 accesses to the Generic Timer registers on page G1-3892</td>
</tr>
<tr>
<td>PMUSERENR.{ER, CR, SW, EN}</td>
<td>T</td>
<td>Traps to Undefined mode of EL0 accesses to Performance Monitors registers on page G1-3892</td>
</tr>
</tbody>
</table>

<sup>a</sup> See Table G1-29.

### Table G1-29 Control types, for exceptions taken to Undefined mode

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Type</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Disable</td>
<td>Instruction enables and instruction disables on page G1-3885</td>
</tr>
<tr>
<td>E</td>
<td>Enable</td>
<td>Instruction enables and instruction disables on page G1-3885</td>
</tr>
<tr>
<td>T</td>
<td>Trap</td>
<td>Trap controls on page G1-3885</td>
</tr>
</tbody>
</table>

When generated in Non-secure User mode, exceptions generated by these controls can be routed to EL2, as described in *Routing exceptions from Non-secure EL0 to EL2* on page G1-3828.
Instructions that fail their condition code check

See Conditional execution of undefined instructions on page G1-3851.

Trapping to PL1 of instructions that are UNPREDICTABLE

For an instruction that is UNPREDICTABLE or CONSTRAINED UNPREDICTABLE, when the instruction is disabled or trapped then it is CONSTRAINED UNPREDICTABLE whether execution of the instruction generates an Undefined Instruction exception.

Traps to Undefined mode of EL0 execution of WFE and WFI instructions

SCTLR.{nTWE, nTWI} trap EL0 execution of WFE and WFI instructions to Undefined mode:

SCTLR.nTWE

1 This control has no effect on the EL0 execution of WFE instructions.
0 Any attempt to execute a WFE instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state.

SCTLR.nTWI

1 This control has no effect on the EL0 execution of WFI instructions.
0 Any attempt to execute a WFI instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state.

The attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check.

Note

Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

When generated in Non-secure User mode, exceptions generated by these controls can be routed to EL2, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

For more information about these instructions, and when they can cause the PE to enter a low-power state, see:

• Wait For Event and Send Event on page G1-3872.
• Wait For Interrupt on page G1-3875.

Disabling or enabling PL0 and PL1 use of AArch32 deprecated functionality

Table G1-30 on page G1-3889 shows the deprecated AArch32 functionality that might have disable controls in the SCTLR:

• The SED control is always implemented.

• Whether each of the ITD or CP15BEN controls is implemented is IMPLEMENTATION DEFINED. If a control is not implemented then the associated functionality cannot be disabled.

When an instruction is disabled by one of these controls, it is UNDEFINED at PL0 and PL1. This means an attempt to execute the instruction at PL0 or PL1 generates an Undefined Instruction exception that is taken to Undefined mode, unless both of the following apply, in which case the attempted execution generates an exception that is taken to EL2, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828:

• The instruction is executed at Non-secure EL0 using AArch32.

• Either:
  — EL2 is using AArch32 and the value of HCR.TGE is 1.
  — EL2 is using AArch64 and the value of HCR_EL2.TGE is 1.
Note

The uses of the IT instruction, and use of the CP15DMB, CP15DSB, and CP15ISB barrier instructions, are deprecated for performance reasons.

Table G1-30 PL1 controls for disabling and enabling PL0 and PL1 use of AArch32 deprecated functionality

<table>
<thead>
<tr>
<th>Deprecated AArch32 functionality</th>
<th>Instruction enable or disable in the SCTLR*</th>
<th>Disabled instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETEND instructions</td>
<td>SEDb</td>
<td>SETEND instructions</td>
</tr>
<tr>
<td>Some uses of IT instructions</td>
<td>ITDc</td>
<td>See the SCTLR.ITD description</td>
</tr>
<tr>
<td>Accesses to the CP15DMB, CP15DSB, and CP15ISB barrier instructions</td>
<td>CP15BENd</td>
<td>MCR accesses to the CP15DMB, CP15DSB, and CP15ISB instructions</td>
</tr>
</tbody>
</table>

a. The controls that are implemented in SCTLR are also implemented in SCTLR_EL1, and apply when PL1 is using AArch64 and PL0 is using AArch32.
b. SETEND instruction disable. SETEND instructions are disabled when the value of this field is 1.
c. IT instruction disable. If this control is implemented, some uses of IT instructions are disabled when the value of this field is 1.
d. System register (coproc==0b1111) memory barrier enable. If this control is implemented, the specified register accesses are disabled when the value of CP15BEN is 0.

Note

Traps to Undefined mode of PL0 and PL1 System register accesses to trace registers

If implemented, the CPACR.TRCDIS control traps PL0 and PL1 System register accesses to the trace registers to Undefined mode, as follows:

1 PL0 and PL1 accesses to the System register interface to the trace macrocell are trapped to Undefined mode
0 This control has no effect on PL0 and PL1 accesses to the System register interface to the trace macrocell.

If the CPACR.TRCDIS control is not implemented, then the CPACR.TRCDIS field is RAZ/WI. This means the CPACR does not provide a trap to Undefined mode of PL1 and PL0 System register accesses to trace registers. See the register description for more information.

Note

• System register accesses to the trace macrocell use the (coproc==0b11110) encoding space.
• The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace System registers are UNDEFINED.
• The ARMv8-A architecture does not provide traps on trace register accesses through the optional memory-mapped external debug interface.

System register accesses to the trace System registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see Register access instructions on page G1-3886.

If EL3 is implemented and is using AArch32, and NSACR.NSTRCDIS is 1, CPACR.TRCDIS behaves as RAO/WI in Non-secure state. This behavior also applies if the CPACR.TRCDIS control is not implemented.

When generated in Non-secure User mode, an exception generated by this control can be routed to EL2, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.
Enabling use of Advanced SIMD and floating-point functionality

Table G1-31 summarizes the controls of Advanced SIMD and floating-point functionality.

<table>
<thead>
<tr>
<th>Control</th>
<th>Type</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPACR.{cp11, cp10}</td>
<td>E</td>
<td>Enabling PL0 and PL1 accesses to the SIMD and floating-point registers</td>
</tr>
<tr>
<td>FPEXC.EN</td>
<td>E</td>
<td>Enabling access to the SIMD and floating-point registers on page G1-3891</td>
</tr>
<tr>
<td>CPACR.ASEDIS</td>
<td>D</td>
<td>Disabling PL0 and PL1 execution of Advanced SIMD instructions on page G1-3891</td>
</tr>
</tbody>
</table>

If any of CPACR.{cp11, cp10}, FPEXC.EN, or for Advanced SIMD instructions, CPACR.ASEDIS, disable a floating-point or an Advanced SIMD instruction, the instruction is UNDEFINED. Support for the CPACR.ASEDIS control is optional, and if the control is not implemented behavior is as if the control permits the execution of Advanced SIMD instructions at PL1 and PL0.

When generated in Non-secure User mode, exceptions generated by these controls can be routed to EL2, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

Enabling PL0 and PL1 accesses to the SIMD and floating-point registers

CPACR.{cp11, cp10} enable PL0 and PL1 accesses to the SIMD and floating-point registers.

When CPACR.cp10 is:

00  PL0 and PL1 accesses to Advanced SIMD and floating-point registers or instructions are UNDEFINED.
01  PL0 accesses to Advanced SIMD and floating-point registers or instructions are UNDEFINED.
10  Reserved. The effect of programming this field to this value is CONSTRAINED UNPREDICTABLE.
11  This control permits full access to the Advanced SIMD and floating-point functionality from PL0 and PL1.

The value of CPACR.cp11 is ignored. If CPACR.cp11 is programmed with a different value to CPACR.cp10 then CPACR.cp11 is UNKNOWN on a direct read of the CPACR.

---

**Note**

- Software must set CPACR.cp11 and CPACR.cp10 to the same value.

---

Table G1-32 shows the registers for which accesses are enabled.

<table>
<thead>
<tr>
<th>Enabled at</th>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL0 and PL1, or PL0 only(^a)</td>
<td>FPSCR, FPEXC, FPSID, MVFR0, MVFR1, MVFR2, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers(^b)</td>
</tr>
</tbody>
</table>

---

\(^{a}\) Depending on the value of CPACR.{cp11, cp10}. See the register description for details.

\(^{b}\) Permitted VMSR accesses to the FPSID are ignored, but for the purposes of the {cp10, cp11} controls the architecture defines a VMSR accesses to the FPSID from EL1 or higher is an access to a SIMD and floating-point register.

If EL3 is implemented and is using AArch32, and NSACR.{cp11, cp10} are both set to 0, the functionality described in this section is disabled in Non-secure state, and CPACR.{cp11, cp10} are RAZ/WI in Non-secure state. See Enabling Non-secure access to SIMD and floating-point functionality on page G1-3917.
For more information about SIMD and floating-point support, see Advanced SIMD and floating-point support on page G1-3880.

**Enabling access to the SIMD and floating-point registers**

FPEXC.EN enables accesses to the SIMD and floating-point registers at all Exception levels, but does not control the following:

- VMSR accesses to the FPEXC or FPSID.
- VMSR accesses from the FPEXC, FPSID, MVFR0, MVFR1, or MVFR2.

When FPEXC.EN is:

1. Accesses to the registers shown in Table G1-33 are enabled at all Exception levels.
2. All accesses to the registers shown in Table G1-33 are UNDEFINED.

Table G1-33 shows the registers for which accesses are enabled, and for an exception taken to Hyp mode, how the exception is reported in HSR.

<table>
<thead>
<tr>
<th>Enabled at</th>
<th>Registers</th>
<th>Syndrome reporting in HSR&lt;sup&gt;a&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>All Exception levels</td>
<td>FPSCR, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers.</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
</tbody>
</table>

<sup>a</sup> Only for exceptions that are taken to Hyp mode.

For more information, see Advanced SIMD and floating-point support on page G1-3880.

**Disabling PL0 and PL1 execution of Advanced SIMD instructions**

If implemented as an RW field, CPACR.ASEDIS can disable PL0 and PL1 execution of Advanced SIMD instructions, as follows:

1. Advanced SIMD instructions are UNDEFINED at PL0 and PL1.
2. Advanced SIMD instruction execution is enabled at PL0 and PL1.

The instructions that CPACR.ASEDIS disables are those described in Controls of Advanced SIMD operation that do not apply to floating-point operation on page E1-2306.

When the control is not implemented, meaning the CPACR.ASEDIS field is RAZ/WI, behavior is as if the control permits execution of Advanced SIMD instructions at PL0 and PL1.

If EL3 is implemented and is using AArch32, and NSACR.NSASEDIS is 1, CPACR.ASEDIS is RAO/WI in Non-secure state. This also applies when the CPACR.ASEDIS control is not implemented.

**Traps to Undefined mode of EL0 accesses to the Debug Communications Channel (DCC) registers**

DBGDSCR<sub>ext</sub>.UDCC<sub>dis</sub> traps EL0 accesses to the DCC registers to Undefined mode:

1. EL0 accesses to the DCC registers are trapped to Undefined mode
2. This control has no effect on EL0 accesses to the DCC registers.

Traps of EL0 accesses to the DBGDTRRX<sub>int</sub> and DBGDTRTX<sub>int</sub> are ignored in Debug state.

Table G1-34 shows the registers for which accesses are trapped.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>DBGDSCR&lt;sub&gt;int&lt;/sub&gt;, DBGDTRRX&lt;sub&gt;int&lt;/sub&gt;, DBGDTRTX&lt;sub&gt;int&lt;/sub&gt;, DBGDI&lt;sub&gt;DR&lt;/sub&gt;, DBGDSAR, DBGD&lt;sub&gt;AR&lt;/sub&gt;</td>
</tr>
</tbody>
</table>
Note

All accesses to these registers are trapped, including LDC and STC accesses to DBGDTRXint and DBGDTRRXint, and MRRC access to DBGDSAR and DBGDRAR.

When generated in Non-secure User mode, an exception generated by this control can be routed to EL2, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

Traps to Undefined mode of EL0 accesses to the Generic Timer registers

CNTKCTL.{PL0PTEN, PL0VTEN, PL0PCTEN, PL0VCTEN} trap EL0 accesses to the Generic Timer registers to Undefined mode, as follows:

- CNTKCTL.PL0PTEN traps EL0 accesses to the physical timer registers.
- CNTKCTL.PL0VTEN traps EL0 accesses to the virtual timer registers.
- CNTKCTL.PL0PCTEN traps EL0 accesses to the frequency register and physical counter register.
- CNTKCTL.PL0VCTEN traps EL0 accesses to the frequency register and virtual counter register.

For all of these controls:

- 1: This control has no effect on EL0 accesses to the corresponding registers.
- 0: EL0 accesses to the corresponding registers are trapped to Undefined mode.

Accesses to the frequency register, CNTFRQ, are only trapped if CNTKCTL.PL0PCTEN and CNTKCTL.PL0VCTEN are both 0.

Table G1-35 shows the registers for which accesses are trapped.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>PL0PTEN</td>
<td>CNTP_CTL, CNTP_CVAL, CNTP_TVAL</td>
</tr>
<tr>
<td>PL0VTEN</td>
<td>CNTV_CTL, CNTV_CVAL, CNTV_TVAL</td>
<td></td>
</tr>
<tr>
<td>PL0PCTEN</td>
<td>CNTFRQ, CNTPCT</td>
<td></td>
</tr>
<tr>
<td>PL0VCTEN</td>
<td>CNTFRQ, CNTVCT</td>
<td></td>
</tr>
</tbody>
</table>

When generated in Non-secure User mode, an exception generated by this control can be routed to EL2, as described in Routing exceptions from Non-secure EL0 to EL2 on page G1-3828.

Traps to Undefined mode of EL0 accesses to Performance Monitors registers

PMUSERENR.{ER, CR, SW, EN} trap EL0 accesses to the Performance Monitors registers to Undefined mode. For each of these controls:

- 1: This control has no effect on EL0 accesses to the corresponding registers.
- 0: EL0 accesses to the corresponding registers are trapped to Undefined mode.

For those Performance Monitors registers that more than one PMUSERENR.{ER, CR, SW, EN} control applies to, accesses are only trapped if all controls that apply are set to 0.

The accesses that these trap controls trap might be reads, writes, or both.

Note

- The architecture does not provide traps on Performance Monitors register accesses through the memory-mapped external debug interface.
- If the Performance Monitors Extension is not implemented, the Performance Monitors registers, including PMUSERENR, are reserved.
Table G1-36 shows the registers for which EL0 accesses are trapped. For each register, the table shows the type of access trapped.

Table G1-36 Register accesses trapped to Undefined mode when disabled from EL0

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Registers</th>
<th>Access type</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>ER</td>
<td>PMXEVCNTR, PMEVCNTR&lt;\text{n}&gt;</td>
<td>R</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PMSELR</td>
<td>RW</td>
</tr>
<tr>
<td>CR</td>
<td>PMCCNTR, accessed using an MRC</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>CR</td>
<td>PMCCNTR, accessed using an MRRC</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>SW</td>
<td>PMSWINC</td>
<td></td>
<td>W</td>
</tr>
<tr>
<td>EN</td>
<td>PMCNTENSET, PMCNTENCLR, PMCR, PMOVSR, PMSWINC, PMSELR, PMCEID0, PMCEID1, PMCCNTR, PMXEVTYPE, PMXEVCNTR, PMOVSET, PMEVCNTR&lt;\text{n}&gt;, PMEVTYPE&lt;\text{n}&gt;, PMCCFILTR</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

When generated in Non-secure User mode, an exception generated by this control can be routed to EL2, as described in *Routing exceptions from Non-secure EL0 to EL2* on page G1-3828.
### G1.20.3 EL2 configurable controls

These controls are ignored in Secure state.

Table G1-37 shows the System registers that contain these controls.

<table>
<thead>
<tr>
<th>Register name</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPEXC</td>
<td>Floating-point Exception Control Register</td>
</tr>
<tr>
<td>HCR</td>
<td>Hypervisor Configuration Register</td>
</tr>
<tr>
<td>HSTR</td>
<td>Hypervisor System Trap Register</td>
</tr>
<tr>
<td>HCPTR</td>
<td>Hyp Architectural Feature Trap Register</td>
</tr>
<tr>
<td>HDCR</td>
<td>Hyp Debug Control Register</td>
</tr>
</tbody>
</table>

**Note**

- **FPEXC.EN** is a control that is in a System register provided by PL1. However, it results in exceptions taken to Hyp mode.
- For completeness, Table G1-38 includes the **HCR.TGE** routing control, that is described in *Routing exceptions from Non-secure EL0 to EL2* on page G1-3828.

Table G1-38 summarizes the controls.

<table>
<thead>
<tr>
<th>Control</th>
<th>Control type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HSCTLR. {SED, ITD}</td>
<td>D</td>
<td>Disabling or enabling EL2 use of AArch32 deprecated functionality on page G1-3897</td>
</tr>
<tr>
<td>HSCTLR.CP15BEN</td>
<td>E</td>
<td></td>
</tr>
<tr>
<td>HCR. {TRVM, TVM}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL1 accesses to virtual memory control registers on page G1-3897</td>
</tr>
<tr>
<td>HCR.HCD</td>
<td>D</td>
<td>Disabling Non-secure state execution of HVC instructions on page G1-3898</td>
</tr>
<tr>
<td>HCR.TGE</td>
<td>R</td>
<td>Routing exceptions from Non-secure EL0 to EL2 on page G1-3828</td>
</tr>
<tr>
<td>HCR.TTLB</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL1 execution of TLB maintenance instructions on page G1-3898</td>
</tr>
<tr>
<td>HCR. {TSW, TPC, TPU}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL1 execution of cache maintenance instructions on page G1-3899</td>
</tr>
<tr>
<td>HCR.TAC</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL1 accesses to the Auxiliary Control Register on page G1-3899</td>
</tr>
<tr>
<td>HCR.TIDCP</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page G1-3900</td>
</tr>
<tr>
<td>HCR.TSC</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL1 execution of SMC instructions on page G1-3901</td>
</tr>
<tr>
<td>HCR. {TID0, TID1, TID2, TID3}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL0 and EL1 accesses to the ID registers on page G1-3901</td>
</tr>
</tbody>
</table>
### Table G1-38 Instruction enables and disables, and trap controls, for exceptions taken to Hyp mode (continued)

<table>
<thead>
<tr>
<th>Control</th>
<th>Control type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR.{TWI, TWE}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page G1-3904</td>
</tr>
<tr>
<td>HCPTR.{TCP11, TCP10}</td>
<td>T</td>
<td>General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers on page G1-3905</td>
</tr>
<tr>
<td>FPEXC.EN</td>
<td>T</td>
<td>Enabling access to the SIMD and floating-point registers on page G1-3906</td>
</tr>
<tr>
<td>HCPTR.TASE</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure accesses to Advanced SIMD functionality on page G1-3906</td>
</tr>
<tr>
<td>HCPTR.TCPAC</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL1 accesses to the CPACR on page G1-3906</td>
</tr>
<tr>
<td>HCPTR.TTA</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure System register accesses to trace registers on page G1-3907</td>
</tr>
<tr>
<td>HSTR.{T0-T3, T5-T13, T15}</td>
<td>T</td>
<td>General trapping to Hyp mode of Non-secure EL0 and EL1 accesses to System registers in the (coproc == 0b1111) encoding space on page G1-3908</td>
</tr>
<tr>
<td>HDCR.{TDRA, TDOSA, TDA}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure System register accesses to debug registers on page G1-3909</td>
</tr>
<tr>
<td>CNTHCTL.{PL1PCEN, PL1PCTEN}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL0 and EL1 accesses to the Generic Timer registers on page G1-3911</td>
</tr>
<tr>
<td>HDCR.{TPM, TPMCR}</td>
<td>T</td>
<td>Traps to Hyp mode of Non-secure EL0 and EL1 accesses to Performance Monitors registers on page G1-3912</td>
</tr>
</tbody>
</table>

a. See Table G1-39.

### Table G1-39 Control types, for exceptions taken to Hyp mode

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Type</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Disable</td>
<td>Instruction enables and instruction disables on page G1-3885</td>
</tr>
<tr>
<td>E</td>
<td>Enable</td>
<td>Instruction enables and instruction disables on page G1-3885</td>
</tr>
<tr>
<td>R</td>
<td>Routing control</td>
<td>Routing exceptions from Non-secure EL0 to EL2 on page G1-3828</td>
</tr>
<tr>
<td>T</td>
<td>Trap</td>
<td>Trap controls on page G1-3885</td>
</tr>
</tbody>
</table>

Also see the following:
- Register access instructions on page G1-3886.
- Instructions that fail their condition code check on page G1-3896.
- Trapping to EL2 of instructions that are UNPREDICTABLE on page G1-3896.
Instructions that fail their condition code check

For UNDEFINED instructions that fail their condition code check, see *Conditional execution of undefined instructions on page G1-3851*.

For an instruction that has a Hyp trap set, that fails its condition code check:

- Unless the trap description states otherwise, it is IMPLEMENTATION DEFINED whether the instruction:
  - Generates a Hyp Trap exception.
  - Executes as a NOP.

Any implementation must be consistent in its handling of instructions that fail their condition code check. This means that:

- Whenever a Hyp trap is set on an instruction it must either:
  - Always generate a Hyp Trap exception.
  - Always treat the instruction as a NOP.

- The IMPLEMENTATION DEFINED part of the requirements of *Conditional execution of undefined instructions on page G1-3851* must be consistent with the handling of Hyp traps on instructions that fail their condition code check. Table G1-40 shows this:

### Table G1-40 Consistent handling of instructions that fail their condition code check

<table>
<thead>
<tr>
<th>Behavior of conditional UNDEFINED instruction&lt;sup&gt;a&lt;/sup&gt;</th>
<th>Hyp trap on instruction that fails its condition code check&lt;sup&gt;b&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Executes as a NOP</td>
<td>Executes as a NOP</td>
</tr>
<tr>
<td>Generates an Undefined Instruction exception</td>
<td>Generates a Hyp Trap exception</td>
</tr>
</tbody>
</table>

<sup>a</sup> As defined in *Conditional execution of undefined instructions on page G1-3851*. In Non-secure EL0 and EL1 modes, this applies only if no Hyp trap is set for the instruction, otherwise see the behavior in the other column of the table.

<sup>b</sup> For a trapped instruction executed in a Non-secure EL1 or EL0 mode.

---

**Note**

Hyp traps on *WFE* and *WFI* instructions generate Hyp Trap exceptions only if the instruction passes its condition code check. See *Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page G1-3904*.

---

Trapping to EL2 of instructions that are UNPREDICTABLE

For an instruction that is UNPREDICTABLE or CONSTRAINED UNPREDICTABLE, when the instruction is disabled or trapped then it is CONSTRAINED UNPREDICTABLE whether execution of the instruction generates a Hyp Trap exception.

---

**Note**

UNPREDICTABLE and CONSTRAINED UNPREDICTABLE behavior must not perform any function that cannot be performed at the current or lower Exception level using instructions that are not UNPREDICTABLE and are not CONSTRAINED UNPREDICTABLE. This means that disabling or trapping an instruction changes the set of instructions that might be executed in Non-secure state at EL1 or EL0. This indirectly affects the permitted behavior of UNPREDICTABLE and CONSTRAINED UNPREDICTABLE instructions.

---

If no instructions are trapped, the attempted execution of an UNPREDICTABLE instruction in a Non-secure EL1 or EL0 mode must not generate a Hyp Trap exception.
Disabling or enabling EL2 use of AArch32 deprecated functionality

Table G1-41 shows the deprecated AArch32 functionality that might have disable controls in the HSCTLR:

- The SED control is always implemented.
- Whether each of the ITD, CP15BEN controls is implemented is IMPLEMENTATION DEFINED. If a control is not implemented then the associated functionality cannot be disabled.

These HSCTLR controls apply only to execution at EL2 using AArch32. When an instruction is disabled by one of these controls, it is UNDEFINED at EL2, meaning it is undefined in Hyp mode.

Table G1-41 EL2 controls for disabling and enabling EL2 use of AArch32 deprecated functionality

<table>
<thead>
<tr>
<th>Deprecated AArch32 functionality</th>
<th>Instruction enable or disable in the HSCTLR</th>
<th>Disabled instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETEND instructions</td>
<td>SED(^a)</td>
<td>SETEND instructions</td>
</tr>
<tr>
<td>Some uses of IT instructions</td>
<td>ITD(^b)</td>
<td>See the HSCTLR.IT description</td>
</tr>
<tr>
<td>Accesses to the System register (coproc==0b1111) DMB, DSB, and ISB barrier operations</td>
<td>CP15BEN(^c)</td>
<td>MCR accesses to the CP15DMB, CP15DSB, and CP15ISB</td>
</tr>
</tbody>
</table>

\(^a\) SETEND instruction disable. SETEND instructions are disabled when the value of this field is 1.

\(^b\) IT instruction disable. If this control is implemented, some uses of IT instructions are disabled when the value of this field is 1.

\(^c\) System register (coproc==0b1111) memory barrier enable. If this control is implemented, the specified register accesses are disabled when the value of CP15BEN is 0.

--- Note ---

- These controls have no effect on instructions executed in any mode other than Hyp mode. The SCTLR provides similar controls that apply to execution in other modes.
- The uses of the IT instruction, and use of the CP15DMB, CP15DSB, and CP15ISB barrier instructions, are deprecated for performance reasons.

Traps to Hyp mode of Non-secure EL1 accesses to virtual memory control registers

HCR.\{TRVM, TVM\} trap Non-secure EL1 accesses to the virtual memory control registers to Hyp mode:

**HCR.TRVM, for read accesses:**

- 1: Non-secure EL1 reads of the virtual memory control registers are trapped to Hyp mode.
- 0: This control has no effect on Non-secure EL1 reads of the virtual memory control registers.

**HCR.TVM, for write access:**

- 1: Non-secure EL1 writes to the virtual memory control registers are trapped to Hyp mode.
- 0: This control has no effect on Non-secure EL1 writes to the virtual memory control registers.

Table G1-42 on page G1-3898 shows the registers for which:

- Reads are trapped to Hyp mode when HCR.TRVM is 1.
- Writes are trapped to Hyp mode when HCR.TVM is 1.
The table also shows how the exceptions are reported in HSR.

### Table G1-42 Register read and write accesses trapped when HCR.(TRVM, TVM) are 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>SCTLR, TTBR0, TTBR1, TTBCR, DACR, DFSR, IFSR, DIFAR, DFAR, IAFSR, AIFSR, PRRR, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x04</td>
</tr>
</tbody>
</table>

______ Note ________

These registers are not accessible at EL0.

### Disabling Non-secure state execution of HVC instructions

**HCR.HCD** disables Non-secure state execution of HVC instructions:

1. HVC instructions are **UNDEFINED** at EL2 and Non-secure EL1. The Undefined Instruction exception is taken from the current Exception level to the current Exception level.
2. HVC instruction execution is enabled at EL2 and Non-secure EL1.

______ Note ________

HVC instructions are always UNDEFINED at EL0.

**HCR.HCD** is only implemented if EL3 is not implemented. Otherwise, it is RES0. See the HCR register description.

Table G1-43 shows how the exceptions are reported in HSR.

### Table G1-43 Instruction that causes exceptions when HCR.HCD is 1

<table>
<thead>
<tr>
<th>Attempted execution in</th>
<th>Disabled instruction</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hyp mode</td>
<td>HVC</td>
<td>Exception for an unknown reason, using EC value 0x00</td>
</tr>
<tr>
<td>Mode other than Hyp mode</td>
<td>HVC</td>
<td>Not applicable</td>
</tr>
</tbody>
</table>

### Traps to Hyp mode of Non-secure EL1 execution of TLB maintenance instructions

In the ARMv8-A architecture, the system instruction encoding space includes TLB maintenance instructions.

**HCR.TTLB** traps Non-secure EL1 execution of TLB maintenance instructions to Hyp mode:

1. Any attempt to execute a TLB instruction at Non-secure EL1 is trapped to Hyp mode.
2. This control has no effect on the Non-secure EL1 execution of TLB instructions.

Table G1-44 shows the instructions that are trapped, and how the exceptions are reported in HSR.

### Table G1-44 Instructions trapped to Hyp mode when HCR.TTLB is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>TLBIALLIS, TLBIMVAIS, TLBIAIDADIS, TLBIMVAIAIS, TLBIMVALIS, TLBIMVAALIS, TLBIMVAALIS, ITLBIALL, ITLBIMVAIS, ITLBIXIS, ITLBIXID, ITLBIALL, DTLBIALL, DTLBIMVA, DTLBIXIS, DTLBIALL, TLBIMVAA, TLBIMVAL, TLBIMVAAL.</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

______ Note ________

These registers are not accessible at EL0.
Note

These instructions are always UNDEFINED at EL0.

For more information about these instructions, see The scope of TLB maintenance instructions on page G4-4101.

Traps to Hyp mode of Non-secure EL1 execution of cache maintenance instructions

HCR.{TSW, TPC, TPU} trap cache maintenance instructions to Hyp mode:

0  The control has no effect on the execution of cache maintenance instructions.

1  Any attempt to execute one of the cache maintenance instructions shown in Table G1-46 at Non-secure EL1 is trapped to Hyp mode.

Table G1-45 Controls for trapping cache maintenance instructions to Hyp mode

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Trapped instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR.TSW</td>
<td>Data or unified cache maintenance by set/way</td>
</tr>
<tr>
<td>HCR.TPC</td>
<td>Data or unified cache maintenance to point of coherency</td>
</tr>
<tr>
<td>HCR.TPU</td>
<td>Cache maintenance to point of unification</td>
</tr>
</tbody>
</table>

Table G1-46 shows the instructions that are trapped to Hyp mode, and how the exceptions are reported in HSR.

Table G1-46 Instructions trapped to Hyp mode when HCR.{TSW, TPC, TPU} are 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>TSW</td>
<td>DCISW, DCCSW, DCCISW</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x3</td>
</tr>
<tr>
<td></td>
<td>TPC</td>
<td>DCIMVAC, DCCIMVAC, DCCMVAC</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TPU</td>
<td>ICIMVAC, ICIALLU, ICIALLUIS, DCCMVAC</td>
<td></td>
</tr>
</tbody>
</table>

Note

These instructions are always UNDEFINED at EL0.

For more information about these instructions, see Cache maintenance instructions, functional group on page G4-4201.

Traps to Hyp mode of Non-secure EL1 accesses to the Auxiliary Control Register

HCR.TAC traps Non-secure EL1 accesses to the Auxiliary Control Registers to Hyp mode:

1  Non-secure EL1 accesses to the Auxiliary Control Registers are trapped to Hyp mode.

0  This control has no effect on Non-secure EL1 accesses to the Auxiliary Control Registers.

Table G1-47 shows the registers for which accesses are trapped, and how the exceptions are reported in HSR.

Table G1-47 Register accesses trapped to Hyp mode when HCR.TAC is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>ACTLR and, if implemented, ACTLR2.</td>
<td>Trapped MCR or MRC access (coproc==0b1111) access, using EC value 0x03</td>
</tr>
</tbody>
</table>
### Note
The ACTLR and ACTLR2 are not accessible at EL0.

---

**Traps to Hyp mode of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations**

The lockdown, DMA, and TCM features of the ARMv8-A architecture are IMPLEMENTATION DEFINED. The architecture reserves the encodings of a number of System registers for control of these features.

**HCR.TIDCP** traps the execution of System register access instructions that access these registers, as follows:

1. **At Non-secure EL1**, any attempt to execute an MCR or MRC instruction with a reserved register encoding shown in Table G1-48 is trapped to Hyp mode.
   
   At Non-secure EL0, it is IMPLEMENTATION DEFINED whether attempts to execute MCR or MRC instructions with reserved register encodings are:
   
   - Trapped to Hyp mode.
   - UNDEFINED, and the PE takes the Undefined Instruction exception to Non-secure Undefined mode.

   Any lockdown fault in the memory system caused by the use of these operations in Non-secure state generates a Data Abort exception that is taken to Hyp mode.

2. This control has no effect on Non-secure EL0 and EL1 System register access instructions with reserved register encodings shown in Table G1-48.

---

### Note
This means that a Hyp Trap exception taken from Non-secure EL1 to Hyp mode, generated because of a configuration setting in HCR.TIDCP is a higher priority exception than an Undefined Instruction exception generated because either the System register encoding is unallocated or because the register is never accessible at EL1. As *Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816* shows, this is an exception to the general exception prioritization rules, that prioritize most Undefined Instruction exceptions taken to Undefined mode above traps to EL2.

---

Table G1-48 shows the register encodings for which accesses are trapped to Hyp mode, and how the exceptions are reported in HSR.

### Table G1-48 Encodings trapped to Hyp mode when HCR.TIDCP is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Register encodings</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL0 and EL1</td>
<td>An access to any of the following encodings:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• CRn==c9, opc1=={0-7}, CRm==c0-c2, c5-c8, opc2=={0-7}.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• CRn==c10, opc1=={0-7}, CRm==c0, c1, c4, c8, opc2=={0-7}.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• CRn==c11, opc1=={0-7}, CRm==c0-c8, c15, opc2=={0-7}.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Trapped MCR or MRC access (COPROC==0b1111), using EC value 0x83</td>
<td></td>
</tr>
</tbody>
</table>

An implementation can also include IMPLEMENTATION DEFINED registers that provide additional controls, to give finer-grained control of the trapping of IMPLEMENTATION DEFINED features.

---

### Note
ARM expects the trapping of Non-secure User mode accesses to these functions to Hyp mode to be unusual, and used only when the hypervisor is virtualizing User mode operation. ARM strongly recommends that unless the hypervisor must virtualize User mode operation, a Non-secure User mode access to any of these functions generates an Undefined Instruction exception, as it would if the implementation did not include EL2. The PE then takes this exception to Non-secure Undefined mode.
Traps to Hyp mode of Non-secure EL1 execution of SMC instructions

HCR.TSC traps Non-secure EL1 execution of SMC instructions to Hyp mode:

1 Any attempt to execute an SMC instruction at Non-secure EL1 is trapped to Hyp mode, regardless of the value of SCR.SCD.

0 This control has no effect on Non-secure EL1 execution of SMC instructions.

Table G1-49 shows how the exceptions are reported in HSR:

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instruction</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>SMC on page F5-2983</td>
<td>Trapped SMC instruction execution in AArch32 state, using EC value 0x13</td>
</tr>
</tbody>
</table>

The ARMv8-A architecture permits, but does not require, this trap to apply to conditional SMC instructions that fail their condition code check, in the same way as with traps on other conditional instructions.

**Note**

- This trap is implemented only if the implementation includes EL3.
- SMC instructions are always UNDEFINED at EL0.
- HCR.TSC traps execution of the SMC instruction. It is not a routing control for the SMC exception. Hyp Trap and SMC exceptions have different preferred return addresses.

For more information about SMC instructions, see SMC on page F5-2983.

Traps to Hyp mode of Non-secure EL0 and EL1 accesses to the ID registers

Other than the MIDR, MPIDR, and PMCR.N, the ID registers are divided into groups, with a trap control in the HCR for each group.

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Register group</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCR.TID0</td>
<td>ID group 0, Primary device identification registers on page G1-3902</td>
</tr>
<tr>
<td>HCR.TID1</td>
<td>ID group 1, Implementation identification registers on page G1-3903</td>
</tr>
<tr>
<td>HCR.TID2</td>
<td>ID group 2, Cache identification registers on page G1-3903</td>
</tr>
<tr>
<td>HCR.TID3</td>
<td>ID group 3, Detailed feature identification registers on page G1-3904</td>
</tr>
</tbody>
</table>

These controls trap register accesses from Non-secure EL0 or EL1 to Hyp mode, as follows:

**HCR.TID0**

0 This control has no effect on Non-secure EL1 reads of the ID group 0 registers.

1 Any attempt at Non-secure EL0 or EL1 to read any register in ID group 0 is trapped to Hyp mode.

**HCR.TID1**

0 This control has no effect on Non-secure EL1 reads of the ID group 1 registers.

1 Any attempt at Non-secure EL1 to read any register in ID group 1 is trapped to Hyp mode.

**HCR.TID2**

0 This control has no effect on Non-secure EL1 and EL0 accesses to the ID group 2 registers.
Any attempt at Non-secure EL0 or EL1 to read any register in ID group 2, and any attempt at Non-secure EL0 or EL1 to write to the CSSELR, is trapped to Hyp mode.

This control has no effect on Non-secure EL1 reads of the ID group 3 registers.

Any attempt at Non-secure EL1 to read any register in ID group 3 is trapped to Hyp mode.

For the MIDR and MPIDR, and for PMCR.N, the architecture provides read/write aliases. The original register becomes accessible only from Hyp mode and Secure state, and a Non-secure EL0 or EL1 read of the original register returns the value of the read/write alias. This substitution is invisible to the EL0 or EL1 software reading the register.

****Note****

- If the optional Performance Monitors Extension is not implemented, HDCR.HPMN is RES0 and PMCR is reserved.
- HDCR.HPMN also affects whether a Performance Monitors counter can be accessed from Non-secure EL1 or EL0. See the register description of HDCR for more information.
- PMCR contains other fields that identify the implementation. For more information about trapping accesses to the PMCR, see **Traps to Hyp mode of Non-secure EL0 and EL1 accesses to Performance Monitors registers** on page G1-3912.

A reset into AArch32 state sets VPIDR to the MIDR value, VMPIDR to the MPIDR value, and HDCR.HPMN to the PMCR.N value.

**ID group 0, Primary device identification registers**

These registers identify some top-level implementation choices.

**Table G1-52 ID group 0 registers**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 0 registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>FPSID</td>
<td>Trapped W#5 access, for ID group traps, using EC value 0x08</td>
</tr>
<tr>
<td>Non-secure EL0 and EL1</td>
<td>JIDR</td>
<td>Trapped MCR or MRC access (coproc==0b1110), using EC value 0x05</td>
</tr>
</tbody>
</table>

****Note****

The FPSID is not accessible at EL0.

If HCPTR.{TCP11, TCP10} traps accesses to SIMD and floating-point functionality, then for a read of FPSID, that trap has priority over this trap.
When the FPSID is accessible, a VMSR FPSID, \(<\text{Rt}\>\) instruction is permitted but is ignored. The execution of this VMSR instruction is not trapped by the ID group 0 trap.

**ID group 1, Implementation identification registers**

These registers often provide coarse-grained identification mechanisms for implementation-specific features.

Table G1-53 shows the registers that are in ID group 1 for traps to Hyp mode, and how the exceptions are reported in HSR.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 1 registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>TCMTR, TLBTR, REVIDR, AIDR</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**ID group 2, Cache identification registers**

These registers describe and control the cache implementation.

Table G1-54 shows the registers that are in ID group 2 for traps to Hyp mode, and how the exceptions are reported in HSR.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 2 registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL0 and EL1</td>
<td>CTR, CCSIDR, CLIDR, CSSELR</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>
**ID group 3, Detailed feature identification registers**

These registers provide detailed information about the features of the implementation.

---

**Note**

These registers are called the CPUID registers. There is no requirement for this trap to apply to those registers that the CPUID Identification Scheme defines as reserved. See [The CPUID identification scheme](#) on page G4-4195.

Table G1-55 shows the registers that are in ID group 3 for traps to Hyp mode, and how the exceptions are reported in HSR.

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Group 3 registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>MVFR0, MVFR1, MVFR2.</td>
<td>Trapped VMRS access for ID group traps, using EC value 0x08</td>
</tr>
<tr>
<td></td>
<td>ID_PFR0, ID_PFR1, ID_DFR0, ID_AFR0.</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
<tr>
<td></td>
<td>ID_MMFR0, ID_MMFR1, ID_MMFR2, ID_MMFR3, and ID_MMFR4, except that if ID_MMFR4 is implemented as RAZ/WI then it is IMPLEMENTATION DEFINED whether reads of the register are trapped.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, ID_ISAR5.</td>
<td></td>
</tr>
<tr>
<td>Any MRC access to any of the following encodings when coproc==0b1111:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• opc1 == 0, CRn == c0, CRm == {c3-c7}, opc2 == {0, 1}.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• opc1 == 0, CRn == c0, CRm == c3, opc2 == 2.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• opc1 == 0, CRn == c0, CRm == c5, opc2 == {4, 5}.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>It is IMPLEMENTATION DEFINED whether HCR.TID3 traps MRC accesses with coproc==0b1111 to encodings in the following range that are not already mentioned in this table:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• CRn == c0, opc1 == 0, CRm == {c2-c7}, opc2 == {0-7}.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If HCPTR traps accesses to SIMD and floating-point functionality, then for reads of MVFR0, MVFR1, and MVFR2, that trap has priority over this trap.

**Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions**

HCR.{TWE, TWI} trap Non-secure EL0 and EL1 execution of WFE and WFI instructions to Hyp mode:

**HCR.TWE:**

1. Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to Hyp mode, if the instruction would otherwise have caused the PE to enter a low-power state.
2. This control has no effect on Non-secure EL0 or EL1 execution of WFE instructions.

**HCR.TWI:**

1. Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to Hyp mode, if the instruction would otherwise have caused the PE to enter a low-power state.
2. This control has no effect on Non-secure EL0 or EL1 execution of WFI instructions.
Table G1-56 shows how the exceptions are reported in HSR.

**Table G1-56 Instructions trapped to Hyp mode when HCR.(TWE, TWI) are 1**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trapped instructions</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL0 and EL1</td>
<td>WFE</td>
<td>Trapped WFI or WFE instruction, using EC value 0x01</td>
</tr>
<tr>
<td></td>
<td>WFI</td>
<td></td>
</tr>
</tbody>
</table>

The attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check.

--- **Note** ---

Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE or WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

For more information about these instructions, and when they can cause the PE to enter a low-power state, see:

- *Wait For Event and Send Event* on page G1-3872.
- *Wait For Interrupt* on page G1-3875.

**General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers**

HCPTR.\{TCP11, TCP10\} trap Non-secure accesses to the SIMD and floating-point registers to Hyp mode:

0b11  All Non-secure accesses to the SIMD and floating-point registers are trapped to Hyp mode. Trapped instructions generate:

- Hyp Trap exceptions, if the exception is taken from Non-secure EL0 or EL1.
- Undefined Instruction exceptions taken to Hyp mode, if the exception is taken from EL2.

0b00  This control has no effect on Non-secure accesses to the SIMD and floating-point registers.

--- **Note** ---

Software must set HCPTR.TCP11 and HCPTR.TCP10 to the same value.

Table G1-57 shows the registers for which accesses are trapped, and how the exceptions are reported in HSR.

**Table G1-57 Register accesses trapped to Hyp mode when HCPTR.\{TCP11, TCP10\} are both 0b11**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure state</td>
<td>FPSID, MVFR0, MVFR1, MVFR2, FPCR, FPEXC, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers. See <em>Advanced SIMD and floating-point System registers</em> on page G1-3882.</td>
<td>Trapped access to SIMD and floating-point register, resulting from HCPTR, using EC value 0x07a</td>
</tr>
</tbody>
</table>

- VMSR accesses to the FPSID are ignored, but for the purposes of this trap the architecture defines a VMSR access to the FPSID from EL1 or higher as an access to a SIMD and floating-point register.

If EL3 is implemented and is using AArch32, and NSACR.\{cp11, cp10\} are both set to 0, then HCPTR.\{TCP11, TCP10\} behave as RAO/WI, regardless of their actual value.

For more information about SIMD and floating-point support, see *Advanced SIMD and floating-point support* on page G1-3880.
Enabling access to the SIMD and floating-point registers

FPEXC.EN is an instruction enable that enables access to the SIMD and floating-point registers from all Exception levels, but does not control the following:

- VMSR accesses to the FPEXC or FPSID.
- VMRS accesses from the FPEXC, FPSID, MVFR0, MVFR1, or MVFR2.

FPEXC.EN is a PL1 control that also applies at EL2. See Enabling access to the SIMD and floating-point registers on page G1-3891.

Traps to Hyp mode of Non-secure accesses to Advanced SIMD functionality

If implemented as an RW field, HCPTR.TASE can trap Non-secure execution of Advanced SIMD instructions to Hyp mode, as follows. This trap applies only when HCPTR.{TCP11, TCP10} are both 0:

1  Any attempt to execute an Advanced SIMD instruction in Non-secure state is trapped to Hyp mode. Trapped instructions generate:
   - Hyp Trap exceptions, if the exception is taken from Non-secure EL0 or EL1.
   - Undefined Instruction exceptions taken to Hyp mode, if the exception is taken from EL2.

0  This control has no effect on Non-secure execution of Advanced SIMD instructions.

When the control is not implemented, meaning the HCPTR.TASE field is RAZ/WI, the HCPTR does not provide a trap to Hyp mode of the Non-secure execution of Advanced SIMD instructions, other than the HCPTR.{TCP11, TCP10} trap that applies to Non-secure execution of both Advanced SIMD and floating-point instructions.

Table G1-32 on page G1-3890 shows the instructions that are trapped, and how the exceptions are reported in HSR.

### Table G1-58 Instructions trapped to Hyp mode when HCPTR.TASE is set to 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Instructions</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure state</td>
<td>All Advanced SIMD instructions that are not also floating-point instructions. For more information see Controls of Advanced SIMD operation that do not apply to floating-point operation on page E1-2306.</td>
<td>Trapped access to SIMD and floating-point register, resulting from HCPTR, using EC value 0x07</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch32, and NSACR.NSASEDIS is 1, then HCPTR.TASE behaves as RAO/WI, regardless of its actual value. This behavior also applies when the HCPTR.TASE control is not implemented.

Traps to Hyp mode of Non-secure EL1 accesses to the CPACR

HCPTR.TCPAC traps Non-secure EL1 accesses to the CPACR to Hyp mode:

1  Non-secure EL1 accesses to the CPACR are trapped to Hyp mode.

0  This control has no effect on Non-secure EL1 accesses to the CPACR.

Table G1-59 shows how the exceptions are reported in HSR:

### Table G1-59 Register accesses trapped to Hyp mode when HCPTR.TCPAC is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Register</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>CPACR</td>
<td>Trapped MCR or MRC access to System register with coproc==0b1111, using EC value 0x03</td>
</tr>
</tbody>
</table>
—— Note ———

- The CPACR is not accessible at EL0.

- In ARMv7 and earlier versions of the ARM architecture, one use of the CPACR is to identify what coprocessor, or conceptual coprocessor, functionality is implemented. Legacy software might use this identification mechanism. A hypervisor can use this trap to emulate this mechanism. See Background to the System register interface on page G1-3879 for more information about this functionality.

Traps to Hyp mode of Non-secure System register accesses to trace registers

If implemented, the HCPTR.TTA control traps System register accesses to the trace registers from Non-secure state to Hyp mode, as follows:

1

Non-secure System register accesses to the trace registers are trapped to Hyp mode. Trapped instructions generate:

- Hyp Trap exceptions, if the exception is taken from Non-secure EL0 or EL1.
- Undefined Instruction exceptions taken to Hyp mode, if the exception is taken from EL2.

0

This control has no effect on Non-secure System register accesses to the trace registers.

If the HCPTR.TTA control is not implemented, then HCPTR.TTA is RAO/WI. See the register description for more information.

—— Note ———

- System register accesses to the trace registers use the System register (coproc==0b1110) encoding space.

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED. A resulting Undefined Instruction exception is higher priority than an HCPTR.TTA Hyp Trap exception.

- EL2 does not provide traps on trace register accesses through the optional memory-mapped external debug interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see Register access instructions on page G1-3886.

Table G1-60 shows the registers for which accesses are trapped to Hyp mode when HCPTR.TTA is 1, and how the exceptions are reported in HSR.

Table G1-60 Register accesses trapped to Hyp mode when HCPTR.TTA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
</table>
| Non-secure state | System register accesses to all implemented trace registers | For accesses using:
  - MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1110), using EC value 0x05.
  - MCRR or MRRC instructions, trapped MCRR or MRRC access (coproc==0b1110), using EC value 0x0C. |

If EL3 is implemented and is using AArch32, and NSACR.NSTRCDIS is 1, then HCPTR.TTA behaves as RAO/WI, regardless of its actual value. This behavior applies, also, when the HCPTR.TTA control is not implemented.
General trapping to Hyp mode of Non-secure EL0 and EL1 accesses to System registers in the (coproc==0b1111) encoding space

HSTR. {T0-T3, T5-T13, T15} trap Non-secure EL0 and EL1 accesses, using MCR, MRC, MCRR, or MRRC instructions, to the System registers in the (coproc==0b1111) encoding space, by:

• The value of the CRn argument to the instruction, for MCR and MRC instructions.
• The value of the CRm argument to the instruction, for MCRR and MRRC instructions.

This applies for the set of CRn, or CRm, values {c0-c3, c5-c13, c15}.

When an HSTR. Tn trap control is:

1

Non-secure EL1 accesses to the corresponding System registers in the (coproc==0b1111) encoding space are trapped to Hyp mode.

EL0 accesses to the corresponding System registers are trapped to Hyp mode if they would not be UNDEFINED if the bit was zero.

0

This control has no effect on Non-secure EL0 or EL1 accesses to System registers.

Note

This means that a Hyp Trap exception taken from EL1 to EL2, generated because of a configuration setting in HSTR. Tn, is a higher priority exception than an Undefined Instruction exception generated because either the System register encoding is unallocated or because a register is never accessible at Non-secure EL1. As Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 shows, this is an exception to the general exception prioritization rules, that prioritize most Undefined Instruction exceptions taken to Undefined mode above traps to EL2. This prioritization includes any access from Non-secure EL1 to a register that is only accessible in Secure state. So, for example, an access to the SCR from Non-secure EL1:

— When the value of HSTR. T1 is 0, generates an Undefined Instruction exception.
— When the value of HSTR. T1 is 1, generates a Hyp Trap exception.

Table G1-61 shows the accesses that are trapped, and how the exceptions are reported in HSR.

<table>
<thead>
<tr>
<th>Traps from Non-secure EL0 and EL1&lt;sup&gt;a&lt;/sup&gt;</th>
<th>Trap control</th>
<th>Trapped accesses</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL0 and EL1&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Tn</td>
<td>MCR and MRC instructions, with coproc set to 0b1111 and CRn set to n</td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

MCRR and MRRC instructions, with coproc set to 0b1111 and CRm set to n | Trapped MCRR or MRRC access (coproc==0b1111), using EC value 0x04 |

Table G1-61 Accesses trapped to Hyp mode when an HSTR. Tn trap is enabled

Table G1-61 Accesses trapped to Hyp mode when an HSTR. Tn trap is enabled

---

For example, when HSTR. T7 is 1, considering only accesses from Non-secure EL1:

• Any 32-bit access from a Non-secure PL1 mode using an MRC or MCR instruction with coproc set to 0b1111 and CRn set to c7, is trapped to Hyp mode.

• Any 64-bit access from a Non-secure PL1 mode using an MRRC or MCRR instructions with coproc set to 0b1111 and CRm set to c7, is trapped to Hyp mode.
Note

- Bits[4,14] of the HSTR are reserved, RES0. Although the Generic Timer control registers are implemented in the coproc == 0b1111 encoding space with CRn == c14 for an MRC or MCR access, EL2 does not provide a trap on accesses to the Generic Timer System registers.

- An implementation might provide additional controls, in IMPLEMENTATION DEFINED registers, to provide finer-grained control of control of trapping of IMPLEMENTATION DEFINED features.

System registers in the (coproc == 0b1111) encoding space with IMPLEMENTATION DEFINED access permission from EL0

For a System register in the (coproc == 0b1111) encoding space, that is accessed using a CRn or CRm value that can be trapped by a HSTR.Tn control, if an access to the register from User mode is UNDEFINED when the value of the corresponding HSTR.Tn trap control is 0, then when that HSTR.Tn trap control is 1, it is IMPLEMENTATION DEFINED whether an access from Non-secure User mode generates:

- A Hyp Trap exception.
- An Undefined Instruction exception taken to Non-secure Undefined mode.

Note

ARM expects that trapping to Hyp mode of Non-secure User mode accesses to System register in the (coproc == 0b1111) encoding space will be unusual, and used only when the hypervisor must virtualize User mode operation. ARM recommends that, whenever possible, Non-secure User mode accesses to System register in the (coproc == 0b1111) encoding space behave as they would if the processor did not implement EL2, generating an Undefined Instruction exception taken to Non-secure Undefined mode if the architecture does not support the User mode access.

Traps to Hyp mode of Non-secure System register accesses to debug registers

HDCR. {TDRA, TDOSA, TDA} trap Non-secure System register accesses to debug registers to Hyp mode, as follows:

- HDCR. {TDRA, TDA} trap Non-secure EL0 and EL1 accesses.
- HDCR. TDOSA traps Non-secure EL1 accesses.

Note

EL2 does not provide traps of debug register accesses through the optional memory-mapped external debug interface.

System register accesses to the debug registers can have side-effects. When a System register access is trapped to Hyp mode, no side-effects occur before the exception is taken to Hyp mode. See Register access instructions on page G1-3886.

Table G1-62 shows the subsections that list the accesses trapped. The subsections describe how the traps are reported in HSR.

Table G1-62 Traps of Non-secure EL0 and EL1 accesses to debug registers

<table>
<thead>
<tr>
<th>Trap control</th>
<th>Subsection</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDCR.TDRA</td>
<td>Trapping Non-secure System register accesses to Debug ROM registers on page G1-3910</td>
</tr>
<tr>
<td>HDCR.TDOSA</td>
<td>Trapping Non-secure System register accesses to powerdown debug registers on page G1-3910</td>
</tr>
<tr>
<td>HDCR.TDA</td>
<td>Trapping general Non-secure System register accesses to debug registers on page G1-3911</td>
</tr>
</tbody>
</table>
Note
System register accesses to debug registers use the \( \text{coproc} = 0b1110 \) encoding space.

Trapping Non-secure System register accesses to Debug ROM registers

HDCR.TDRA traps Non-secure EL0 and EL1 System register accesses to the Debug ROM registers to Hyp mode:

1 Non-secure EL0 or EL1 System register accesses to the Debug ROM registers are trapped to Hyp mode.

0 This control has no effect on Non-secure EL0 and EL1 System register accesses to the Debug ROM registers.

Table G1-63 shows the register accesses that are trapped, and how the exceptions are reported in HSR:

Table G1-63 Register accesses trapped to Hyp mode when HDCR.TDRA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
</table>
| Non-secure EL0 and EL1 | DBGDRAR, DBGDSAR | For accesses using:  
• MCR or MRC instructions, trapped MCR or MRC access \( \text{coproc} = 0b1110 \), using EC value 0x05.  
• MRRC instructions, trapped MRRC access \( \text{coproc} = 0b1110 \), using EC value 0x0C. |

Table G1-64 Register accesses trapped to Hyp mode when HDCR.TDOSA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>DBGOSLSR,DBGOSLAR,DBGOSDLR,DBGPRCR</td>
<td>Trapped MCR or MRC access ( \text{coproc} = 0b1110 ), using EC value 0x05</td>
</tr>
</tbody>
</table>

Note
These registers are not accessible at EL0.

Table G1-63 shows the register accesses that are trapped, and how the exceptions are reported in HSR.

Trapping Non-secure System register accesses to powerdown debug registers

HDCR.TDOSA traps Non-secure EL1 System register accesses to the powerdown debug registers to Hyp mode:

1 Non-secure EL1 System register accesses to the powerdown debug registers are trapped to Hyp mode.

0 This control has no effect on Non-secure EL1 System register accesses to the powerdown debug registers.

Table G1-64 shows the register accesses that are trapped, and how the exceptions are reported in HSR.

Table G1-64 Register accesses trapped to Hyp mode when HDCR.TDOSA is 1

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL1</td>
<td>DBGOSLSR,DBGOSLAR,DBGOSDLR,DBGPRCR</td>
<td>Trapped MCR or MRC access ( \text{coproc} = 0b1110 ), using EC value 0x05</td>
</tr>
</tbody>
</table>

Note
These registers are not accessible at EL0.

If HDCR.TDE or HCR.TGE is 1, behavior is as if HDCR.TDRA is 1 other than for the purpose of a direct read.


**Trapping general Non-secure System register accesses to debug registers**

HDCR.TDA traps Non-secure EL0 and EL1 System register accesses to the debug registers that are not mentioned in either of the following:

• **Traps to Hyp mode of Non-secure System register accesses to debug registers on page G1-3909.**

• **Trapping Non-secure System register accesses to powertown debug registers on page G1-3910.**

This means that HDCR.TDA traps to Hyp mode Non-secure EL0 and EL1 System register accesses to all debug registers except the following:

• Non-secure System register accesses to DBGDRAR or DBGDSAR. The HDCR.TDRA trap traps these accesses.

• Non-secure System register access to DBGOSLSR, DBGOSLAR, DBGOSDLP, or DBGPRCR. The HDCR.TDOSA trap traps these accesses.

HDCR.TDA does not trap accesses to DBGDTRXint or DBGDTRRXint when the PE is in Debug state.

When HDCR.TDA is:

1  Non-secure EL0 or EL1 System register accesses to any of the registers shown in Table G1-65 are trapped to Hyp mode.

0  This control has no effect on Non-secure EL0 or EL1 System register accesses.

Table G1-65 shows how the exceptions are reported in HSR.

<table>
<thead>
<tr>
<th>Traps from Non-secure EL0 and EL1</th>
<th>Trapped accesses</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accesses to the DBGIDR, DBGDSCR, DBGDCCINT, DBGDTRXint, DBGDTRXint, DBGWAFR, DBGVCR, DBGDSCRXext, DBGDTRRXext, DBGVBR&lt;n&gt;, DBGVCR&lt;n&gt;, DBGVWR&lt;n&gt;, DBGCLAIMSET, DBGCLAIMCLR, DBGAUTHSTATUS, DBGDEV1, DBGDEV2, and DBGSECCR</td>
<td>For accesses using MCR or MRC instructions, trapped MCR or MRC access (coproc==0b11110), using EC value 0x05</td>
<td></td>
</tr>
</tbody>
</table>

If HDCR.TDE or HCR.TGE is 1, behavior is as if HDCR.TDA is 1 other than for the purpose of a direct read.

**Traps to Hyp mode of Non-secure EL0 and EL1 accesses to the Generic Timer registers**

CNTHCTL.{PL1PCEN, PL1PCTEN} trap Non-secure EL0 and EL1 accesses to the Generic Timer registers to Hyp mode, as follows:

• **CNTHCTL PL1PCEN** traps Non-secure EL0 and EL1 accesses to the physical timer registers.

• **CNTHCTL PL1PCTEN** traps Non-secure EL0 and EL1 accesses to the physical counter register.

For each of these controls:

1  This control has no effect on Non-secure EL0 and EL1 accesses to the registers shown in Table G1-66 on page G1-3912.

0  Non-secure EL0 and EL1 accesses are trapped to Hyp mode.
Table G1-66 shows the registers for which accesses are trapped, and how the exceptions are reported in HSR.

Table G1-66 Register accesses trapped to Hyp mode by CNTHCTL trap controls

<table>
<thead>
<tr>
<th>Traps from Non-secure EL0 and EL1</th>
<th>Trap control PL1PCEN</th>
<th>Registers CNTP_CTL, CNTP_CVAL, CNTP_TVVAL</th>
<th>Syndrome reporting in HSR For accesses using:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>• MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC access (coproc==0b1111), using EC value 0x04</td>
</tr>
</tbody>
</table>

PL1PCTEN CNTPCT Trapped MCRR or MRRC access (coproc==0b1110), using EC value 0x04

Traps to Hyp mode of Non-secure EL0 and EL1 accesses to Performance Monitors registers

If the Performance Monitors Extension is implemented, HDCR.{TPM, TPMCR} trap Non-secure EL0 and EL1 accesses to the Performance Monitors registers to Hyp mode:

**HDCR.TPM**:
- 1 Non-secure EL0 and EL1 accesses to all Performance Monitors registers are trapped to Hyp mode.
- 0 This control has no effect on Non-secure EL0 and EL1 accesses to the Performance Monitors registers.

**HDCR.TPMCR**:
- 1 Non-secure EL0 and EL1 accesses to the Performance Monitors Control Register are trapped to Hyp mode.

--- Note ---
The conditions for this trap are identical to those for the trap controlled by HDCR.TPM

- 0 This control has no effect on Non-secure EL0 and EL1 accesses to the Performance Monitors Control Registers.

--- Note ---
- EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.
- If the Performance Monitors Extension is not implemented, HDCR.{TPM, TPMCR} are RES0.
Table G1-67 shows the registers for which accesses are trapped, and how the exceptions are reported in HSR.

**Table G1-67 Register accesses trapped to Hyp mode when HDCR.(TPM, TPMCR) are 1**

<table>
<thead>
<tr>
<th>Traps from</th>
<th>Trap control</th>
<th>Registers</th>
<th>Syndrome reporting in HSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure EL0 and EL1</td>
<td>TPM</td>
<td>PMCR, PMCNTENSET, PMCNTENCLR, PMOVSR, PMSWINC, PMSELR, PMCEID0, PMCEID1, PMCCNTR, PMXEVTYPE, PMXEVNTNCR, PMUSERENR, PMINTENSET, PMINTENCLR, PMOVSSET, PMEVCNTR&lt;n&gt;, PMEVTYPER&lt;n&gt;, PMUERENR, PMINTENSET, PMINTENCLR, PMCCFILTR</td>
<td>For accesses using:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• MCR or MRC instructions, trapped MCR or MRC access (coproc==0b1111), using EC value 0x03.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• MCRR or MRRC instructions, trapped MCRR or MRRC access (coproc==0b1111), using EC value 0x04.</td>
</tr>
<tr>
<td>TPMCR</td>
<td>PMCR</td>
<td></td>
<td>Trapped MCR or MRC access (coproc==0b1111), using EC value 0x03</td>
</tr>
</tbody>
</table>

**Note**

HDCR.HPMN affects whether a counter can be accessed from Non-secure EL1 or EL0. See the register description of HDCR for more information.
G1.20.4 EL3 configurable controls

Table G1-68 shows the System registers that contain these controls.

Table G1-68 System registers that contain instruction enables and disables, and trap controls

<table>
<thead>
<tr>
<th>Register name</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCR</td>
<td>Secure Configuration Register</td>
</tr>
<tr>
<td>NSACR</td>
<td>Non-secure Access Control Register</td>
</tr>
</tbody>
</table>

Table G1-69 summarizes the controls.

Table G1-69 EL3 Instruction enables and disables, and trap controls

<table>
<thead>
<tr>
<th>Control</th>
<th>Type of control</th>
<th>Trap</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCR.{TWE, TWI}</td>
<td>T</td>
<td>Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode on page G1-3915</td>
</tr>
<tr>
<td>SCR.HCE</td>
<td>E</td>
<td>Enabling EL2 and Non-secure EL1 execution of HVC instructions on page G1-3916</td>
</tr>
<tr>
<td>SCR.SCD</td>
<td>D</td>
<td>Disabling SMC instructions on page G1-3916</td>
</tr>
<tr>
<td>NSACR.NSTRCDIS</td>
<td>D</td>
<td>Disabling Non-secure System register access to the trace registers on page G1-3917</td>
</tr>
<tr>
<td>NSACR.{cp11, cp10}</td>
<td>E</td>
<td>Enabling Non-secure access to SIMD and floating-point functionality on page G1-3917</td>
</tr>
<tr>
<td>NSACR.NSASEDIS</td>
<td>D</td>
<td>Disabling Non-secure access to Advanced SIMD functionality on page G1-3918</td>
</tr>
</tbody>
</table>

a. See Table G1-70.

Table G1-70 Control types, for AArch32 EL3 controls

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Type</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Disable</td>
<td>Instruction enables and instruction disables on page G1-3885</td>
</tr>
<tr>
<td>E</td>
<td>Enable</td>
<td>Instruction enables and instruction disables on page G1-3885</td>
</tr>
<tr>
<td>T</td>
<td>Trap</td>
<td>Trap controls on page G1-3885</td>
</tr>
</tbody>
</table>

Also see the following:

- Register access instructions on page G1-3886.
- Instructions that fail their condition code check.
- Trapping to EL3 of instructions that are UNPREDICTABLE on page G1-3915.

Instructions that fail their condition code check

For UNDEFINED instructions that fail their condition code check, see Conditional execution of undefined instructions on page G1-3851.

For an instruction that has a Monitor trap set, that fails its condition code check:

- Unless the trap description states otherwise, it is IMPLEMENTATION DEFINED whether the instruction:
  - Generates a Monitor Trap exception.
  - Executes as a NOP.
Any implementation must be consistent in its handling of instructions that fail their condition code check. This means that:

- Whenever a Monitor trap is set on such an instruction it must either:
  - Always generate a Monitor trap exception.
  - Always treat the instruction as a NOP.

- The IMPLEMENTATION DEFINED part of the requirements of Conditional execution of undefined instructions on page G1-3851 must be consistent with the handling of Monitor traps on instructions that fail their condition code check. Table G1-71 shows this:

### Table G1-71 Consistent handling of instructions that fail their condition code check

<table>
<thead>
<tr>
<th>Behavior of conditional UNDEFINED instruction</th>
<th>Monitor trap on instruction that fails its condition code check</th>
</tr>
</thead>
<tbody>
<tr>
<td>Executes as a NOP</td>
<td>Executes as a NOP</td>
</tr>
<tr>
<td>Generates an Undefined Instruction exception</td>
<td>Generates a Monitor trap exception</td>
</tr>
</tbody>
</table>

a. As defined in Conditional execution of undefined instructions on page G1-3851. In Non-secure EL0 and EL1 modes, this applies only if no Monitor trap is set for the instruction, otherwise see the behavior in the other column of the table.

b. For a trapped instruction executed in a Non-secure EL1 or EL0 mode.

---

**Note**

When SCR{TWE, TWI} is set so that conditional WFE and WFI instructions are trapped to Monitor mode, the attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check. See Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode.

---

**Trapping to EL3 of instructions that are UNPREDICTABLE**

For an instruction that is UNPREDICTABLE, when the instruction is disabled or trapped then it is CONSTRAINED UNPREDICTABLE whether execution of the instruction generates a Monitor Trap exception.

---

**Note**

UNPREDICTABLE and CONSTRAINED UNPREDICTABLE behavior must not perform any function that cannot be performed at the current or lower Exception level using instructions that are not UNPREDICTABLE and are not CONSTRAINED UNPREDICTABLE. This means that disabling or trapping an instruction changes the set of instructions that might be executed in modes other than Monitor mode. This affects, indirectly, the permitted behavior of UNPREDICTABLE and CONSTRAINED UNPREDICTABLE instructions.

---

If no instructions are trapped, the attempted execution of an UNPREDICTABLE instruction in a mode other than Monitor mode must not generate a Monitor Trap exception.

---

**Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode**

SCR{TWE, TWI} trap WFE and WFI instructions to Monitor mode:

**SCR.TWE**

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Any attempt to execute a WFE instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state.</td>
</tr>
<tr>
<td>0</td>
<td>This control has no effect on the execution of WFE instructions.</td>
</tr>
</tbody>
</table>
SCR.TWI 1 Any attempt to execute a WFI instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state.
0 This control has no effect on the execution of WFI instructions.

For PL0 and PL1, these traps apply to WFE and WFI instruction execution in both Security states.

The attempted execution of a conditional WFE or WFI instruction is only trapped if the instruction passes its condition code check.

Note
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

For more information about these instructions, and when they can cause the PE to enter a low-power state, see:
• Wait For Event and Send Event on page G1-3872.
• Wait For Interrupt on page G1-3875.

Enabling EL2 and Non-secure EL1 execution of HVC instructions
SCR.HCE enables EL2 and Non-secure EL1 execution of HVC instructions:
1 HVC instruction execution is enabled at EL2 and Non-secure EL1.
0 HVC instructions are:
• UNDEFINED at Non-secure EL1. The Undefined Instruction exception is taken to Undefined mode.
• CONSTRAINED UNPREDICTABLE at EL2. The behavior must be one of the following:
  — The instruction is UNDEFINED.
  — The instruction executes as a NOP.

Note
• If EL2 is not implemented, SCR.HCE is RES0 and HVC is UNDEFINED.
• HVC instructions are always UNDEFINED at EL0 and in Secure state.

Disabling SMC instructions
SCR.SCD disables SMC instructions:
1 In Non-secure state
SMC instructions are UNDEFINED. The Undefined Instruction exception is taken from the current Exception level to the current Exception level.
In Secure state
Behavior is one of the following:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
0 SMC instructions are enabled.

Note
• SMC instructions are always UNDEFINED at EL0.
Disabling Non-secure System register access to the trace registers

NSACR.NSTRCDIS disables Non-secure System register accesses to the trace registers, from all Privilege levels:

1

Non-secure state accesses are disabled. Secure state accesses are enabled. If the PE is in Non-secure state:

- CPACR.TRCDIS behaves as RAO/WI, regardless of its actual value. See Traps to Undefined mode of PL0 and PL1 System register accesses to trace registers on page G1-3889.
  This behavior applies even if the CPACR.TRCDIS control is not implemented. See the referenced section for more information.
- HCPTR.TTA behaves as RAO/WI, regardless of its actual value. See Traps to Hyp mode of Non-secure System register accesses to trace registers on page G1-3907.

0

There is no effect on accesses to CPACR.TRCDIS and HCPTR.TTA.

Note

- System register accesses to the trace registers use the \( \text{coproc} = \text{0b1111} \) encoding space.
- NSACR.NSTRCDIS might be implemented as RAZ/WI. See the NSACR register description for more information.
- The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED.
- EL3 does not provide Non-secure access controls on trace register accesses through the optional memory-mapped external debug interface.

Enabling Non-secure access to SIMD and floating-point functionality

NSACR.{cp11, cp10} enable Non-secure access to the SIMD and floating-point registers, from all Privilege levels:

0b11

All accesses, from both Security states, are enabled.

0b00

Non-secure state accesses are disabled. Secure state accesses are enabled. If the PE is in Non-secure state:

- CPACR.{cp11, cp10} behave as RAZ/WI. See Enabling PL0 and PL1 accesses to the SIMD and floating-point registers on page G1-3890.
- HCPTR.{TCP11, TCP10} behave as RAO/WI. See General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers on page G1-3905.

Note

Software must set NSACR.cp11 and NSACR.cp10 to the same value.

For more information about SIMD and floating-point support, see Advanced SIMD and floating-point support on page G1-3880.
Disabling Non-secure access to Advanced SIMD functionality

NSACR.NSASEDIS disables Non-secure accesses to the Advanced SIMD functionality, from all Privilege levels:

1  Non-secure state accesses are disabled. Secure accesses are enabled. If the PE is in Non-secure state:
   • CPACR.ASEDIS behaves as RAO/WI. See Disabling PL0 and PL1 execution of Advanced SIMD instructions on page G1-3891.
   • HCPTTR.TASE behaves as RAO/WI. See Traps to Hyp mode of Non-secure accesses to Advanced SIMD functionality on page G1-3906.

These behaviors apply even if one or both of the CPACR.ASEDIS and HCPTTR.TASE controls is not implemented. See the referenced sections for more information.

0  There is no effect on CPACR.ASEDIS and HCPTTR.TASE.
**G1.20.5 Pseudocode description of configurable instruction enables, disables, and traps**

The pseudocode function `AArch32.CheckITEnabled()` checks whether the T32 IT instruction is enabled.

The pseudocode function `AArch32.CheckSETENDEnabled()` checks whether the SETEND instruction is disabled.

The pseudocode function for `AArch32.CheckForSMCTrap()` checks for traps on an SMC instruction.

The `AArch32.CheckForWFxTrap()` pseudocode function checks for traps on WFE and WFI instructions:

**Pseudocode description of enabling SIMD and floating-point functionality**

The `AArch32.CheckAdvSIMDOrFPEnabled()` and `AArch32.CheckFPAdvSIMDTrap()` pseudocode functions take appropriate action if an SIMD or floating-point instruction is used when the SIMD and floating-point functionality is not enabled or is trapped.

The `CheckAdvSIMDOrVFPEnabled()`, `CheckAdvSIMDEnabled()`, and `CheckVFPEnabled()` wrapper functions support the `AArch32.CheckAdvSIMDOrFPEnabled()` and `AArch32.CheckFPAdvSIMDTrap()` functions.

The `AArch32.CheckAdvSIMDOrFPEnabled()`, `AArch32.CheckFPAdvSIMDTrap()`, `CheckAdvSIMDOrVFPEnabled()`, `CheckAdvSIMDEnabled()`, and `CheckVFPEnabled()` functions are described in Chapter J1 *ARMv8 Pseudocode*. 
G1 The AArch32 System Level Programmers' Model
G1.20 Configurable instruction enables and disables, and trap controls
Chapter G2
AArch32 Self-hosted Debug

When the PE is using self-hosted debug, it generates debug exceptions. This chapter describes the AArch32 self-hosted debug exception model. It is organized as follows:

Introductory information
- About self-hosted debug on page G2-3922.
- The debug exception enable controls on page G2-3926.

The debug Exception model
- Routing debug exceptions on page G2-3927.
- Enabling debug exceptions from the current Privilege level and Security state on page G2-3929.
- The effect of powerdown on debug exceptions on page G2-3931.
- Summary of permitted routing and enabling of debug exceptions on page G2-3932.
- Pseudocode description of debug exceptions on page G2-3934.

The debug exceptions
- Breakpoint Instruction exceptions on page G2-3935.
- Breakpoint exceptions on page G2-3938.
- Watchpoint exceptions on page G2-3961.
- Vector Catch exceptions on page G2-3975.

Synchronization requirements
The behavior of self-hosted debug after changes to System registers, or after changes to the authentication interface, but before a Context synchronization event guarantees the effects of the changes:
- Synchronization and debug exceptions on page G2-3983.
G2.1 About self-hosted debug

Self-hosted debug supports debugging through the generation and handling of *debug exceptions*, that are taken using the exception model described in:

- Chapter D1 *The AArch64 System Level Programmers’ Model*, if the exception is taken to AArch64 state.
- Chapter G1 *The AArch32 System Level Programmers’ Model*, if the exception is taken to AArch32 state.

This section introduces some terms used in describing self-hosted debug, and then introduces the debug exceptions. See:
- *Definition of a debugger in the context of self-hosted debug*.
- *Context ID and Process ID*.

G2.1.1 Definition of a debugger in the context of self-hosted debug

Within this chapter, *debugger* means that part of an operating system, or higher level of system software, that handles debug exceptions and programs the debug System registers. An operating system with rich application environments might provide debug services that support a debugger user interface executing at EL0. From the architectural perspective, the debug services are the debugger.

G2.1.2 Context ID and Process ID

In AArch32 state, the CONTEXTIDR identifies the current *Context ID*, that is used by:

- The debug logic, for breakpoint and watchpoint matching.
- Implemented trace logic, to identify the current process.

When using the Long-descriptor translation table format, the CONTEXTIDR has a single field, PROCID, that is defined as the *Process Identifier* (Process ID). Therefore, in AArch64 state, the Context ID and Process ID are identical when using this translation table format.

When using the Short-descriptor translation table format:

- CONTEXTIDR[31:0] defines the Context ID, that is used for breakpoint and watchpoint matching.
- CONTEXTIDR[31:8] defines the Process ID.
- CONTEXTIDR[7:0] define the ASID. See *Global and process-specific translation table entries* on page G4-4089. This means that, when using the Short-descriptor translation table format, the ASID is always bits[7:0] of the Context ID.

G2.1.3 About debug exceptions

Debug exceptions occur during normal program flow if a debugger has programmed the PE to generate them. For example, a software developer might use a debugger contained in an operating system to debug an application. To do this, the debugger might enable one or more debug exceptions. The debug exceptions that can be generated in an AArch32 stage 1 translation regime are:

- *Breakpoint Instruction exceptions* on page G2-3923.
- *Breakpoint exceptions* on page G2-3923, generated by hardware breakpoints.
- *Watchpoint exceptions* on page G2-3924, generated by hardware watchpoints.
- *Vector Catch exceptions* on page G2-3924.

**Note**

In addition, *Software Step exceptions* can be generated in stage 1 of an AArch32 translation regime. However, these are always taken to AArch64 state. *Software Step exceptions* on page D2-1628 describes this.

The PE can only generate a particular debug exception when both:

1. Debug exceptions are enabled from the current Exception level and Security state.
See *Enabling debug exceptions from the current Privilege level and Security state* on page G2-3929.

Breakpoint Instruction exceptions are always enabled from the current Exception level and Security state.

2. A debugger has enabled that particular debug exception.

   All of the debug exceptions except for Breakpoint Instruction exceptions have an enable control contained in the DBGDSCRext. See *The debug exception enable controls* on page G2-3926.

   _Note_

   If halting is allowed and EDSCR.HDE is 1, hardware breakpoints and watchpoints cause entry to Debug state instead of causing debug exceptions. In Debug state, the PE is halted.

   For the definition of halting is allowed, see *Halting allowed and halting prohibited* on page H2-4845.

   When a debug exception is taken to an Exception level that is using AArch32:

   • If the debug exception is a Watchpoint exception, it is taken as a Data Abort exception.
   • Otherwise, it is taken as a Prefetch Abort exception.

   The following list summarizes each of the debug exceptions:

**Breakpoint Instruction exceptions**

*Breakpoint instructions* generate these. Breakpoint instructions are instructions that software developers can use to cause exceptions at particular points in the program flow.

The breakpoint instruction in the A32 and T32 instruction sets is `BKPT #immediate`. Whenever one of these is committed for execution, the PE takes a Breakpoint Instruction exception.

**PE behavior**

Breakpoint Instruction exceptions cannot be masked. The PE takes Breakpoint Instruction exceptions regardless of both of the following:

• The current Privilege level and AArch32 mode.
• The current Security state.

For more information, see *Breakpoint Instruction exceptions* on page G2-3935.

**Breakpoint exceptions**

The ARMv8-A architecture provides 2-16 hardware breakpoints. These can be programmed to generate Breakpoint exceptions based on particular instruction addresses, or based on particular PE contexts, or both.

For example, a software developer might program a hardware breakpoint to generate a Breakpoint exception whenever the instruction with address 0x1000 is committed for execution.

The ARMv8-A architecture supports the following types of hardware breakpoint for use in stage 1 of an AArch32 translation regime:

• Address:
  — Address Match.
  — Address Mismatch.

  Comparisons are made with the virtual address of each instruction in the program flow.

• Context:
  — Context ID Match. Matches with the Context ID value held in the CONTEXTIDR.
  — VMID Match. Matches with the VMID value held in the VTTBR.
  — Context ID and VMID Match. Matches with both the Context ID and the VMID value.

An Address breakpoint can link to a Context breakpoint, so that the Address breakpoint only generates a Breakpoint exception if the PE is in a particular context when the address match or mismatch occurs.
A breakpoint generates a Breakpoint exception whenever an instruction that causes a match is committed for execution.

**PE behavior**

If halting is allowed and EDSCR.HDE is 1, hardware breakpoints cause entry to Debug state. That is, they halt the PE. See Chapter H2 Debug State.

Otherwise:

- If debug exceptions are enabled, hardware breakpoints cause Breakpoint exceptions.
- If debug exceptions are disabled, hardware breakpoints are ignored.

For more information, see *Breakpoint exceptions* on page G2-3938.

**Watchpoint exceptions**

The ARMv8-A architecture provides 2-16 hardware watchpoints. These can be programmed to generate Watchpoint exceptions based on accesses to particular data addresses, or based on accesses to any address in a data address range.

For example, a software developer might program a hardware watchpoint to generate a Watchpoint exception on an access to any address in the data address range 0x1000 - 0x101F.

A hardware watchpoint can link to a hardware breakpoint if the hardware breakpoint is a Linked Context type. In this case, the watchpoint only generates a Watchpoint exception if the PE is in a particular context when the data address match occurs.

The smallest data address size that a watchpoint can be programmed to match on is a byte. A single watchpoint can be programmed to match on one or more bytes.

A watchpoint generates a Watchpoint exception whenever an instruction that initiates an access that causes a match is committed for execution.

**PE behavior**

If halting is allowed and EDSCR.HDE is 1, hardware watchpoints cause entry to Debug state. That is, they halt the PE. See Chapter H2 Debug State.

Otherwise:

- If debug exceptions are enabled, hardware watchpoints cause Watchpoint exceptions.
- If debug exceptions are disabled, hardware watchpoints are ignored.

For more information, see *Watchpoint exceptions* on page G2-3961.

**Vector Catch exceptions**

These are used to trap exceptions. The ARMv8-A architecture provides two forms of vector catch, address-matching and exception-trapping. Only one form can be implemented.

Whichever form is implemented, a debugger must enable Vector Catch exceptions for one or more exception vectors by programming the DBGVCR. Generation of Vector Catch exceptions is then as follows:

- For the address-matching form, a Vector Catch exception is generated whenever the virtual address of an instruction matches a vector that Vector Catch exceptions are enabled for.
- For the Exception-trapping form, a Vector Catch exception is generated as part of exception entry for exception types that correspond to vectors that Vector Catch exceptions are enabled for.

**PE behavior**

If debug exceptions are:

- Enabled, Vector Catch exceptions can be generated.
- Disabled, vector catch is ignored.

For more information, see *Vector Catch exceptions* on page G2-3975.

Table G2-1 on page G2-3925 summarizes PE behavior and shows the location of the pseudocode for each of the debug exceptions.
Table G2-1 PE behavior and pseudocode for each of the debug exceptions

<table>
<thead>
<tr>
<th>Debug exception</th>
<th>PE behavior if debug exceptions are:</th>
<th>Pseudocode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Enabled</td>
<td>Disabled</td>
</tr>
<tr>
<td>Breakpoint Instruction</td>
<td>Takes Prefetch Abort exception</td>
<td>Takes Prefetch Abort exception</td>
</tr>
<tr>
<td>exception</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Breakpoint exception</td>
<td>Takes Prefetch Abort exception</td>
<td>Ignored</td>
</tr>
<tr>
<td>Watchpoint exception</td>
<td>Takes Data Abort exception</td>
<td>Ignored</td>
</tr>
<tr>
<td>Vector Catch exception</td>
<td>Takes Prefetch Abort exception</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a. If halting is allowed and EDSCR.HDE is 1, hardware breakpoints and watchpoints cause the PE to enter Debug state instead of causing debug exceptions. See Chapter H2 Debug State.
G2.2 The debug exception enable controls

The enable controls for each debug exception are as follows:

**Breakpoint Instruction exceptions**

None. Breakpoint Instruction exceptions are always enabled.

**Breakpoint exceptions**

DBGDSCRext.MDBGen, plus an enable control for each breakpoint, DBGBCR<n>.E.

**Watchpoint exceptions**

DBGDSCRext.MDBGen, plus an enable control for each watchpoint, DBGWCR<n>.E.

**Vector Catch exceptions**

DBGDSCRext.MDBGen.

In addition, for all debug exceptions other than Breakpoint Instruction exceptions, software must configure the controls that enable debug exceptions from the current Exception level and Security state. See *Enabling debug exceptions from the current Privilege level and Security state* on page G2-3929.

The PE cannot take a debug exception if debug exceptions are disabled from either the current Exception level or the current Security state.

Breakpoint Instruction exceptions are always enabled from the current Exception level and Security state.
G2.3 Routing debug exceptions

Debug exceptions are usually routed to Abort mode. However, if EL2 is implemented, the following applies:

- Breakpoint Instruction exceptions taken from Hyp mode are routed to Hyp mode.
  All other debug exceptions are disabled from Hyp mode.

- The routing of debug exceptions taken from Non-secure PL1 and PL0 depends on HDCR.TDE:
  1 Debug exceptions taken from Non-secure PL1 and PL0 are routed to Hyp mode.
  0 Debug exceptions taken from Non-secure PL1 and PL0 are routed to Abort mode.

___ Note ___
If HCR.TGE is 1, HDCR.TDE is treated as being 1 except for the purpose of a direct read of HDCR.

Table G2-2 shows this.

Table G2-2 The effect of the TGE and TDE control bits on debug exception routing

<table>
<thead>
<tr>
<th>HCR.TGE</th>
<th>HDCR.TDE</th>
<th>Debug exceptions taken from Non-secure PL1 and PL0 are taken to:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Non-secure Abort mode</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Hyp mode</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>Hyp mode</td>
</tr>
</tbody>
</table>

___ Note ___
If EL2 is not implemented, the PE behaves as if both HCR.TGE and HDCR.TDE are 0.

The following tables show the routing of debug exceptions:

Table G2-3 Routing when both EL3 and EL2 are implemented

<table>
<thead>
<tr>
<th>HDCR.TDE</th>
<th>Target AArch32 mode when executing in:</th>
<th>Secure state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Non-secure:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PL0</td>
<td>PL1</td>
</tr>
<tr>
<td>0</td>
<td>Non-secure Abort mode</td>
<td>Non-secure Abort mode</td>
</tr>
<tr>
<td>1</td>
<td>Hyp mode</td>
<td>Hyp mode</td>
</tr>
</tbody>
</table>

a. If HCR.TGE is 1, this bit is treated as being 1 other than for a direct read of HDCR.

b. Only applies to Breakpoint Instruction exceptions. All other debug exceptions are disabled.

Table G2-4 Routing when EL3 is implemented and EL2 is not implemented

<table>
<thead>
<tr>
<th>Target AArch32 mode when executing in:</th>
<th>Secure state</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure state</td>
<td>Secure state</td>
</tr>
<tr>
<td>Non-secure Abort mode</td>
<td>Secure Abort mode</td>
</tr>
</tbody>
</table>
## Pseudocode description of routing debug exceptions

DebugTarget() returns the current debug target Exception level. DebugTargetFrom() returns the debug target Exception level for the specified Security state.

### Table G2-5 Routing when EL3 is not implemented and EL2 is implemented

<table>
<thead>
<tr>
<th>HDCR.TDE&lt;sup&gt;a&lt;/sup&gt;</th>
<th>Target AArch32 mode when executing in Non-secure:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PL0</td>
</tr>
<tr>
<td>0</td>
<td>Non-secure Abort mode</td>
</tr>
<tr>
<td>1</td>
<td>Hyp mode</td>
</tr>
</tbody>
</table>

- <sup>a</sup> If HCR.TGE is 1, this bit is treated as being 1 other than for a direct read of HDCR.
- <sup>b</sup> Only applies to Breakpoint Instruction exceptions. All other debug exceptions are disabled.
G2.4 Enabling debug exceptions from the current Privilege level and Security state

A debug exception can only be taken if all of the following are true:

- The OS lock is unlocked.
- `DoubleLockStatus()` == FALSE.
- The debug exception is enabled from the current Privilege level.
- The debug exception is enabled from the current Security state.

Table G2-6 shows when debug exceptions are enabled from the current Privilege level.

<table>
<thead>
<tr>
<th>Current Privilege level</th>
<th>Breakpoint Instruction exceptions</th>
<th>All other debug exceptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL2</td>
<td>Enabled</td>
<td>Disabled</td>
</tr>
<tr>
<td>PL1</td>
<td>Enabled</td>
<td>Enabled</td>
</tr>
<tr>
<td>PL0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table G2-7 shows when debug exceptions are enabled from the current Security state.

<table>
<thead>
<tr>
<th>Current Security state</th>
<th>Breakpoint Instruction exceptions</th>
<th>All other debug exceptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure</td>
<td>Enabled</td>
<td>Enabled from PL1 and PL0 only.</td>
</tr>
<tr>
<td>Secure</td>
<td>Enabled</td>
<td>Depends on SDCR.SPD and SDER.SUIDEN. See Disabling debug exceptions from Secure state.</td>
</tr>
</tbody>
</table>

G2.4.1 Disabling debug exceptions from Secure state

If EL3 is implemented, software executing at EL3 can enable or disable all debug exceptions taken from Secure PL1 other than Breakpoint Instruction exceptions, by using one of:

- The Secure Privileged Debug field, SDCR.SPD, if EL3 is using AArch32.
- The AArch32 Secure Privileged Debug field, MDCR_EL3.SPD32, if EL3 is using AArch64.

If debug exceptions are disabled from Secure PL1, software executing at Secure PL1 can set the Secure User Invasive Debug Enable bit, SDER.SUIDEN, to 1 to enable all debug exceptions taken from Secure PL0 other than Breakpoint Instruction exceptions.

--- Note ---

Breakpoint Instruction exceptions are always enabled.

--- Note ---

The ARMv8-A architecture does not support disabling debug in Non-secure state.

--- Note ---

If the boot software that is executed when reset is deasserted programs SUIDEN and SPD so that all debug exceptions are disabled from Secure state, software operating at EL3 never has to switch any of the debug registers between the Security states.
G2.4.2  Pseudocode description of enabling debug exceptions

`AArch64.GenerateDebugExceptions()` determines whether debug exceptions are enabled from the current Exception level and Security state. `AArch64.GenerateDebugExceptionsFrom()` determines whether debug exceptions are enabled from the specified Exception level and Security state.
G2.5 The effect of powerdown on debug exceptions

Debug OS Save and Restore sequences on page H6-4951 describes the powerdown save routine and the restore routine.

When executing either routine, software must use the OS Lock to disable generation of all of the following:

- Breakpoint exceptions.
- Watchpoint exceptions.
- Vector Catch exceptions.

This is because the generation of these exceptions depends on the state of the debug registers, and the state of the debug registers might be lost over these routines.

Debug exceptions other than Breakpoint Instruction exceptions are enabled only if both the OS Lock is unlocked and DoubleLockStatus() == FALSE.

Breakpoint Instruction exceptions are enabled regardless of the state of the OS Lock and the OS Double Lock.
G2.6 Summary of permitted routing and enabling of debug exceptions

Behavior is as follows:

**Breakpoint Instruction exceptions**

These are always enabled, regardless of the current Privilege level and Security state. Table G2-8 shows the routing of these. In the table, n/a means not applicable.

<table>
<thead>
<tr>
<th>Current Security state</th>
<th>HDCR.TDEa</th>
<th>Target when enabled from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>PL0</td>
</tr>
<tr>
<td>Secure</td>
<td>X</td>
<td>Secure Abort modeb</td>
</tr>
<tr>
<td>Non-secure</td>
<td>0</td>
<td>Non-secure Abort mode</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Hyp mode</td>
</tr>
</tbody>
</table>

a. If EL2 is not implemented, behavior is as if the value of this bit is 0. Otherwise, if the value of HCR.TGE is 1, HDCR.TDE is treated as being 1 other than for a direct read of HDCR.

b. If EL3 is implemented and is using AArch32, Secure Abort mode is at EL3. Otherwise, Secure Abort mode is at EL1.

All other debug exceptions

The enabling and permitted routing is controlled by all of the following:

- SDCR.SPD.
- SDER.SUIDEN.
- HDCR.TDE.
- The IMPLEMENTATION DEFINED authentication interface.

Table G2-9 shows the valid combinations of the values of SDCR.SPD, SDER.SUIDEN, HDCR.TDE, and, in the Auth column, the input from the IMPLEMENTATION DEFINED authentication interface described by the pseudocode function AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled(). For each combination, the table shows where debug exceptions are enabled from and where they are taken to.

In the table, n/a means not applicable and a dash, -, means that debug exceptions are disabled from that Exception level.

<table>
<thead>
<tr>
<th>Debug state</th>
<th>Locka</th>
<th>Current Security state</th>
<th>SPDb</th>
<th>Authc</th>
<th>SUIDEN</th>
<th>TDEd</th>
<th>Target AArch32 mode when enabled from:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PL0</td>
</tr>
<tr>
<td>Yes</td>
<td>X</td>
<td>X</td>
<td>0bxx</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>TRUE</td>
<td>X</td>
<td>0bxx</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Secure</td>
<td>0b00</td>
<td>TRUE</td>
<td>0</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Secure</td>
<td>0b00</td>
<td>TRUE</td>
<td>1</td>
<td>X</td>
<td>Secure Abort modee</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Secure</td>
<td>0b00</td>
<td>FALSE</td>
<td>X</td>
<td>X</td>
<td>Secure Abort modee</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Secure</td>
<td>0b10</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>-</td>
</tr>
</tbody>
</table>
### Table G2-9 Breakpoint, Watchpoint, and Vector Catch exceptions (continued)

| Debug state | Locka | Current Security state | SPDb | Authc | SUIDEN | TDEd | Target AArch32 mode when enabled from:
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Secure</td>
<td>0b10</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>Secure Abort modee</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Secure</td>
<td>0b11</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Secure Abort modee</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Non-secure</td>
<td>0bXX</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>Non-secure Abort mode</td>
</tr>
<tr>
<td>No</td>
<td>FALSE</td>
<td>Non-secure</td>
<td>0bXX</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>Hyp mode</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>PL0</th>
<th>PL1</th>
<th>PL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

a. The value of `(OSLSR_EL1.OSLK == '1' || DoubleLockStatus())`.  
b. If EL3 is not implemented, behavior is as if this is 0b11.  
c. See the text that introduces this table for an explanation of the Auth column. An entry of TRUE indicates that the authentication mechanism permits the debug exceptions to be taken to their default target PE mode.  
d. If HCR.TGE is 1, this bit is treated as being 1 other than for a direct read of HDCR. If EL2 is not implemented, behavior is as if TDE is 0.  
e. If EL3 is implemented and is using AArch32, Secure Abort mode is at EL3. Otherwise, Secure Abort mode is at EL1.
G2.7 Pseudocode description of debug exceptions

AArch32.DebugFault() returns a FaultRecord() that indicates that a memory access has generated a debug exception.

The AArch32.Abort() function processes FaultRecord(), as described in Abort exceptions on page G3-4019, and generates:

• Data Abort exceptions for watchpoints.
• Prefetch Abort exceptions for all other debug exceptions.
G2.8 Breakpoint Instruction exceptions

This section describes Breakpoint Instruction exceptions in an AArch32 translation regime.

Note

When the PE is executing in EL0 using AArch32 and EL1 is using AArch64, it is using the AArch64 EL1&0 translation regime. A T32 or A32 BKPT instruction executed at EL0 can generate a Breakpoint Instruction exception that is taken to an Exception level that is using AArch64. For more information about the handling of these exceptions, see Breakpoint Instruction exceptions on page D2-1639.

It contains the following subsections:

- About Breakpoint Instruction exceptions.
- Breakpoint instruction in the A32 and T32 instruction sets.
- BKPT instructions as the first instruction in an IT block on page G2-3936.
- Exception syndrome information and preferred return address on page G2-3936.
- Pseudocode description of Breakpoint Instruction exceptions on page G2-3937.

G2.8.1 About Breakpoint Instruction exceptions

A **breakpoint** is an event that results from the execution of an instruction, based on either:

- The instruction address, the PE context, or both. This type of breakpoint is called a **hardware breakpoint**.
- The instruction itself. That is, the instruction is a **breakpoint instruction**. These can be included in the program that the PE executes. This type of breakpoint is called a **software breakpoint**.

Breakpoint Instruction exceptions, that this section describes, are software breakpoints. Breakpoint exceptions on page G2-3938 describes hardware breakpoints.

There is no enable control for Breakpoint Instruction exceptions. They are always enabled, and cannot be masked.

A Breakpoint Instruction exception is generated whenever a breakpoint instruction is committed for execution, regardless of all of the following:

- The current Exception level.
- The current Security state.
- Whether the **debug target Exception level**, EL_D, is using AArch64 or AArch32.

Note

- EL_D is the Exception level that debug exceptions are targeting. See Enabling debug exceptions from the current Privilege level and Security state on page G2-3929.
- Debuggers using breakpoint instructions must be aware of the ARMv8 rules for concurrent modification and execution of instructions. See Concurrent modification and execution of instructions on page B2-83.

G2.8.2 Breakpoint instruction in the A32 and T32 instruction sets

The breakpoint instruction, in both instruction sets, is:

- **BKPT #<immediate>**

For details of the instruction encoding, see BKPT on page F5-2621.

About whether the BKPT instruction is conditional

In the T32 instruction set, BKPT instructions are always unconditional.

In the A32 instruction set:

- If the condition code field is AL, the BKPT instruction is unconditional.
• If the condition code field is anything other than AL, behavior is CONSTRAINED UNPREDICTABLE, and is one of the following:
  — The instruction is UNDEFINED.
  — The instruction is treated as a NOP instruction.
  — The instruction is executed unconditionally.
  — The instruction is executed conditionally.

G2.8.3 BKPT instructions as the first instruction in an IT block

If the first instruction in an IT block is a T32 BKPT instruction, then in an implementation that supports the ITD control, if ITD field that applies to the current Exception level is:

0  The BKPT instruction generates a Breakpoint Instruction exception.

1  The combination of IT instruction and BKPT instruction is UNDEFINED. Either the IT instruction or the BKPT instruction generates an Undefined Instruction exception.

In such an implementation, to ensure consistent behavior when making the first instruction in one or more IT blocks a BKPT instruction, the debugger must replace the IT instruction.

An implementation that does not support the ITD control behaves as if the value of the ITD field is 0.

The ITD control fields are:

**HSCTLR.ITD** Applies to execution at EL2 when EL2 is using AArch32.

**SCTLR.ITD** Applies to execution at EL0 or EL1 when EL1 is using AArch32.

**SCTLR_EL1.ITD** Applies to execution at EL0 using AArch32 when EL1 is using AArch64.

**Note**

T32 BKPT instructions are always unconditional, even when they are inside an IT block. See:

- *Disabling or enabling PL0 and PL1 use of AArch32 deprecated functionality* on page G1-3888.
- *Disabling or enabling EL2 use of AArch32 deprecated functionality* on page G1-3897.

G2.8.4 Exception syndrome information and preferred return address

See the following:

- *Exception syndrome information.*
- *Preferred return address on page G2-3937.*

**Exception syndrome information**

The PE takes a Breakpoint Instruction exception as either:

- A Prefetch Abort exception if it is taken to PL1. In this case, it is taken to Abort mode.
- A Hyp Trap exception, if it is taken to PL2 because either HCR.TGE or HDCR.TDE is 1. In this case, it is taken to Hyp mode.

If the exception is taken to:

**PL1 Abort mode**

The PE sets all of the following:

- **DBGDSCExt.MOE** to 0b0011, to indicate a Breakpoint Instruction exception.
- **IFSR.FS** to the code for a debug, 0b00010.
- **The IFAR** with an UNKNOWN value.
PL2 Hyp mode

The PE does all of the following:

- Records information about the exception in the Hypervisor Syndrome Register, HSR. See Table G2-10.
- Sets DBGDSRCrExt.MOE to 0b0011, to indicate a Breakpoint Instruction exception.
- Sets the HIFAR to an UNKNOWN value.

Table G2-10 Information recorded in the HSR

<table>
<thead>
<tr>
<th>HSR field</th>
<th>Information recorded</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>The PE sets this to the code for a Prefetch Abort exception routed to Hyp mode, 0x20.</td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>The PE sets this to:</td>
</tr>
<tr>
<td></td>
<td>• 0 for a T32 BKPT instruction.</td>
</tr>
<tr>
<td></td>
<td>• 1 for an A32 BKPT instruction.</td>
</tr>
<tr>
<td>Instruction Specific</td>
<td>ISS[24:10] RES0.</td>
</tr>
<tr>
<td>Syndrome, ISS</td>
<td>ISS[9] External Abort type (EA). The PE sets this to 0.</td>
</tr>
<tr>
<td></td>
<td>ISS[8:6] RES0.</td>
</tr>
<tr>
<td></td>
<td>ISS[5:0] Instruction Fault Status Code (IFSC). The PE sets this to the code for a debug exception, 0b100010.</td>
</tr>
</tbody>
</table>

Note

For information about how debug exceptions can be routed to PL2, see Routing debug exceptions on page G2-3927.

Preferred return address

The preferred return address is the address of the breakpoint instruction, not the next instruction. This is different to the behavior of other exception-generating instructions, like SVC.

G2.8.5 Pseudocode description of Breakpoint Instruction exceptions

AArch32.SoftwareBreakpoint() generates a Prefetch Abort exception that is taken from AArch32 state.
G2.9 Breakpoint exceptions

This section describes Breakpoint exceptions in stage 1 of an AArch32 translation regime. The PE is using an AArch32 translation regime when it is executing either:

- At EL1 or higher in an Exception level that is using AArch32.
- At EL0 using AArch32 when EL1 is using AArch32.

This section contains the following subsections:

- About Breakpoint exceptions.
- Breakpoint types and linking of breakpoints on page G2-3939.
- Execution conditions for which a breakpoint generates Breakpoint exceptions on page G2-3946.
- Breakpoint instruction address comparisons on page G2-3947.
- Breakpoint context comparisons on page G2-3952.
- Using breakpoints on page G2-3953.
- Exception syndrome information and preferred return address on page G2-3958.
- Pseudocode description of Breakpoint exceptions taken from AArch32 state on page G2-3959.

G2.9.1 About Breakpoint exceptions

A breakpoint is an event that results from the execution of an instruction, based on either:

- The instruction address, the PE context, or both. This type of breakpoint is called a hardware breakpoint.
- The instruction itself. That is, the instruction is a breakpoint instruction. These can be included in the program that the PE executes. This type of breakpoint is called a software breakpoint.

Breakpoint exceptions are generated by Breakpoint debug events. Breakpoint debug events are generated by hardware breakpoints. Software breakpoints are described in Breakpoint Instruction exceptions on page G2-3935.

An implementation can include between 2-16 hardware breakpoints. DBGDIDR.BRPs shows how many are implemented.

To use an implemented hardware breakpoint, a debugger programs the following registers for the breakpoint:

- The Breakpoint Control Register, DBGBCR<n>. This contains controls for the breakpoint, for example an enable control.
- The Breakpoint Value Register, DBGBVR<n>. This holds a value used for breakpoint matching, that is one of:
  - An instruction virtual address.
  - A Context ID.
- If EL2 is implemented, the Breakpoint Extended Value Register, DBGBXVR<n>, that holds a VMID value used for breakpoint matching.

These registers are numbered, so that:

- DBGBCR1, DBGBVR1, and DBGBXVR1 are for breakpoint number one.
- DBGBCR2, DBGBVR2, and DBGBXVR2 are for breakpoint number two.
- ...
- ...
- DBGBCR<n>, DBGBVR<n>, and DBGBXVR<n> are for breakpoint number <n>.

A debugger can link a breakpoint that is programmed with an address and a breakpoint that is programmed with anything other than an address together, so that a Breakpoint debug event is only generated if both breakpoints match.
For each instruction in the program flow, all of the breakpoints are tested. When a breakpoint is tested, it generates a Breakpoint debug event if all of the following are true:

- The breakpoint is enabled. That is, the breakpoint enable control for it, DBGCR<n>.E, is 1.
- The conditions specified in the DBGCR<n> are met.
- The comparisons with the values held in one or both of the DBGVR<n> and DBGXVR<n>, as applicable, are successful.
- If the breakpoint is linked to another breakpoint, the comparisons made by that other breakpoint are also successful.
- The instruction is committed for execution.

If all of these conditions are met, the breakpoint generates the Breakpoint debug event regardless of the following:

- Whether the instruction passes its condition code check.
- The instruction type.

If halting is allowed and EDCR.HDE is 1, Breakpoint debug events cause entry to Debug state.

Otherwise, if debug exceptions are

- Enabled, Breakpoint debug events generate Breakpoint exceptions
- Disabled, Breakpoint debug events are ignored.

--- Note ---

The remainder of this Breakpoint exceptions section, including all subsections, describes breakpoints as generating Breakpoint exceptions.

However, the behavior described also applies if breakpoints are causing entry to Debug state.

---

The debug exception enable controls on page G2-3926 describes the enable controls for Breakpoint debug events.

### G2.9.2 Breakpoint types and linking of breakpoints

Each implemented breakpoint is one of the following:

- A context-aware breakpoint. This is a breakpoint that can be programmed to generate a Breakpoint exception on any one of the following:
  - An instruction address match.
  - An instruction address mismatch.
  - A Context ID match, with the value held in the CONTEXTIDR.
  - A VMID match, with the value held in the VTTBR.
  - Both a Context ID match and a VMID match.
- A breakpoint that is not context-aware. These can only be programmed to generate a Breakpoint exception on an instruction address match or an instruction address mismatch.

DBGIDR.CTX_CMPs shows how many of the implemented breakpoints are context-aware breakpoints. At least one implemented breakpoint must be context-aware. The context-aware breakpoints are the highest numbered breakpoints.

Any breakpoint that is programmed to generate a Breakpoint exception on an instruction address match or mismatch is categorized as an Address breakpoint. Breakpoints that are programmed to match on anything else are categorized as Context breakpoints.

When a debugger programs a breakpoint to be an Address or a Context breakpoint, it must also program that breakpoint so that it is either:

- Used in isolation. In this case, the breakpoint is called an Unlinked breakpoint.
- Enabled for linking to another breakpoint. In this case, the breakpoint is called a Linked breakpoint.
By linking an Address breakpoint and a Context breakpoint together, the debugger can create a breakpoint pair that only generates a Breakpoint exception if the PE is in a particular context when an instruction address match or mismatch occurs. For example, a debugger might:

1. Program breakpoint number one to be a **Linked Address Match breakpoint**.
2. Program breakpoint number five to be a **Linked Context ID Match breakpoint**.
3. Link these two breakpoints together. A Breakpoint exception is only generated if both the instruction address matches and the Context ID matches.

The **Breakpoint Type** field for a breakpoint, DBGBCR<n>.BT, controls the breakpoint type and whether the breakpoint is enabled for linking. If BT[0] is 1, the breakpoint is enabled for linking.

Figure G2-1 shows all of the possible breakpoint types that stage 1 of an AArch32 translation regime supports, and their associated BT field values.

<table>
<thead>
<tr>
<th>Address breakpoints</th>
<th>Unlinked</th>
<th>Linked</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Mismatch</td>
<td>BT == 0b0100 Unlinked Address Mismatch</td>
<td>BT == 0b0101 Linked Address Mismatch</td>
</tr>
<tr>
<td>Address Match</td>
<td>BT == 0b0000 Unlinked Address Match</td>
<td>BT == 0b0001 Linked Address Match</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Context breakpoints</th>
<th>Unlinked</th>
<th>Linked</th>
</tr>
</thead>
<tbody>
<tr>
<td>Context ID Match</td>
<td>BT == 0b0010 Unlinked Context ID Match</td>
<td>BT == 0b0011 Linked Context ID Match</td>
</tr>
<tr>
<td>VMID Match</td>
<td>BT == 0b1000 Unlinked VMID Match</td>
<td>BT == 0b1001 Linked VMID Match</td>
</tr>
<tr>
<td>VMID and context ID Match</td>
<td>BT == 0b1010 Unlinked VMID and Context ID Match</td>
<td>BT == 0b1011 Linked VMID and Context ID Match</td>
</tr>
</tbody>
</table>

**Figure G2-1 Breakpoint types and their associated BT field values**

Address breakpoints can be programmed to generate Breakpoint exceptions on addresses that are halfword-aligned but not word-aligned. This makes it possible to breakpoint on T32 instructions. See *Specifying the halfword-aligned address that an Address breakpoint matches on* on page G2-3948.
Rules for linking breakpoints

The rules for breakpoint linking are as follows:

- Only Linked breakpoint types can be linked.

- Any type of Linked Address breakpoint can link to any type of Linked Context breakpoint. The Linked Breakpoint Number field, DBGBCR<n>.LBN, for the Linked Address breakpoint specifies the particular Linked Context breakpoint that the Linked Address breakpoint links to, and:
  - DBGBCR<n>{SSC, HMC, PMC} for the Linked Address breakpoint define the execution conditions that the breakpoint pair generates Breakpoint exceptions for. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page G2-3946.
  - DBGBCR<n>{SSC, HMC, PMC} for the Linked Context breakpoint are ignored.

- Linked Context breakpoint types can only be linked to. The LBN field for Context breakpoints is therefore ignored.

- Linked Address breakpoints cannot link to watchpoints. The LBN field can therefore only specify another breakpoint.

- If a Linked Address breakpoint links to a breakpoint that is not context-aware, the behavior of the Linked Address breakpoint is CONSTRAINED UNPREDICTABLE. See Other usage constraints for Address breakpoints on page G2-3957.

- If a Linked Address breakpoint links to an Unlinked Context breakpoint, the Linked Address breakpoint never generates any Breakpoint exceptions.

- Multiple Linked Address breakpoints can link to a single Linked Context breakpoint.

  **Note**
  Multiple Linked watchpoints can also link to a single Linked Context breakpoint. Watchpoint exceptions on page G2-3961 describes watchpoints.

These rules mean that a single Linked Context breakpoint might be linked to by all, or any combination of, the following:

- Multiple Linked Address Match breakpoints.
- Multiple Linked Address Mismatch breakpoints.
- Multiple Linked watchpoints.

It is also possible that a Linked Context breakpoint might have no breakpoints or watchpoints linked to it.

Figure G2-2 on page G2-3942 shows an example of permitted breakpoint and watchpoint linking.
In Figure G2-2, each Linked Address breakpoint can only generate a Breakpoint exception if the comparisons made by both it, and the Linked Context breakpoint that it links to, are successful. Similarly, each Linked watchpoint can only generate a Watchpoint exception if the comparisons made by both it, and the Linked Context breakpoint that it links to, are successful.

### Figure G2-2 The role of linking in Breakpoint and Watchpoint exception generation

In Figure G2-2, each Linked Address breakpoint can only generate a Breakpoint exception if the comparisons made by both it, and the Linked Context breakpoint that it links to, are successful. Similarly, each Linked watchpoint can only generate a Watchpoint exception if the comparisons made by both it, and the Linked Context breakpoint that it links to, are successful.

### Breakpoint types defined by DBGBCRn.BT

The following list provides more detail about each breakpoint type:

**0b0000, Unlinked Address Match breakpoint**

Generation of a Breakpoint exception depends on both:

- \( \text{DBGBCR}<n>.\{SSC, HMC, PMC\} \). These define the execution conditions that the breakpoint generates Breakpoint exceptions for. See *Execution conditions for which a breakpoint generates Breakpoint exceptions* on page G2-3946.
- A successful address match, as described in *Breakpoint instruction address comparisons* on page G2-3947.

\( \text{DBGBCR}<n>.\text{LBN} \) for this breakpoint is ignored.
0b0001, Linked Address Match breakpoint

Generation of a Breakpoint exception depends on all of the following:

- **DBGBCR<n>.{SSC, HMC, PMC}** for this breakpoint. These define the execution conditions that the breakpoint generates Breakpoint exceptions for. See *Execution conditions for which a breakpoint generates Breakpoint exceptions* on page G2-3946.
- A successful address match defined by this breakpoint, as described in *Breakpoint instruction address comparisons* on page G2-3947.
- A successful context match defined by the Linked Context breakpoint that this breakpoint links to.

**DBGBCR<n>.LBN** for this breakpoint selects the Linked Context breakpoint that this breakpoint links to.

0b0010, Unlinked Context ID Match breakpoint

BT == 0b0010 is a reserved value if the breakpoint is not a context-aware breakpoint.

For context-aware breakpoints, generation of a Breakpoint exception depends on both:

- **DBGBCR<n>.{SSC, HMC, PMC}**. These define the execution conditions that the breakpoint generates Breakpoint exceptions for. See *Execution conditions for which a breakpoint generates Breakpoint exceptions* on page G2-3946.
- A successful Context ID match, as described in *Breakpoint context comparisons* on page G2-3952.

**DBGBCR<n>.{LBN, BAS}** for this breakpoint are ignored.

0b0011, Linked Context ID Match breakpoint

BT == 0b0011 is a reserved value if the breakpoint is not a context-aware breakpoint.

For context-aware breakpoints, either:

- This breakpoint does not generate any Breakpoint exceptions, if no Linked breakpoints or Linked watchpoints link to it.
- Generation of a Breakpoint exception depends on both:
  - A successful instruction address match, defined by a Linked Address breakpoint that links to this breakpoint, see *Breakpoint instruction address comparisons* on page G2-3947.
  - A successful Context ID match defined by this breakpoint, as described in *Breakpoint context comparisons* on page G2-3952.

- Generation of a Watchpoint exception depends on both:
  - A successful data address match, defined by a Linked watchpoint that links to this breakpoint, see *Watchpoint data address comparisons* on page G2-3965.
  - A successful Context ID match defined by this breakpoint, as described in *Breakpoint context comparisons* on page G2-3952.

**DBGBCR<n>.{LBN, SSC, HMC, BAS PMC}** for this breakpoint are ignored.

0b0100, Unlinked Address Mismatch breakpoint

Generation of a Breakpoint exception depends on both:

- **DBGBCR<n>.{SSC, HMC, PMC}**. These define the execution conditions that the breakpoint generates Breakpoint exceptions for. See *Execution conditions for which a breakpoint generates Breakpoint exceptions* on page G2-3946.
- A successful address mismatch, as described in *Breakpoint instruction address comparisons* on page G2-3947.

**DBGBCR<n>.LBN** for this breakpoint is ignored.
 generation of a breakpoint exception depends on all of the following:

- DBGBCR<n>.{SSC, HMC, PMC}. These define the execution conditions that the breakpoint generates breakpoint exceptions for. See Execution conditions for which a breakpoint generates breakpoint exceptions on page G2-3946.
- A successful address mismatch defined by this breakpoint, as described in Breakpoint instruction address comparisons on page G2-3947.
- A successful context match defined by the linked context breakpoint that this breakpoint links to.

DBGBCR<n>.LBN for this breakpoint selects the linked context breakpoint that this breakpoint links to.

**0b1000, Unlinked VMID Match breakpoint**

BT == 0b1000 is a reserved value if either:

- The breakpoint is not a context-aware breakpoint.
- EL2 is not implemented.

For context-aware breakpoints, generation of a breakpoint exception depends on both:

- DBGBCR<n>.{SSC, HMC, PMC}. These define the execution conditions that the breakpoint generates breakpoint exceptions for. See Execution conditions for which a breakpoint generates breakpoint exceptions on page G2-3946.
- A successful VMID match, as described in Breakpoint context comparisons on page G2-3952.

DBGBCR<n>.{LBN, BAS} for this breakpoint are ignored.

**0b1001, Linked VMID Match breakpoint**

BT == 0b1001 is a reserved value if either:

- The breakpoint is not a context-matching breakpoint.
- EL2 is not implemented.

For context-aware breakpoints, either:

- This breakpoint does not generate any breakpoint exceptions, if no linked breakpoints or linked watchpoints link to it.
- Generation of a breakpoint exception depends on both:
  - A successful instruction address match, defined by a linked address match breakpoint that links to this breakpoint. See Breakpoint instruction address comparisons on page G2-3947.
  - A successful VMID match defined by this breakpoint.
- Generation of a watchpoint exception depends on both:
  - A successful data address match, defined by a linked watchpoint that links to this breakpoint, see Watchpoint data address comparisons on page G2-3965.
  - A successful VMID match defined by this breakpoint, as described in Breakpoint context comparisons on page G2-3952.

DBGBCR<n>.{LBN, SSC, HMC, BAS, PMC} for this breakpoint are ignored.
0b1010, Unlinked Context ID and VMID Match breakpoint

BT == 0b1010 is a reserved value if either:

• The breakpoint is not a context-matching breakpoint.
• EL2 is not implemented.

For context-matching breakpoints, generation of a Breakpoint exception depends on all of the following:

• DBGBCR<n>.{SSC, HMC, PMC}. These define the execution conditions that the breakpoint generates Breakpoint exceptions for. See Execution conditions for which a breakpoint generates Breakpoint exceptions on page G2-3946.

• A successful Context ID match, as described in Breakpoint context comparisons on page G2-3952.

• A successful VMID match.

Breakpoint context comparisons on page G2-3952 describes the requirements for a successful Context ID match and a successful VMID match.

DBGBCR<n>.{LBN, BAS} for this breakpoint are ignored.

0b1011, Linked Context ID and VMID Match breakpoint

BT == 0b1011 is a reserved value if either:

• The breakpoint is not a context-matching breakpoint.
• EL2 is not implemented.

For context-matching breakpoints, either:

• This breakpoint does not generate any Breakpoint exceptions, if no Linked breakpoints or Linked watchpoints link to it.

• Generation of a Breakpoint exception depends on all of the following:
  — A successful instruction address match, defined by a Linked Address breakpoint that links to this breakpoint, see Breakpoint instruction address comparisons on page G2-3947.
  — A successful Context ID match defined by this breakpoint, as described in Breakpoint context comparisons on page G2-3952.
  — A successful VMID match defined by this breakpoint.

• Generation of a Watchpoint exception depends on all of the following:
  — A successful data address match, defined by a Linked watchpoint that links to this breakpoint, see Watchpoint data address comparisons on page G2-3965.
  — A successful Context ID match defined by this breakpoint, as described in Breakpoint context comparisons on page G2-3952.
  — A successful VMID match defined by this breakpoint.

Breakpoint context comparisons on page G2-3952 describes the requirements for a successful Context ID match and a successful VMID match by this breakpoint.

DBGBCR<n>.{LBN, SSC, HMC, BAS, PMC} for this breakpoint are ignored.

---

Note

See Reserved DBGBCR<n>.BT values on page G2-3955 for the behavior of breakpoints programmed with reserved BT values.
**G2.9.3 Execution conditions for which a breakpoint generates Breakpoint exceptions**

Each breakpoint can be programmed so that it only generates Breakpoint exceptions for certain execution conditions. For example, a breakpoint might be programmed to generate Breakpoint exceptions only when the PE is executing at PL0 in Secure state.

DBGBCR<\text{n}\.\{SSC, HMC, PMC\} define the execution conditions the breakpoint generates Breakpoint exceptions for, as follows:

**Security State Control, SSC**

Controls whether the breakpoint generates Breakpoint exceptions only in Secure state, only in Non-secure state, or in both Security states.

--- **Note** ---

This is determined by the Security state of the PE, not from the NS attribute returned by the translation of the virtual address on which the breakpoint is set.

**Higher Mode Control, HMC, and Privileged Mode Control, PMC**

HMC and PMC together control which AArch32 modes the breakpoint generates Breakpoint exceptions in.

Table G2-11 shows the valid combinations of the values of HMC, SSC, and PMC, and for each combination shows which Privilege levels breakpoints generate Breakpoint exceptions in.

In the table:

- **Y** or **-**
  - Means that a breakpoint programmed with the values of HMC, SSC and PMC shown in that row:
    - **Y** Can generate Breakpoint exceptions in AArch32 modes at that Privilege level.
    - **-** Cannot generate Breakpoint exceptions in AArch32 modes at that Privilege level.

- **Res**
  - Means that the combination of HMC, SSC, and PMC is reserved. See *Reserved DBGBCR<\text{n}\.\{SSC, HMC, PMC\} values* on page G2-3956.

---

**Table G2-11 Summary of breakpoint HMC, SSC, and PMC encodings**

<table>
<thead>
<tr>
<th>HMC</th>
<th>SSC</th>
<th>PMC</th>
<th>Security state the breakpoint is programmed to match in</th>
<th>PL2</th>
<th>PL1</th>
<th>PL0</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>00</td>
<td>Both</td>
<td>-</td>
<td>Yb</td>
<td>Yb</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>01</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>00</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>00</td>
<td>Non-secure</td>
<td>-</td>
<td>Yb</td>
<td>Yb</td>
<td>Res Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>01</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>10</td>
<td></td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Res Res</td>
</tr>
<tr>
<td>0</td>
<td>01</td>
<td>11</td>
<td></td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res Res</td>
</tr>
</tbody>
</table>
### Table G2-11 Summary of breakpoint HMC, SSC, and PMC encodings (continued)

<table>
<thead>
<tr>
<th>HMC</th>
<th>SSC</th>
<th>PMC</th>
<th>Security state the breakpoint is programmed to match in</th>
<th>PL2a</th>
<th>PL1</th>
<th>PL0</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 10 00</td>
<td>Secure</td>
<td>-</td>
<td>Yb</td>
<td>Yb</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
</tr>
<tr>
<td>0 10 01</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>0 10 10</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>0 10 11</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>1 00 01</td>
<td>Both</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>1 00 11</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>1 01 01</td>
<td>Non-secure</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>1 01 11</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>1 10 01</td>
<td>Secure</td>
<td>-</td>
<td>Y</td>
<td>-</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
</tr>
<tr>
<td>1 10 11</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Res</td>
<td>Res</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
<tr>
<td>1 11 00</td>
<td>Non-secure</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>Res if no EL2c</td>
<td>No EL3</td>
<td>No EL2 and no EL3</td>
</tr>
</tbody>
</table>

---

a. Debug exceptions are not generated at PL2 using AArch32. This means that these combinations of HMC, SSC, and PMC are only relevant if breakpoints cause entry to Debug state. Self-hosted debuggers must avoid combinations of HMC, SSC, and PMC that generate Breakpoint exceptions at PL2 using AArch32.

b. Only in User, System and Supervisor modes.

c. This encoding is only reserved when EL2 is not implemented, regardless of whether EL3 is implemented.

All combinations of HMC, SSC, and PMC that this table does not show are reserved. See *Reserved HMC, SSC, and PMC combinations on page G2-3956.*

### G2.9.4 Breakpoint instruction address comparisons

Address comparisons are made for each instruction in the program flow. The following subsections describe the criteria for a successful address comparison, for:

- **Address Match breakpoints.**
- **Address Mismatch breakpoints on page G2-3948.**

#### Address Match breakpoints

An address match comparison is successful if both:

- Bits [31:2] of the current instruction virtual address are equal to `DBGBVR<n>[31:2].`

- The word or halfword selected by `DBGBCR<n>.BAS` matches. That is, either:
  - `DBGBCR<n>.BAS` is programmed with `0b0011` or `0b1111`, and the instruction is at a word-aligned address.
  - `DBGBCR<n>.BAS` is programmed with `0b1100`, and the instruction is not at a word-aligned address.

See *Specifying the halfword-aligned address that an Address breakpoint matches on on page G2-3948.*

---

**Note**

`DBGBVR<n>[1:0]` are `RES0` and are ignored.
Address Mismatch breakpoints

An address mismatch comparison is successful if either:

- Bits [31:2] of the current instruction virtual address are not equal to DBGBVR<n>[31:2].
- The word or halfword selected by DBGBCR<n>.BAS does not match. That is, either:
  - DBGBCR<n>.BAS is programmed with 0b0011 or 0b1111, and the instruction is not at a word-aligned address.
  - DBGBCR<n>.BAS is programmed with 0b1100, and the instruction is at a word-aligned address.

See Specifying the halfword-aligned address that an Address breakpoint matches on.

---

**Note**

- DBGBVR<n>[1:0] are res0 and are ignored.
- Address Mismatch breakpoints can be used to single-step through code. See Using an Address Mismatch breakpoint to single-step an instruction on page G2-3953.

---

Specifying the halfword-aligned address that an Address breakpoint matches on

For an Address breakpoint, a debugger can use the Byte Address Selection field, DBGBCR<n>.BAS, so that the address comparison is successful on one of:

- The whole word starting at address DBGBVR<n>[31:2]:00.
- The halfword starting at address DBGBVR<n>[31:2]:00.
- The halfword starting at address ((DBGBVR<n>[31:2]:00) + 2).

---

**Note**

The address programmed into the DBGBVR<n> must be word-aligned.

---

DBGBCR<n>.BAS can be used in both Address Match breakpoints and Address Mismatch breakpoints, as follows:

- For an Address Match breakpoint, DBGBCR<n>.BAS selects which halfword-aligned address the breakpoint must generate a Breakpoint exception for. This means that an address comparison is successful only if both of the following match:
  - The instruction address held in bits [31:2] of the DBGBVR<n>.
  - The halfword defined by the BAS field.

That is, a successful address comparison = DBGBVR<n>[31:2] match AND BAS match.

- For an Address Mismatch breakpoint, DBGBCR<n>.BAS selects which halfword-aligned address the breakpoint must not generate a Breakpoint exception for. This means that an address comparison is successful if either or both of the following do not match:
  - The instruction address held in bits [31:2] of the DBGBVR<n>.
  - The halfword defined by the BAS field.

That is, a successful address comparison = NOT (DBGBVR<n>[31:2] match AND BAS match).

The following subsections show the supported BAS values:

- Using the BAS field in Address Match breakpoints on page G2-3949.
- Using the BAS field in Address Mismatch breakpoints on page G2-3950.

For Context breakpoints, DBGBCR<n>.BAS is res1 and is ignored.
Using the BAS field in Address Match breakpoints

The supported BAS values are:

0b0000  This value is reserved. Behavior is a CONSTRAINED UNPREDICTABLE choice of:
  • The breakpoint is disabled.
  • The breakpoint behaves as if BAS is 0b0011, 0b1100, or 0b1111.

0b0011  The breakpoint generates a Breakpoint exception if an instruction with an address described as follows is committed for execution:
  • Bits [31:2] of the address equals DBGBVR<n>[31:2],
  • Bits [1:0] of the address are 0b00.

This means that breakpoints programmed with this BAS value generate Breakpoint exceptions for all of the following:
  • 32-bit T32 instructions at word-aligned addresses.
  • 16-bit T32 instructions at word-aligned addresses.
  • A32 instructions. These are always at word-aligned addresses.

However, ARM recommends that a debugger uses this BAS value only for T32 instructions.

It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value generates a Breakpoint exception on the second halfword of a 32-bit T32 instruction starting at the halfword-aligned address ((DBGBVR<n>[31:2].00) - 2).

0b1100  The breakpoint generates a Breakpoint exception if an instruction with an address described as follows is committed for execution:
  • Bits [31:2] of the address equals DBGBVR<n>[31:2],
  • Bits [1:0] of the address are 0b10.

This means that breakpoints programmed with this BAS value generate Breakpoint exceptions for both of the following:
  • 32-bit T32 instructions at addresses that are halfword-aligned but not word-aligned.
  • 16-bit T32 instructions at addresses that are halfword-aligned but not word-aligned.

It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value generates a Breakpoint exception on the second halfword of a 32-bit T32 or A32 instruction starting at a word-aligned address.

0b1111  The breakpoint generates a Breakpoint exception if an instruction with an address described as follows is committed for execution:
  • Bits [31:2] of the address equals DBGBVR<n>[31:2],
  • Bits [1:0] of the address are 0b00.

This means that breakpoints programmed with this BAS value generate Breakpoint exceptions for all of the following:
  • 32-bit T32 instructions at word-aligned addresses.
  • 16-bit T32 instructions at word-aligned addresses.
  • A32 instructions. These are always at word-aligned addresses.

However, ARM recommends that a debugger uses this BAS value only for A32 instructions.

It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value generates a Breakpoint exception on the second halfword of a 32-bit T32 instruction starting at the halfword-aligned address ((DBGBVR<n>[31:2].00) - 2).

It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value generates a Breakpoint exception on a 32-bit T32 instruction or a 16-bit T32 instruction at the halfword-aligned address ((DBGBVR<n>[31:2].00) + 2).

All other BAS values are reserved. For these reserved other values, DBGBCR<n>.BAS[3,1] ignore writes and read the same values as DBGBCR<n>[2,0] respectively. This means that the smallest instruction size a debugger can program breakpoints to match on is a halfword.
Figure G2-3 shows a summary of when breakpoints programmed with particular BAS values generate Breakpoint exceptions.

The figure contains four parts:
- A column showing the row number, on the left.
- An instruction set and instruction size table.
- A location of instruction figure.
- A BAS field values table, on the right.

To use the figure, read across the rows. For example:
- Row 2 shows that a breakpoint with a BAS value of 0b1100 generates Breakpoint exceptions for 16-bit T32 instructions starting at the halfword-aligned address ((DBGBVR<n>[31:2]:00) + 2).
- Row 6 shows that a breakpoint with a BAS value of either 0b0011 or 0b1111 generates Breakpoint exceptions for A32 instructions. A32 instructions are always at word-aligned addresses.

In the figure:
- **Yes** means that the breakpoint generates a Breakpoint exception.
- **No** means that the breakpoint does not generate a Breakpoint exception.
- **UNP** means that it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception. See Other usage constraints for Address breakpoints on page G2-3957.

<table>
<thead>
<tr>
<th>Instruction set</th>
<th>Size</th>
<th>Location of instruction</th>
<th>BAS[3:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Row 1</td>
<td>T32</td>
<td>16-bit</td>
<td></td>
</tr>
<tr>
<td>Row 2</td>
<td></td>
<td>16-bit</td>
<td></td>
</tr>
<tr>
<td>Row 3</td>
<td>T32</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>Row 4</td>
<td></td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>Row 5</td>
<td></td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>Row 6</td>
<td>A32</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+1</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+2</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+3</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+4</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+5</td>
<td>Yes</td>
</tr>
</tbody>
</table>

- **a.** 0 means the word-aligned address held in the DBGBVR<n>. The other locations are as follows:
  - -2 means ((DBGBVR<n>[31:2]:00) - 2).
  - -1 means ((DBGBVR<n>[31:2]:00) - 1).
  - ... 
  - +5 means ((DBGBVR<n>[31:2]:00) + 5).

The solid areas show the location of the instruction.

**Figure G2-3 Summary of BAS field meanings for Address Match breakpoints**

**Using the BAS field in Address Mismatch breakpoints**

An Address Mismatch breakpoint generates Breakpoint exceptions for all instructions committed for execution, except the instruction whose address the breakpoint is programmed to match.

The supported BAS values are:

- **0b0000** The breakpoint ignores the address held in the DBGBVR<n> and generates Breakpoint exceptions for all instruction addresses.
0b0011
The breakpoint does not generate a Breakpoint exception if an instruction with an address described as follows is committed for execution:
- Bits [31:2] of the address equals DBGBVR<n>[31:2].
- Bits [1:0] of the address are 0b00.
This means that breakpoints programmed with this BAS value do not generate Breakpoint exceptions for any of the following:
- 32-bit T32 instructions at word-aligned addresses.
- 16-bit T32 instructions at word-aligned addresses.
- A32 instructions. These are always at word-aligned addresses.
However, ARM recommends that a debugger uses this BAS value only for T32 instructions.
It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value does not generate a Breakpoint exception on the second halfword of a 32-bit T32 instruction starting at the halfword-aligned address ((DBGBVR<n>[31:2]:00) - 2).

0b1100
The breakpoint does not generate a Breakpoint exception if an instruction with an address described as follows is committed for execution:
- Bits [31:2] equals DBGBVR<n>[31:2].
- Bits [1:0] of the address are 0b10.
This means that breakpoints programmed with this BAS value do not generate Breakpoint exceptions for either of the following:
- 32-bit T32 instructions at addresses that are halfword-aligned but not word-aligned.
- 16-bit T32 instructions at addresses that are halfword-aligned but not word-aligned.
It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value does not generate a Breakpoint exception on the second halfword of a 32-bit T32 or A32 instruction at a word-aligned address.

0b1111
The breakpoint does not generate a Breakpoint exception if an instruction with an address described as follows is committed for execution:
- Bits [31:2] of the address equals DBGBVR<n>[31:2].
- Bits [1:0] of the address are 0b00.
This means that breakpoints programmed with this BAS value do not generate Breakpoint exceptions for any of the following:
- 32-bit T32 instructions at word-aligned addresses.
- 16-bit T32 instructions at word-aligned addresses.
- A32 instructions. These are always at word-aligned addresses.
However, ARM recommends that a debugger uses this BAS value only for A32 instructions.
It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value does not generate a Breakpoint exception on the second halfword of a 32-bit T32 instruction starting at the halfword-aligned address ((DBGBVR<n>[31:2]:00) - 2).
It is CONSTRAINED UNPREDICTABLE whether a breakpoint programmed with this BAS value does not generate a Breakpoint exception on a 32-bit T32 instruction or a 16-bit T32 instruction at the halfword-aligned address ((DBGBVR<n>[31:2]:00) + 2).

All other BAS values are reserved. For these reserved other values, DBGBCR<n>.BAS[3,1] ignore writes and read the same values as DBGBCR<n>[2,0] respectively. This means that the smallest instruction size that a breakpoint can never generate a Breakpoint exception for is a halfword. 

Figure G2-4 on page G2-3952 shows a summary of when breakpoints programmed with particular BAS values generate Breakpoint exceptions.

The figure contains four parts:
- A column showing the row number, on the left.
- An instruction set and instruction size table.
- A location of instruction figure.
- A BAS field values table, on the right.
To use the figure, read across the rows. For example:

- Row 1 shows that a breakpoint with a BAS value of 0b1100 generates Breakpoint exceptions for 16-bit T32 instructions starting at the word-aligned address held in the DBGBVR<n>.
- Row 5 shows that a breakpoint with a BAS value of 0b0011 generates Breakpoint exceptions for 32-bit T32 instructions starting at the halfword-aligned address immediately after the word aligned address held in the DBGBVR<n>.

In the figure:
- **Yes** Means that the breakpoint does generate a Breakpoint exception.
- **No** Means that the breakpoint does not generate a Breakpoint exception.
- **UNP** Means that is it CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception. See Other usage constraints for Address breakpoints on page G2-3957.

<table>
<thead>
<tr>
<th>BAS[3:0]</th>
<th>0b0000</th>
<th>0b0011</th>
<th>0b1100</th>
<th>0b1111</th>
</tr>
</thead>
<tbody>
<tr>
<td>Row 1</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Row 2</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>UNP</td>
</tr>
<tr>
<td>Row 3</td>
<td>Yes</td>
<td>UNP</td>
<td>Yes</td>
<td>UNP</td>
</tr>
<tr>
<td>Row 4</td>
<td>Yes</td>
<td>No</td>
<td>UNP</td>
<td>No</td>
</tr>
<tr>
<td>Row 5</td>
<td>Yes</td>
<td>UNP</td>
<td>No</td>
<td>UNP</td>
</tr>
<tr>
<td>Row 6</td>
<td>Yes</td>
<td>No</td>
<td>UNP</td>
<td>No</td>
</tr>
</tbody>
</table>

The solid areas show the location of the instruction.

**Figure G2-4 Summary of BAS field meanings for Address Mismatch breakpoints**

### G2.9.5 Breakpoint context comparisons

The breakpoint type defined by DBGBCR<n>.BT determines what context comparison is required, if any. Table G2-12 shows the BT values that require a comparison, and the match required for the comparison to be successful.

<table>
<thead>
<tr>
<th>DBGBCR&lt;n&gt;.BT</th>
<th>Test required for successful context comparison</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b001x</td>
<td>CONTEXTIDR value matches DBGBVR&lt;n&gt;.ContextID value</td>
</tr>
<tr>
<td>0b100x</td>
<td>VTTBR, VMID value matches DBGXVR&lt;n&gt;.VMID value</td>
</tr>
<tr>
<td>0b101x</td>
<td>CONTEXTIDR value matches DBGBVR&lt;n&gt;.ContextID value and VTTBR, VMID value matches DBGXVR&lt;n&gt;.VMID value</td>
</tr>
</tbody>
</table>

No context comparison is required for other valid DBGBCR<n>.BT values.

Context breakpoints do not generate Breakpoint exceptions when execution is in EL2.

The following Context breakpoint types do not generate Breakpoint exceptions in Secure state:

- VMID Match breakpoints.
- VMID and Context ID Match breakpoints.
Using breakpoints

This section contains the following:

- Using an Address Mismatch breakpoint to single-step an instruction.
- ITD control effects on address breakpoints on the first instruction in an IT block on page G2-3954.
- Usage constraints on page G2-3955.

Using an Address Mismatch breakpoint to single-step an instruction

In execution conditions that an Address Mismatch breakpoint matches, defined by DBGBCR\(n\).{LBN, SSC, PMC}, the breakpoint generates Breakpoint exceptions for all instructions committed for execution, except the instruction whose address the breakpoint is programmed with. Figure G2-5 shows an example of Address Mismatch breakpoint operation, for an Address Mismatch breakpoint programmed with address 0x1014.

![Diagram of instruction addresses and program flow](image)

**Figure G2-5 Operation of an Address Mismatch breakpoint**

This means that an Address Mismatch breakpoint can be used to single-step an instruction.

In the example shown in Figure G2-5:

- If the target of a branch is an instruction other than the instruction at address 0x1014, the breakpoint generates a Breakpoint exception when the instruction is committed for execution.

- If the target of a branch is the instruction at address 0x1014, the PE executes the instruction at 0x1014 and the breakpoint does not generate a Breakpoint exception until the instruction at address 0x1018 is committed for execution. The instruction at address 0x1014 is therefore single-stepped.

However, if the instruction at 0x1014 generates a synchronous exception, or if the PE takes an asynchronous exception while the instruction is being stepped, the breakpoint is evaluated again after taking the exception. This means that behavior is as follows:

- If the exception handler executes in execution conditions that the breakpoint matches, the breakpoint generates a Breakpoint exception for the exception vector, because the exception vector is not address 0x1014. This means that software execution steps into the exception.

- If the exception handler executes in execution conditions that the breakpoint does not match, the breakpoint does not generate any Breakpoint exceptions after the PE has taken the exception, until the exception handler completes and executes an exception return instruction. The effect is to step over the exception. Whether the instruction is stepped again depends on whether the target of the exception return instruction is the instruction at 0x1014 or the instruction at 0x1018.
If the instruction at 0x1014 is single-stepped and branches to itself, it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception after the PE has executed the branch.

This means that an instruction is only single-stepped if it is the target of a branch instruction and its address matches the address the breakpoint is programmed for. In the example shown in Figure G2-5 on page G2-3953, this is 0x1014.

Usually this branch instruction is an exception return instruction that changes PE mode, branching from a PE mode in which the breakpoint does not generate a Breakpoint exception. A branch instruction that does not change PE mode would itself generate a Breakpoint exception. However, it might be a branch-to-self instruction as described above.

Because Address Mismatch breakpoints can single-step instructions, the behavior of an address mismatch Breakpoint exception is similar to the behavior of an AArch64 Software Step exception.

Note

• The example shown in Figure G2-5 on page G2-3953 assumes an A32 instruction. The same behavior applies for both 32-bit and 16-bit T32 instructions.

• Software Step exceptions are the highest priority exception. Breakpoint exceptions are lower priority. See Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548.

ITD control effects on address breakpoints on the first instruction in an IT block

In an implementation that supports the ITD control, if the value of the ITD field that applies to the current Exception level is 1, all of the following are true:

• An IT instruction can only be used to apply to one 16-bit T32 instruction.

• Only certain combinations of an IT instruction and second single 16-bit T32 instruction are permitted.

• For a permitted combination, it is IMPLEMENTATION DEFINED whether the implementation treats the combination as:
  — A pair of 16-bit instructions.
  — One 32-bit instruction.

If the implementation treats the combination as one 32-bit instruction, then as described in Other usage constraints for Address breakpoints on page G2-3957, an Address breakpoint might not generate a Breakpoint exception for an address match only on the second halfword of the instruction.

For this reason, if the ITD bit associated with the current Exception level is 1, ARM recommends that a debugger that wants to program a breakpoint to match on the second T32 instruction programs it to match on the IT instruction instead.

However, if returning from an exception whose preferred return address is the address of the second T32 instruction, then because the debugger is aware that the implementation has treated the combination as a pair of 16-bit instructions, the debugger is permitted to program the breakpoint to match on the second T32 instruction.

The ITD control fields are:

**HSCTLR.ITD** Applies to execution at EL2 when EL2 is using AArch32.

**SCTLR.ITD** Applies to execution at EL0 or EL1 when EL1 is using AArch32.

**SCTLR_1.E1.ITD** Applies to execution at EL0 using AArch32 when EL1 is using AArch64.

An implementation that does not support the ITD control behaves as if the value of the ITD field is 0, and therefore the information in this section does not apply to such an implementation.

Note

Programming the breakpoint to match on the second T32 instruction might be necessary when using an Address Mismatch breakpoint for single stepping.
Usage constraints

See the following:
•  Reserved DBGBCR<\text{n}>.BT values.
•  Reserved DBGBCR<\text{n}>,{SSC, HMC, PMC} values on page G2-3956.
•  Reserved DBGBCR<\text{n}>,BAS values on page G2-3956.
•  Reserved DBGBCR<\text{n}>,LBN values on page G2-3957.
•  Other usage constraints for Address breakpoints on page G2-3957.
•  Other usage constraints for Context breakpoints on page G2-3958.

Reserved DBGBCR<\text{n}>,BT values

Table G2-13 shows when particular DBGBCR<\text{n}>,BT values are reserved.

<table>
<thead>
<tr>
<th>BT value</th>
<th>Breakpoint type</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b001x</td>
<td>Context ID Match</td>
<td>For non context-aware breakpoints.</td>
</tr>
<tr>
<td>0b010x</td>
<td>Address Mismatch</td>
<td>If EDSCR.HDE is 1 and halting is allowed.</td>
</tr>
<tr>
<td>0b011x</td>
<td>-</td>
<td>Always.</td>
</tr>
<tr>
<td>0b100x</td>
<td>VMID Match</td>
<td>For non context-aware breakpoints, or if EL2 is not implemented.</td>
</tr>
<tr>
<td>0b101x</td>
<td>Context ID and VMID Match</td>
<td></td>
</tr>
<tr>
<td>0b11xx</td>
<td>-</td>
<td>Always.</td>
</tr>
</tbody>
</table>

If a breakpoint is programmed with one of these reserved BT values:

•  The breakpoint must behave as if it is either:
  —  Disabled.
  —  Programmed with a BT value that is not reserved, other than for a direct or external read of DBGBCR<\text{n}>.

•  For a direct or external read of DBGBCR<\text{n}>, if the reserved BT value:
  —  Has no function for any execution conditions, the value read back is UNKNOWN.
  —  Has a function for execution conditions other than the current execution conditions, the value read back is the value written. This permits software to save and restore the BT value so that the breakpoint functions for the other execution conditions.

The behavior of breakpoints with reserved BT values might change in future revisions of the architecture. For this reason, software must not rely on the behavior described here.
Reserved DBGBCR<n>.{SSC, HMC, PMC} values

Table G2-14 shows when particular combinations of DBGBCR<n>.{SSC, HMC, PMC} are reserved in stage 1 of an AArch32 translation regime.

<table>
<thead>
<tr>
<th>HMC, SSC, and PMC combination</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>All combinations with SSC set to 0b01 or 0b10.</td>
<td>When EL3 is not implemented and EL2 is implemented.</td>
</tr>
<tr>
<td>Any combination where HMC or SSC is nonzero, except for the combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When both of EL2 and EL3 are not implemented.</td>
</tr>
<tr>
<td>The combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When EL2 is not implemented.</td>
</tr>
<tr>
<td>Combinations not included in Table G2-11 on page G2-3946.</td>
<td>Always</td>
</tr>
</tbody>
</table>

For all breakpoints except Linked Context breakpoints, if a breakpoint is programmed with one of these reserved combinations:

- If the reserved combination has a function for other execution conditions:
  - The breakpoint must behave as if it is disabled.
  - A direct or external read of DBGBCR<n>.{SSC, HMC, PMC} returns the values written. This means that software can save and restore the combination so that the breakpoint can function for the other execution conditions.

- If the reserved combination does not have a function for other execution conditions:
  - It must behave either as if it is programmed with a combination that is not reserved or as if it is disabled.
  - A direct or external read of DBGBCR<n>.{SSC, HMC, PMC} returns UNKNOWN values.

If the breakpoint is a Linked Context breakpoint, then:

- The values of HMC, SSC, and PMC are ignored.
- A direct or external read of DBGBCR<n>.{SSC, HMC, PMC} returns UNKNOWN values

The behavior of breakpoints with reserved combinations of HMC, SSC, and PMC might change in future revisions of the architecture. For this reason, software must not rely on the behavior described here.

Reserved DBGBCR<n>.BAS values

For all Context breakpoints

DBGBCR<n>.BAS is RES1 and is ignored.

For all Address breakpoints

The supported values of the BAS field for the Address Match and Address Mismatch breakpoints are shown in Specifying the halfword-aligned address that an Address breakpoint matches on on page G2-3948.
If a breakpoint is programmed with a reserved BAS value:

- The breakpoint must behave as if it is either:
  - Disabled.
  - Programmed with a BAS value that is not reserved, other than for a direct or external read of DBGBCR\textsubscript{<n>}.  

- A direct or external read of DBGBCR\textsubscript{<n>}.BAS returns an UNKNOWN value.

Software must not rely on these properties as the behavior of reserved values might change in a future revision of the architecture.

*Reserved DBGBCR\textsubscript{<n>}.LBN values*

For all Context breakpoints

DBGBCR\textsubscript{<n>}.LBN reads UNKNOWN and its value is ignored.

For Linked Address breakpoints

A Linked Address breakpoint must link to a context-aware breakpoint. For a Linked Address breakpoint, any DBGBCR\textsubscript{<n>}.LBN value that is not for a context-aware breakpoint is reserved.

If a Linked Address breakpoint links to a breakpoint that is not implemented, or that is not context-aware, then reads of DBGBCR\textsubscript{<n>}.LBN return an UNKNOWN value and the behavior is CONSTRAINED UNPREDICTABLE. The Linked Address breakpoint behaves as if it is either:

- Disabled.
- Linked to an UNKNOWN context-aware breakpoint.

If a Linked Address breakpoint that links to a breakpoint that is implemented and that is context-aware, but that is either not enabled or not programmed as a Linked Context breakpoint, it behaves as if it is disabled.

For Unlinked Address breakpoints

DBGBCR\textsubscript{<n>}.LBN reads UNKNOWN and its value is ignored.

*Other usage constraints for Address breakpoints*

For all Address breakpoints

- DBGBVR\textsubscript{<n>}[1:0] are RES0 and are ignored.
- The DBGBXVR\textsubscript{<n>} is ignored.

For Address Match breakpoints

- For 32-bit instructions, if a breakpoint matches on the address of the second halfword but not the address of the first halfword, it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception.
- If DBGBCR\textsubscript{<n>}.BAS is \texttt{0b1111}, it is CONSTRAINED UNPREDICTABLE whether the breakpoint generates a Breakpoint exception for a T32 instruction starting at address ((DBGBVR\textsubscript{<n>}[31:2].00 + 2). For T32 instructions, ARM recommends that the debugger programs the BAS field with either \texttt{0b0011} or \texttt{0b1100}.

For Address Mismatch breakpoints

The constraints are the same as those described in *For Address Match breakpoints*, except that if two Address Mismatch breakpoints are programmed to match in the same Exception level and Security state, it is CONSTRAINED UNPREDICTABLE whether or not the instruction is stepped or a Breakpoint debug even is generated.
Other usage constraints for Context breakpoints

For all Context breakpoints

Any bits of DBGBVR<\texttt{n}> and DBGBXVR<\texttt{n}> that are not used to specify Context ID or VMID are RES0 and are ignored.

\textbf{Note}

This means that for Context ID Match breakpoints, the DBGBXVR<\texttt{n}> is RES0 and is ignored, and for VMID Match breakpoints, the DBGBVR<\texttt{n}> is RES0 and is ignored.

For Linked Context breakpoints

If no Linked Address breakpoints or Linked Watchpoints link to a Linked Context breakpoint, the Linked Context breakpoint does not generate any Breakpoint exceptions.

G2.9.7 Exception syndrome information and preferred return address

See the following:

- Exception syndrome information.
- Preferred return address on page G2-3959.

Exception syndrome information

The PE takes a Breakpoint exception as either:

- A Prefetch Abort exception if it is taken to PL1. In this case, it is taken to Abort mode.
- A Hyp trap exception, if it is taken to PL2 because HCR.TGE or HDCR.TDE is 1. In this case, it is taken to Hyp mode.

If the exception is taken to:

\textbf{Abort mode}

The PE sets all of the following:

- DBGDSCR\texttt{ext}.MOE to 0b0001, to indicate a Breakpoint exception.
- IFSR.FS to the code for a debug exception, 0b0010.
- The IFAR with an UNKNOWN value.
The PE does all of the following:

- Records information about the exception in the Hypervisor Syndrome Register, HSR. See Table G2-15.
- Sets DBGSCRext.MOE to 0b0001, to indicate a Breakpoint exception.
- Sets the HIFAR to an UNKNOWN value.

### Table G2-15 Information recorded in the HSR

<table>
<thead>
<tr>
<th>HSR field</th>
<th>Information recorded</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>The PE sets this to the code for a Prefetch Abort exception routed to Hyp mode, 0x20.</td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>The PE sets this to 1.</td>
</tr>
<tr>
<td>Instruction Specific Syndrome, ISS</td>
<td>ISS[24:10] RES0.</td>
</tr>
<tr>
<td></td>
<td>ISS[9] External Abort type (EA). The PE sets this to 0.</td>
</tr>
<tr>
<td></td>
<td>ISS[8:6] RES0.</td>
</tr>
<tr>
<td></td>
<td>ISS[5:0] Instruction Fault Status Code (IFSC). The PE sets this to the code for a debug exception, 0b100010.</td>
</tr>
</tbody>
</table>

**Note**

For information about how debug exceptions can be routed to PL2, see *Routing debug exceptions on page G2-3927.*

### Preferred return address

The preferred return address of a Breakpoint exception is the address of the instruction that was not executed because the PE took the Breakpoint exception instead.

This means that the preferred return address is the address of the instruction that caused the exception.

#### G2.9.8 Pseudocode description of Breakpoint exceptions taken from AArch32 state

*AArch32.BreakpointValueMatch()* returns a pair of results:

- A result for Address Match and Context breakpoints.
- A result for Address Mismatch breakpoints.

*AArch32.StateMatch()* tests the values in DBGBCR<n>.{SSC, HMC, PMC} and, if the breakpoint links to a Linked Context breakpoint, also tests the Linked Context breakpoint.

*AArch32.BreakpointMatch()* tests a committed instruction against all breakpoints.

*AArch32.CheckBreakpoint()* generates a FaultRecord. A Breakpoint exception is taken if all of the following are true:

- DBGSCRext.MDBGen is 1.
- Debug exceptions are enabled from the current Exception level and Security state. See *Enabling debug exceptions from the current Privilege level and Security state on page G2-3929.*
- All of the conditions required for Breakpoint exception generation are met. See *About Breakpoint exceptions on page G2-3938.*

**Note**

*AArch32.CheckBreakpoint()* might halt the PE and cause it to enter Debug state. External debug uses Debug state.
The `AArch32.Abort()` function processes the `FaultRecord` object returned by `AArch32.CheckBreakpoint()`, as described in *Abort exceptions on page G3-4019*. When a Breakpoint exception is taken to AArch32 state, the `AArch32.Abort()` function generates a Prefetch Abort exception.
G2.10  **Watchpoint exceptions**

This section describes Watchpoint exceptions in stage 1 of an AArch32 translation regime.

The PE is using an AArch32 translation regime when it is executing either:

- At EL1 or higher in an Exception level that is using AArch32.
- At EL0 using AArch32 when EL1 is using AArch32.

This section contains the following subsections:

- **About Watchpoint exceptions**.
- **Watchpoint types and linking of watchpoints on page G2-3963**.
- **Execution conditions for which a watchpoint generates Watchpoint exceptions on page G2-3964**.
- **Watchpoint data address comparisons on page G2-3965**.
- **Determining the memory location that caused a Watchpoint exception on page G2-3969**.
- **Watchpoint behavior on other instructions on page G2-3970**.
- **Usage constraints on page G2-3970**.
- **Exception syndrome information and preferred return address on page G2-3973**.
- **Pseudocode description of Watchpoint exceptions taken from AArch32 state on page G2-3974**.

G2.10.1  **About Watchpoint exceptions**

A **watchpoint** is an event that results from the execution of an instruction, based on a data address. Watchpoints are also known as **data breakpoints**.

A watchpoint operates as follows:

1. A debugger programs the watchpoint with a data address, or a data address range.
2. The watchpoint generates a **Watchpoint debug event** on an access to the address, or any address in the address range.

A watchpoint never generates a Watchpoint debug event on an instruction fetch.

An implementation can include between 2-16 watchpoints. In an implementation, DBGIDDR.WRP shows how many are implemented.

To use an implemented watchpoint, a debugger programs the following registers for the watchpoint:

- The **Watchpoint Control Register**, DBGWCR<n>. This holds control information for the watchpoint, for example an enable control.
- The **Watchpoint Value Register**, DBGWVR<n>. This holds the data virtual address used for watchpoint matching.

The registers are numbered, so that:

- DBGWCR1 and DBGWVR1 are for watchpoint number one.
- DBGWCR2 and DBGWVR2 are for watchpoint number two.
- ...  
- ...  
- DBGWCRn and DBGWVRn are for watchpoint number n.

A watchpoint can:

- Be programmed to generate Watchpoint debug events on read accesses only, on write accesses only, or on both types of access.
- Link to a **Linked Context breakpoint**, so that a Watchpoint debug event is only generated if the PE is in a particular context when the address match occurs.
A single watchpoint can be programmed to match on one or more address bytes. A watchpoint generates a Watchpoint debug event on an access to any byte that it is watching. The number of bytes a watchpoint is watching is either:

- One to eight bytes, provided that these bytes are contiguous and that they are all in the same naturally-aligned doubleword. A debugger uses the Byte Address Select field, DBGWCR<n>.BAS, to select the bytes. See Programming a watchpoint with eight bytes or fewer on page G2-3966.

- Eight bytes to 2GB, provided that both of the following are true:
  — The number of bytes is a power-of-two.
  — The range starts at an address that is aligned to the range size.

A debugger uses the MASK field, DBGWCR<n>.MASK, to program a watchpoint with eight bytes to 2GB. See Programming a watchpoint with eight or more bytes on page G2-3968.

A debugger must use either the BAS field or the MASK field. If it uses both, whether the watchpoint generates Watchpoint exceptions is CONSTRAINED UNPREDICTABLE. See Programming dependencies of the BAS and MASK fields on page G2-3971.

For each memory access, all of the watchpoints are tested. When a watchpoint is tested, it generates a Watchpoint debug event if all of the following are true:

- The watchpoint is enabled. That is, the watchpoint enable control for it, DBGWCR<n>.E, is 1.
- The conditions specified in the DBGWCR<n> are met.
- The comparison with the address held in the DBGWVR<n> is successful.
- If the watchpoint links to a Linked Context breakpoint, the comparison or comparisons made by the Linked Context breakpoint are successful. See on page G2-3942 shows this. See also Breakpoint context comparisons on page G2-3952.
- The instruction that initiates the memory access is committed for execution.
- The instruction that initiates the memory access passes its condition code check.

If halting is allowed and EDSCR.HDE is 1, Watchpoint debug events cause entry to Debug state.

Otherwise, if debug exceptions are:

- Enabled, Watchpoint debug events generate Watchpoint exceptions.
- Disabled, Watchpoint debug events are ignored.

--- Note ---

The remainder of this Watchpoint Exceptions section, including all subsections, describes watchpoints as generating Watchpoint exceptions.

However, the behavior described also applies if watchpoints are causing entry to Debug state.

---

The debug exception enable controls on page G2-3926 describes the enable controls for Watchpoint debug events.
G2.10.2 Watchpoint types and linking of watchpoints

When a debugger programs a watchpoint, it must program that watchpoint so that it is either:
• Used in isolation. In this case, the watchpoint is called an Unlinked watchpoint.
• Enabled for linking to a Linked Context breakpoint. In this case, the watchpoint is called a Linked watchpoint.

When a Linked watchpoint links to a Linked Context breakpoint, the Linked watchpoint only generates a Watchpoint exception if the PE is in a particular context when the data address match occurs. For example, a debugger might:

1. Program watchpoint number one with a data address.
2. Program breakpoint number five to be a Linked VMID Match breakpoint.
3. Link the watchpoint and the breakpoint together. A Watchpoint exception is only generated if both the data address matches and the VMID matches.

The Watchpoint Type field for a watchpoint, DBGWCR<n>.WT, controls whether the watchpoint is enabled for linking. If DBGWCR<n>.WT is 1, the watchpoint is enabled for linking.

Rules for linking watchpoints

The rules for watchpoint linking are as follows:
• Only Linked watchpoints can be linked.
• A Linked watchpoint can link to any type of Linked Context breakpoint. The Linked Breakpoint Number field, DBGWCR<n>.LBN, for the Linked watchpoint specifies the particular Linked Context breakpoint that the Linked watchpoint links to, and:
  — DBGWCR<n>.WT. {SSC, HMC, PAC} for the Linked watchpoint define the execution conditions that the watchpoint generates Watchpoint exceptions for. See Execution conditions for which a watchpoint generates Watchpoint exceptions on page G2-3964.
  — DBGBCR<n>.{SSC, HMC, PMC} for the Linked Context breakpoint are ignored.
• A Linked watchpoint cannot link to another watchpoint. The LBN field can therefore only specify a breakpoint.
• If a Linked watchpoint links to a breakpoint that is not context-aware, the behavior of the Linked watchpoint is CONSTRAINED UNPREDICTABLE. See Usage constraints on page G2-3970
• If a Linked watchpoint links to an Unlinked Context breakpoint, the Linked watchpoint never generates any Watchpoint exceptions.
• Multiple Linked watchpoints can link to a single Linked Context breakpoint.

Note

Multiple Address breakpoints can also link to a single Linked Context breakpoint. Breakpoint exceptions on page G2-3938 describes breakpoints.

Figure G2-2 on page G2-3942 shows an example of permitted watchpoint linking.
G2.10.3 Execution conditions for which a watchpoint generates Watchpoint exceptions

Each watchpoint can be programmed so that it only generates Watchpoint exceptions for certain execution conditions. For example, a watchpoint might be programmed to generate Watchpoint exceptions only when the PE is executing at EL2.

DBGWCR<%:n>: {SSC, HMC, PAC} define the execution conditions a watchpoint generates Watchpoint exceptions for, as follows:

Security State Control, SSC

Controls whether the watchpoint generates Watchpoint exceptions only in Secure state, only in Non-secure state, or in both Security states.

Note

This is determined by the Security state of the PE, not from the NS attribute returned by the translation of the virtual address on which the watchpoint is set.

Higher Mode Control, HMC, and Privileged Access Control, PAC

HMC and PAC together control which Privilege level the watchpoint generates Watchpoint exceptions in.

The PAC control relates to the privilege of the memory access, not to the Exception level or Privilege level at which the access was made.

Note

This means that, if the PE executes a Load unprivileged or Store unprivileged instruction at PL1, the resulting data access triggers a watchpoint only if both:

• PAC is programmed to a value that generates watchpoints on PL0 accesses.
• All other conditions for generating the watchpoint are met.

Example A32/T32 Load unprivileged and Store unprivileged instructions are LDRT and STRT.

Table G2-16 on page G2-3965 shows the valid combinations of HMC, SSC, and PAC, and for each combination shows which Privilege levels watchpoints generate Watchpoint exceptions in.

In the table:

Y or -

Means that a watchpoint programmed with the values of HMC, SSC, and PAC shown in that row:

Y Can generate Watchpoint exceptions at that Privilege level.
- Cannot generate Watchpoint exceptions at that Privilege level.

Res Means that the combination of HMC, SSC, and PAC is reserved. See Reserved DBGWCR<%:n>: {SSC, HMC, PAC} values on page G2-3971.
## G2.10 Watchpoint exceptions

### G2.10.4 Watchpoint data address comparisons

An address comparison is successful if bits [31:2] of the current data virtual address are equal to `DBGWVR<n>`[31:2], taking into account all of the following:

- The size of the access. See *Size of the data access* on page G2-3966.
- The bytes selected by `DBGWVR<n>`[5:0]. See *Programming a watchpoint with eight bytes or fewer* on page G2-3966.
- Any address ranges indicated by `DBGWVR<n>`[7:4]. See *Programming a watchpoint with eight or more bytes* on page G2-3968.

#### Note

`DBGWVR<n>`[1:0] are RES0 and are ignored.
Size of the data access

Because watchpoints can be programmed to generate Watchpoint exceptions on individual bytes, the size of each access must be taken into account. See Example G2-1.

Example G2-1

1. A debugger programs a watchpoint to generate Watchpoint exceptions only when the byte at address 0x1009 is accessed.
2. The PE accesses the unaligned doubleword starting at address 0x1003.

In this scenario, the watchpoint must generate a Watchpoint exception.

The size of data accesses initiated by DCIMVAC instructions is an IMPLEMENTATION DEFINED size that is both:

- From the inclusive range between:
  - The size that CTR\_DminLine defines.
  - 2KB.
- A power-of-two.

The lowest address accessed by a DCIMVAC instruction is the address supplied to the instruction, rounded down to the nearest multiple of the access size initiated by that instruction.

The highest address accessed is (size - 1) bytes above the lowest address accessed.

See also, *Watchpoint behavior on accesses by DCIMVAC instructions* on page G2-3970.

Programming a watchpoint with eight bytes or fewer

The Byte Address Select field, DBGWCR<n>.BAS, selects which bytes in the doubleword starting at the address contained in the DBGWVR<n> the watchpoint generates Watchpoint exceptions for.

If the address programmed into the DBGWVR<n> is:

- Doubleword-aligned:
  - All eight bits of DBGWCR<n>.BAS are used, and the descriptions given in Table G2-17 apply.
- Word-aligned but not doubleword-aligned:
  - Only DBGWCR<n>.BAS[3:0] are used, and the descriptions given in Table G2-18 on page G2-3967 apply. In this case, DBGWCR<n>.BAS[7:4] are RES0.

**Table G2-17 Supported BAS values when the DBGWVRn address alignment is doubleword**

<table>
<thead>
<tr>
<th>BAS value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00000000</td>
<td>Watchpoint never generates a Watchpoint exception</td>
</tr>
<tr>
<td>BAS[0] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:000 is accessed</td>
</tr>
<tr>
<td>BAS[1] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:001 is accessed</td>
</tr>
<tr>
<td>BAS[2] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:010 is accessed</td>
</tr>
<tr>
<td>BAS[3] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:011 is accessed</td>
</tr>
<tr>
<td>BAS[4] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:100 is accessed</td>
</tr>
</tbody>
</table>
If the BAS field is programmed with more than one byte, the bytes that it is programmed with must be contiguous.

For watchpoint behavior when its BAS field is programmed with non-contiguous bytes, see Other usage constraints on page G2-3972.

When programming the BAS field with anything other than 0b11111111, a debugger must also program DBGWCR<n>_EL1.BAS to be 0b00000. See Programming dependencies of the BAS and MASK fields on page G2-3971.

A watchpoint generates a Watchpoint exception whenever a watched byte is accessed, even if:

- The access size is smaller or larger than the address region being watched.
- The access is misaligned, and the base address of the access is not in the doubleword or word of memory addressed by the DBGWVR<n>[31:3]. See Example G2-1 on page G2-3966.

The following are some example configurations of the BAS field:

- **To program a watchpoint to generate a Watchpoint exception on the byte at address 0x1003, program:**
  - DBGWVR<n> with 0x1000.
  - DBGWCR<n>_EL1.BAS to be 0b00001000.

- **To program a watchpoint to generate a Watchpoint exception on the bytes at addresses 0x2003, 0x2004 and 0x2005, program:**
  - DBGWVR<n> with 0x2000.
  - DBGWCR<n>_EL1.BAS to be 0b00111000.

- **If the address programmed into the DBGWVR<n> is doubleword-aligned:**
  - To generate a Watchpoint exception when any byte in the word starting at the doubleword-aligned address is accessed, program DBGWCR<n>_BAS to be 0b00001111.
  - To generate a Watchpoint exception when any byte in the word starting at address DBGWVR<n>[31:3]:100 is accessed, program DBGWCR<n>_BAS to be 0b11110000.

---

**Table G2-17 Supported BAS values when the DBGWVRn address alignment is doubleword**

<table>
<thead>
<tr>
<th>BAS value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAS[5] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:101 is accessed</td>
</tr>
<tr>
<td>BAS[6] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:110 is accessed</td>
</tr>
<tr>
<td>BAS[7] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:3]:111 is accessed</td>
</tr>
</tbody>
</table>

**Table G2-18 Supported BAS values when the DBGWVRn address alignment is word**

<table>
<thead>
<tr>
<th>BAS valuea</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00000000</td>
<td>Watchpoint never generates a Watchpoint exception</td>
</tr>
<tr>
<td>BAS[0] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:2]:00 is accessed</td>
</tr>
<tr>
<td>BAS[1] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:2]:01 is accessed</td>
</tr>
<tr>
<td>BAS[2] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:2]:10 is accessed</td>
</tr>
<tr>
<td>BAS[3] == 1</td>
<td>Generates a Watchpoint exception if byte at address DBGWVR&lt;n&gt;[31:2]:11 is accessed</td>
</tr>
</tbody>
</table>

a. DBGWCR<n>_BAS[7:4] are RES0.
Note

ARM deprecates programming a DBGWVR<n> with an address that is not doubleword-aligned.

Programming a watchpoint with eight or more bytes

A debugger can use the MASK field, DBGWCR<n>.MASK, to program a single watchpoint with a data address range. The data address range must meet all of the following criteria:

- It is a size that is both:
  - A power-of-two.
  - A minimum of eight bytes.
  - A maximum of 2GB.
- It starts at an address that is aligned to the size.

The MASK field specifies the number of least significant data address bits that must be masked. Up to 31 least significant bits can be masked:

<table>
<thead>
<tr>
<th>MASK</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00000</td>
<td>No bits are masked.</td>
</tr>
<tr>
<td>0b00001</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0b00010</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0b00011</td>
<td>Three least significant bits are masked.</td>
</tr>
<tr>
<td>0b00100</td>
<td>Four least significant bits are masked.</td>
</tr>
<tr>
<td>0b00101</td>
<td>Five least significant bits are masked.</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>0b11111</td>
<td>31 least significant bits are masked.</td>
</tr>
</tbody>
</table>

If $n$ least significant address bits are masked, the watchpoint generates a Watchpoint exception on all of the following:

- Address DBGWVR<n>[31:$n]:000...
- Address DBGWVR<n>[31:$n]:111...
- Any address between these two addresses.

For example, if the four least significant address bits are masked, Watchpoint exceptions are generated for all addresses between DBGWVR<n>[31:4]:0000 and DBGWVR<n>[31:4]:1111, including these addresses.

Note

- The most significant bit cannot be masked. This means that the full address cannot be masked.
- For watchpoint behavior when its MASK field is programmed with a reserved value, see Reserved DBGWCR<n>.MASK values on page G2-3972.

When masking address bits, a debugger must both:

- Program DBGWCR<n>.BAS to be 0b11111111. See Programming dependencies of the BAS and MASK fields on page G2-3971.
- In the DBGWVR<n>, set the masked address bits to 0. For watchpoint behavior when any of the masked address bits are not 0, see Other usage constraints on page G2-3972.
G2.10.5 Determining the memory location that caused a Watchpoint exception

On a Watchpoint exception, the PE records an address in a Fault Address Register that the debugger can use to determine the memory location that triggered the watchpoint.

The Fault Address Register (FAR) used is either:
- DFAR, if the exception is taken to PL1.
- HDFAR, if the exception is taken to PL2.

In cases where one instruction triggers multiple watchpoints, only one address is recorded.

On entering Debug state on a Watchpoint debug event, the PE records the address in the EDWAR.

Note
If Debug state was entered from AArch32 state, then EDWAR[63:32] is UNKNOWN and must be ignored by the debugger.

For more information, see the subsections that follow. These are:
- Address recorded for Watchpoint exceptions generated by instructions other than Data Cache instructions.
- Address recorded for Watchpoint exceptions generated by Data Cache instructions on page G2-3970.

Address recorded for Watchpoint exceptions generated by instructions other than Data Cache instructions

The address recorded must be both:
- From the inclusive range between:
  - The lowest address accessed by the memory access that triggered the watchpoint.
  - The highest watchpointed address accessed by the memory access. A watchpointed address is an address that the watchpoint is watching.
- Within a naturally-aligned block of memory that is all of the following:
  - A power-of-two size.
  - No larger than 2KB.
  - No larger than the block size used by the A64 DC ZVA instruction.

Note
There are no architectural means to discover the A64 DC ZVA instruction block size from AArch32 state.

- Contains a watchpointed address accessed by the memory access.

The size of the block is IMPLEMENTATION DEFINED. There is no architectural means of discovering the size.

Example G2-2 Address recorded for a watchpoint programmed on 0x8019

A debugger programs a watchpoint to generate a Watchpoint exception on any access to the byte 0x8019.

An A32 load multiple instruction then loads nine registers starting from address 0x8004 upwards. This triggers the watchpoint.

If the DC ZVA block size is:
- 32 bytes, the address that the PE records must be between 0x8004 and 0x8019 inclusive.
- 16 bytes, the address that the PE records must be between 0x8010 and 0x8019 inclusive.
Address recorded for Watchpoint exceptions generated by Data Cache instructions

The address recorded is the address passed to the instruction. This means that the address recorded might be higher than the address of the location that triggered the watchpoint.

G2.10.6 Watchpoint behavior on other instructions

Under normal operating conditions, the following do not generate Watchpoint exceptions:

• Instruction cache maintenance instructions.
• Address translation instructions.
• TLB maintenance instructions.
• Preload instructions.
• All data cache maintenance instructions except DCIMVAC.

However, the debug architecture allows for IMPLEMENTATION DEFINED controls, such as those in ACTLR registers, to enable watchpoints on an IMPLEMENTATION DEFINED subset of these instructions. Whether a watchpoint treats the instruction as a load or a store, and the access size of instruction cache, address translation, and TLB operations are IMPLEMENTATION DEFINED.

The access size of the IMPLEMENTATION DEFINED instruction cache, address translation, and TLB operations which generate Watchpoint exceptions are IMPLEMENTATION DEFINED.

See also:

• Watchpoint behavior on accesses by Store-Exclusive instructions.
• Watchpoint behavior on accesses by DCIMVAC instructions.

Watchpoint behavior on accesses by Store-Exclusive instructions

If a watchpoint matches on a data access caused by a Store-Exclusive instruction, then:

• If the store fails because an exclusive monitor does not permit it, it is IMPLEMENTATION DEFINED whether the watchpoint generates a Watchpoint exception.
• Otherwise, the watchpoint generates a Watchpoint exception.

Watchpoint behavior on accesses by DCIMVAC instructions

It is IMPLEMENTATION DEFINED whether DCIMVAC operations can generate Watchpoint exceptions. If they can, they are treated as data stores. This means that for a watchpoint to match on an access caused by a DCIMVAC instruction, the debugger must program DBGWCR<n>.LSC to be one of the following:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>Match on data stores only.</td>
</tr>
<tr>
<td>11</td>
<td>Match on data stores and data loads.</td>
</tr>
</tbody>
</table>

Note

For the size of data accesses performed by DCIMVAC instructions, see Watchpoint data address comparisons on page G2-3965. The size of all data accesses must be considered because watchpoints can be programmed to match on individual bytes.

G2.10.7 Usage constraints

See the following:

• Reserved DBGWCR<n>.{SSC, HMC, PAC} values on page G2-3971.
• Reserved DBGWCR<n>.LBN values on page G2-3971.
• Programming dependencies of the BAS and MASK fields on page G2-3971.
• Reserved DBGWCR<n>.BAS values on page G2-3972.
• Reserved DBGWCR<n>.MASK values on page G2-3972.
• Other usage constraints on page G2-3972.
Reserved DBGWCR<n>.{SSC, HMC, PAC} values

Table G2-19 shows when particular combinations of DBGWCR<n>.{SSC, HMC, PAC} are reserved.

<table>
<thead>
<tr>
<th>HMC, SSC, and PMC combination</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>All combinations with SSC set to 0b01 or 0b10.</td>
<td>When EL3 is not implemented and EL2 is implemented.</td>
</tr>
<tr>
<td>All combinations where HMC or SSC is nonzero, except for the combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When both of EL2 and EL3 are not implemented</td>
</tr>
<tr>
<td>The combination with HMC set to 1, SSC set to 0b11, and PMC set to 0b00.</td>
<td>When EL2 is not implemented</td>
</tr>
<tr>
<td>Combinations not included in Table G2-16 on page G2-3965.</td>
<td>Always</td>
</tr>
</tbody>
</table>

If a watchpoint is programmed with one of these reserved combinations:

- The watchpoint must behave as if it is either:
  - Disabled.
  - Programmed with a combination that is not reserved, other than for a direct or external read of DBGWCR<n>.

- For a direct or external read of DBGWCR<n>, if the reserved combination:
  - Has no function for any execution conditions, the value read back for each of SSC, HMC, and PMC is UNKNOWN.
  - Has a function for execution conditions other than the current execution conditions, the value read back is the value written. This permits software to save and restore the combination so that the watchpoint functions for the other execution conditions.

The behavior of watchpoints with reserved combinations of SSC, HMC, and PAC might change in future revisions of the architecture. For this reason, software must not rely on the behavior described here.

Reserved DBGWCR<n>.LBN values

For Linked watchpoints

A Linked watchpoint must link to a context-aware breakpoint. For a Linked watchpoint, any DBGWCR<n>.LBN value that is not for a context-aware breakpoint is reserved.

If a Linked watchpoint links to a breakpoint that is not implemented, or that is not context-aware, then reads of DBGWCR<n>.LBN return an UNKNOWN value and the behavior is CONSTRAINED UNPREDICTABLE. The Linked watchpoint behaves as if it is either:

- Disabled.
- Linked to an UNKNOWN context-aware breakpoint.

If a Linked watchpoint links to a breakpoint that is implemented and is context-aware, but that is either not enabled or not programmed as a Linked Context breakpoint, it behaves as if it is disabled.

For Unlinked watchpoints

For Unlinked watchpoints, DBGWCR<n>.LBN reads UNKNOWN and its value is ignored.

Programming dependencies of the BAS and MASK fields

When programming a watchpoint, a debugger must use either:

- The MASK field, to program the watchpoint with an address range that can be eight bytes to 2GB.
- The BAS field, to select which bytes in the doubleword or word starting at the address contained in the DBGWVR<n> the watchpoint must generate Watchpoint exceptions for.
If the debugger uses the:

- MASK field, it must program BAS to be 0b11111111, so that all bytes in the doubleword or word are selected.
- BAS field, it must program MASK to be 0b00000, so that the MASK field does not indicate any address ranges.

If an enabled watchpoint has a MASK field that is non-zero and a BAS field that is not set to 0b11111111, then for each byte in the address range, it is CONSTRAINED UNPREDICTABLE whether or not a Watchpoint exception is generated.

**Reserved DBGWCR<n>.BAS values**

The BAS field must be programmed with a value \( \text{Zeros}(8-n-m) : \text{Ones}(n) : \text{Zeros}(m) \), where:

- \( n \) is a non-zero positive integer less-than-or-equal-to 8.
- \( m \) is a positive integer less-than 8.
- \( n+m \) is less-than-or-equal-to 8.

All other values are reserved.

---

**Note**

If \( x \) is zero, then \( \text{Zeros}(x) \) is an empty bitstring.

---

If \( \text{DBGWVR}<n>[2] \) is 1, \( \text{DBGWCR}<n>.BAS[7:4] \) are RES0 and are ignored.

If a watchpoint is programmed with a reserved BAS value:

- It is CONSTRAINED UNPREDICTABLE whether the watchpoint generates a Watchpoint exception for each byte in the doubleword or word of memory addressed by the \( \text{DBGWVR}<n> \).
- A direct or external read of \( \text{DBGWCR}<n>.BAS \) returns an UNKNOWN value.

Software must not rely on these properties as the behavior of reserved values might change in a future revision of the architecture.

**Reserved DBGWCR<n>.MASK values**

If a watchpoint is programmed with a reserved MASK value:

- The watchpoint must behave as if it is either:
  - Disabled.
  - Programmed with an \textit{UNKNOWN} value that is not reserved, that might be 0b00000, other than for a direct or external read of \( \text{DBGWCR}<n> \).
- A direct or external read of \( \text{DBGWCR}<n>.MASK \) returns an \textit{UNKNOWN} value.

**Other usage constraints**

For all watchpoints:

- \( \text{DBGWVR}<n>[1:0] \) are RES0 and are ignored.
- If \( \text{DBGWCR}<n>.MASK \) is nonzero, and any masked bits of \( \text{DBGWVR}<n> \) are not 0, it is CONSTRAINED UNPREDICTABLE whether the watchpoint generates a Watchpoint exception when the unmasked bits match.
- A watchpoint never generates any Watchpoint exceptions if \( \text{DBGWCR}<n>.LSC \) is 0b00.
G2.10.8 Exception syndrome information and preferred return address

See the following:

- Exception syndrome information.
- Preferred return address on page G2-3974.

Exception syndrome information

The PE takes a Watchpoint exception as either:

- A Data Abort exception, if it is taken to PL1. In this case, it is taken to Abort mode.
- A Hyp trap exception, if it is taken to PL2 because HCR.TGE or HDCR.TDE is 1. In this case, it is taken to Hyp mode.

If the exception is taken to:

Abort mode

The PE sets all of the following:

- DBGDSCRext.MOE to 0b1010, to indicate a Watchpoint exception.
- DFSR.CM to indicate whether a cache maintenance instruction caused the exception.
- DFSR.WnR to indicate whether the exception was generated on a read instruction or a write instruction.
- DFAR to an address that the debugger can use to determine the memory location that triggered the watchpoint. See Determining the memory location that caused a Watchpoint exception on page G2-3969.

In addition, if using the:

- Short-descriptor format, the PE sets DFSR.FS to the code for a debug exception, 0b00010, and DFSR.Domain to an UNKNOWN value.
- Long-descriptor format, the PE sets DFSR.STATUS to the code for a debug exception, 0b100010.

Hyp mode

The PE does all of the following:

- Records information about the exception in the Hypervisor Syndrome Register, HSR. See Table G2-20 on page G2-3974.
- Sets DBGDSCRext.MOE to 0b101, to indicate a Watchpoint exception.
- Sets the HDFAR to an address that the debugger can use to determine the memory location that triggered the watchpoint. See Determining the memory location that caused a Watchpoint exception on page G2-3969.
Note
For information about how debug exceptions can be routed to PL2, see Routing debug exceptions on page G2-3927.

Preferred return address
The preferred return address of a Watchpoint exception is the address of the instruction that was not executed because the PE took the Watchpoint exception instead.

This means that the preferred return address is the address of the instruction that caused the exception.

G2.10.9 Pseudocode description of Watchpoint exceptions taken from AArch32 state

AArch32.WatchpointByteMatch() tests an individual byte accessed by an operation.
AArch32.StateMatch() tests the values in DBGWCR<n>.{HMC, SSC, PAC}, and if the watchpoint is Linked, also tests the Linked Context breakpoint that the watchpoint links to.
AArch32.WatchpointMatch() tests the value in DBGWVR<n>.
AArch32.CheckWatchpoint() generates a FaultRecord. A Watchpoint exception is taken if all of the following are true:

- DBGDSCRext.MDBGen is 1.
- Debug exceptions are enabled from the current Exception level and Security state. See Enabling debug exceptions from the current Privilege level and Security state on page G2-3929.
- All of the conditions required for Watchpoint exception generation are met. See About Watchpoint exceptions on page G2-3961.

Note
AArch32.CheckWatchpoint() might halt the PE and cause it to enter Debug state. External debug uses Debug state.

The AArch32.Abort() function processes the FaultRecord object returned by AArch32.CheckWatchpoint(), as described in Abort exceptions on page G3-4019. If a Watchpoint exception is taken to AArch32 state, the AArch32.Abort() function generates a Data Abort exception.

Table G2-20 Information recorded in the HSR

<table>
<thead>
<tr>
<th>HSR field</th>
<th>Information recorded</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>The PE sets this to the code for a Data Abort exception routed to Hyp mode, 0x24.</td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>The PE sets this to 1.</td>
</tr>
<tr>
<td>Instruction Specific Syndrome, ISS</td>
<td></td>
</tr>
<tr>
<td>ISV[24]</td>
<td>Instruction Syndrome Valid (ISV). The PE sets this to 0.</td>
</tr>
<tr>
<td>ISS[23:10]</td>
<td>RES0.</td>
</tr>
<tr>
<td>ISS[9]</td>
<td>External Abort type (EA). The PE sets this to 0.</td>
</tr>
<tr>
<td>ISS[8]</td>
<td>Cache Maintenance (CM). The PE sets this to indicate whether a cache maintenance</td>
</tr>
<tr>
<td></td>
<td>instruction caused the exception.</td>
</tr>
<tr>
<td>ISS[7]</td>
<td>RES0.</td>
</tr>
<tr>
<td>ISS[6]</td>
<td>Write not Read (WnR). The PE sets this to indicate whether the exception was</td>
</tr>
<tr>
<td></td>
<td>generated on a read instruction or a write instruction.</td>
</tr>
<tr>
<td>ISS[5:0]</td>
<td>Data Fault Status Code (DFSC). The PE sets this to the code for a debug exception,</td>
</tr>
<tr>
<td></td>
<td>0b100010.</td>
</tr>
</tbody>
</table>
G2.11 Vector Catch exceptions

ARM deprecates the use of vector catch.

This section describes Vector Catch exceptions in stage 1 of an AArch32 translation regime.

The PE is using an AArch32 translation regime when it is executing either:

- At EL1 or higher in an Exception level that is using AArch32.
- At EL0 using AArch32 when EL1 is using AArch32.

--- Note ---

Vector Catch exceptions cannot be generated when the PE is using an AArch64 translation regime.

---

This section contains the following subsections:

- About Vector Catch exceptions.
- Exception vectors that Vector Catch exceptions can be enabled for on page G2-3977.
- Generation of Vector Catch exceptions on page G2-3978.
- Usage constraints on page G2-3980.
- Exception syndrome information and preferred return address on page G2-3980.
- Pseudocode description of Vector Catch exceptions on page G2-3981.

G2.11.1 About Vector Catch exceptions

Whenever the PE takes an exception, execution is forced to an address that is the exception vector for that exception.

Vector catch permits a debugger to trap exceptions based on the exception vector, or based on the exception type associated with the exception vector, as follows:

- If the address-matching form of vector catch is implemented, the debugger can trap exceptions based on the exception vector.
- If the exception-trapping form of vector catch is implemented, the debugger can trap exceptions based on the exception type associated with the exception vector.

The ARMv8-A architecture supports only these two forms of vector catch. Only one form can be implemented, and which is implemented is IMPLEMENTATION DEFINED. The DBGDEVID indicates which form is implemented.

Regardless of the form of vector catch implemented, a debugger enables Vector Catch exceptions for exception vectors or types by programming the DBGVCR. This register contains vector catch enable bits. Each of these bits corresponds to a different vector. When a debugger sets a vector catch enable bit to 1, Vector Catch exceptions are enabled for the corresponding exception vector or type.

--- Note ---

EL2 using AArch64 or EL3 using AArch64 can enable Vector Catch exceptions for vectors by programming the DBGVCR32_EL2. The DBGVCR32_EL2 is architecturally mapped to the DBGVCR.

---

When Vector Catch exceptions are enabled for an exception vector, this is called an enabled vector catch. The set of exception vectors that Vector Catch exceptions are enabled for is called the enabled vector catch set.

If the form of vector catch implemented is the:

**Address-matching form:**

The PE compares the virtual address of each instruction in the program flow with a subset of the enabled vector catch set.

If an address match occurs, a Vector Catch exception is generated when the instruction that caused the match is committed for execution.
Exception-trapping form

Whenever the PE takes an exception, if the vector the exception is taken to is included in a subset of the enabled vector catch set, a Vector Catch exception is generated.

The Vector Catch exception is generated as part of entry to the exception, and must be taken before the PE either executes any instructions or takes any further exceptions.

The addresses that comprise the subset depend on whether EL3 is implemented and, for the:
- Address-matching form, the current Security state.
- Exception-trapping form, the Security state that the exception is handled in.

See Generation of Vector Catch exceptions on page G2-3978.

Table G2-21 summarizes the differences between the address-matching and exception-trapping forms.

<table>
<thead>
<tr>
<th>Address-matching</th>
<th>Exception-trapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>An enabled vector catch generates a Vector Catch exception when an instruction that is fetched from the vector is committed for execution. This means that spurious Vector Catch exceptions might occur, where the Vector Catch exception does not result from an exception entry, but is instead caused by a branch to the vector. A branch to the vector might occur, for example, on a return from a nested exception or when simulating an exception entry.</td>
<td>An enabled vector catch generates a Vector Catch exception immediately after the PE takes the exception that is associated with the vector. This means that Vector Catch exceptions always result from exception entry, and not from branches to exception vectors.</td>
</tr>
<tr>
<td>A Vector Catch exception is generated as a result of an instruction fetch. This means that the Vector Catch exception has a priority relative to the other synchronous exceptions that result from an instruction fetch. Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 describes this prioritization.</td>
<td>A Vector Catch exception is generated as a result of an exception entry. This means that the Vector Catch exception is part of the exception that caused the Vector Catch exception. Therefore, the Vector Catch exception has no priority associated with it. For this reason, Vector Catch exceptions are outside the scope of the prioritization that Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 describes.</td>
</tr>
<tr>
<td>A Vector Catch exception can be preempted by another exception. If this happens, the Vector Catch exception is generated again when the exception handler branches back to the vector.</td>
<td>Vector Catch exceptions must be taken before other exceptions.</td>
</tr>
<tr>
<td>A Vector Catch exception can be generated as a result of an instruction fetch executed in any AArch32 mode except Hyp mode, including User mode.</td>
<td>Because a Vector Catch exception is generated as the result of an exception entry, the Vector Catch exception is only generated when the PE is in the AArch32 exception handling mode.</td>
</tr>
</tbody>
</table>
| If HCR.TGE is 1, Vector Catch exceptions can be generated for User mode instruction fetches from Non-secure PL1 vectors. | If HCR.TGE is 1, Vector Catch exceptions are never generated in Non-secure state, because:
- Exceptions are routed away from Non-secure PL1 vectors, to PL2.
- The architecture does not provide vector catch enable bits for the Hyp exception vectors. |

Depending on the implementation, some vector catch enable bits in the DBGVCR might be RES0. For example, if EL3 is not implemented or is implemented but is using AArch64, Monitor mode is not implemented, and so the enable bits for exception vectors for exceptions taken to Monitor mode are RES0. See Exception vectors that Vector Catch exceptions can be enabled for on page G2-3977 for the vector catch enable bits that exist for different implementations.

The debug exception enable controls on page G2-3926 describes the enable controls for Vector Catch exceptions.
G2.11.2 Exception vectors that Vector Catch exceptions can be enabled for

When the PE takes an exception, the exception vector is contained in a vector table at the Privilege level the exception is taken to.

Depending on the Security state and AArch32 mode the exception is taken to, when the exception is taken, the vector table used is the table that contains one of:

- Local exception vectors.
- Non-secure Local exception vectors.
- Secure Local exception vectors.
- Hyp exception vectors.
- Monitor exception vectors.

Table G2-22 shows which vector tables are implemented for different implementations. In the table:

- A dash, -, means that the Exception level is not implemented.
- 64 means that the Exception level is using AArch64.
- 32 means that the Exception level is using AArch32.

### Table G2-22 Vector tables implemented for different implementations

<table>
<thead>
<tr>
<th>Implementation</th>
<th>EL0</th>
<th>EL1</th>
<th>EL2</th>
<th>EL3</th>
<th>Vector table or tables implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Local exception vectors.</td>
</tr>
<tr>
<td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>64</td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Hyp exception vectors.</td>
</tr>
<tr>
<td>-</td>
<td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td>-</td>
<td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Monitor exception vectors.</td>
</tr>
<tr>
<td>64</td>
<td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td>32</td>
<td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Hyp exception vectors.</td>
</tr>
<tr>
<td>32</td>
<td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Non-secure Local exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Hyp exception vectors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Monitor exception vectors.</td>
</tr>
</tbody>
</table>

For example, in an AArch32-only implementation that includes EL0, EL1, and EL3, when the PE takes an exception to Monitor mode, it uses the vector table containing Monitor exception vectors.
The tables that follow show the vectors that Vector Catch exceptions can be enabled for, and their corresponding vector catch enable bits in the DBGVCR:

- Table G2-23 shows the Local exception vectors, Secure Local exception vectors, and Non-secure Local exception vectors that Vector Catch exceptions can be enabled for.
- Table G2-24 shows the Monitor exception vectors that Vector Catch exceptions can be enabled for.

The ARMv8-A architecture does not provide vector catch enable bits for the Hyp exception vectors.

### Table G2-23 Local exception vectors, Secure Local exception vectors, and Non-secure Local exception vectors that Vector Catch exceptions can be enabled for

<table>
<thead>
<tr>
<th>Vector catch enable bit</th>
<th>Exception type</th>
<th>Local exception vectors</th>
<th>Non-secure Local exception vectors</th>
<th>Non-secure Local exception vectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>SF</td>
<td>FIQ interrupt</td>
<td>VBAR + 0x00000001C</td>
<td>0xFFFF001C</td>
<td></td>
</tr>
<tr>
<td>SI</td>
<td>IRQ interrupt</td>
<td>VBAR + 0x0000000018</td>
<td>0xFFFF0018</td>
<td></td>
</tr>
<tr>
<td>SD</td>
<td>Data Abort</td>
<td>VBAR + 0x000000010</td>
<td>0xFFFF0010</td>
<td></td>
</tr>
<tr>
<td>SP</td>
<td>Prefetch Abort</td>
<td>VBAR + 0x00000000C</td>
<td>0xFFFF000C</td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td>Supervisor Call</td>
<td>VBAR + 0x00000008</td>
<td>0xFFFF0008</td>
<td></td>
</tr>
<tr>
<td>SU</td>
<td>Undefined Instruction</td>
<td>VBAR + 0x00000004</td>
<td>0xFFFF0004</td>
<td></td>
</tr>
</tbody>
</table>

*a. If EL3 is implemented and is using AArch32, VBAR is banked. The Secure Local exception vectors use VBAR_S and the Non-secure Local Exception vectors use VBAR_NS.*

### Table G2-24 Monitor exception vectors that Vector Catch exceptions can be enabled for

<table>
<thead>
<tr>
<th>Vector catch enable bit</th>
<th>Exception type</th>
<th>Monitor exception vectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>MF</td>
<td>FIQ interrupt</td>
<td>MVBAR + 0x00000001C</td>
</tr>
<tr>
<td>MI</td>
<td>IRQ interrupt</td>
<td>MVBAR + 0x000000018</td>
</tr>
<tr>
<td>MD</td>
<td>Data Abort</td>
<td>MVBAR + 0x000000010</td>
</tr>
<tr>
<td>MP</td>
<td>Prefetch Abort</td>
<td>MVBAR + 0x00000000C</td>
</tr>
<tr>
<td>MS</td>
<td>Secure Monitor Call</td>
<td>MVBAR + 0x000000008</td>
</tr>
</tbody>
</table>

*Note*

There is no vector catch enable bit for Monitor trap exceptions.

### G2.11.3 Generation of Vector Catch exceptions

How Vector Catch exceptions are generated depends on which form is implemented:

- *Address-matching form on page G2-3979.*
- *Exception-trapping form on page G2-3979.*
Address-matching form

The PE compares the virtual address of each instruction in the program flow is with some or all of the addresses in
the enabled vector catch set, as follows:

- If EL3 is not implemented, the enabled vector catch set contains only Local exception vectors. The PE
  compares the virtual address of each instruction in the program flow, including those executed at EL0, with
  all addresses in the enabled vector catch set.

- If EL3 is implemented, the enabled vector catch set might contain one or more of the following:
  - Monitor exception vectors, if EL3 is using AArch32.
  - Secure Local exception vectors.
  - Non-secure Local exception vectors.

In this case, Table G2-25 shows which addresses, in the enabled vector catch set, the virtual address of each
instruction in the program flow is compared with.

<table>
<thead>
<tr>
<th>EL3 is using</th>
<th>For exceptions taken to:</th>
<th>Non-secure PL1 modes</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch64</td>
<td>Secure Local exception vectors</td>
<td></td>
</tr>
<tr>
<td>AArch32</td>
<td>Secure Local exception vectors and Monitor exception vectors</td>
<td>Non-secure Local exception vectors</td>
</tr>
</tbody>
</table>

Table G2-25 Comparisons made if the implementation includes EL3

For example, for exceptions taken to a Secure PL1 mode when EL3 is using AArch64, the virtual address of each
instruction in the program flow is compared with each Secure Local exception vector in the enabled vector catch set.

For each instruction in the program flow, the PE tests for any possible Vector Catch exceptions before executing the
instruction. If a match occurs, a Vector Catch exception is generated when the instruction is committed for
execution, regardless of all of the following:

- Whether the instruction passes its condition code check.
- Whether the instruction is executed as part of exception entry.
- If EL2 is implemented, what HCR.{IMO, FMO, AMO} are set to.
- If EL3 is implemented, what SCR.{IRQ, FIQ, EA} are set to.

Exception-trapping form

When the PE takes an exception, it tests whether the exception is by branching to an exception vector in a subset of
the enabled vector catch set, as follows:

- If EL3 is not implemented, the enabled vector catch set contains only Local exception vectors. The PE tests
  whether the exception is by branching to any address in the enabled vector catch set.

- If EL3 is implemented, the enabled vector catch set might contain one or more of the following:
  - Monitor exception vectors, if EL3 is using AArch32.
  - Secure Local exception vectors.
  - Non-secure Local exception vectors.
In this case, the PE tests whether the exception is by branching to a vector in one of the subsets that Table G2-26 shows. In the table, n/a means not applicable.

### Table G2-26 Subsets that the PE tests within if EL3 is implemented

<table>
<thead>
<tr>
<th>EL3 is using</th>
<th>For exceptions taken to:</th>
<th>Other Secure PL1 modes</th>
<th>Non-secure PL1 modes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Monitor mode</td>
<td>n/a</td>
<td>Secure Local exception vectors</td>
<td>Non-secure Local exception vectors</td>
</tr>
<tr>
<td>AArch64</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AArch32</td>
<td>Monitor exception vectors</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For example, for an exception taken to a Secure PL1 mode when EL3 is using AArch64, the PE tests whether the exception is by branching to any of the Secure Local exception vectors in the enabled vector address set.

If the exception is by branching to a vector in the subset, a Vector Catch exception is generated as part of exception entry. That is, a Vector Catch exception is generated instead of the exception handler executing its first instruction.

#### G2.11.4 Usage constraints

See the following subsections:
- Usage constraints that apply to both forms of vector catch.
- Usage constraints that apply only to the address-matching form.

##### Usage constraints that apply to both forms of vector catch

For Vector Catch exceptions enabled for either the Prefetch Abort exception vector or the Data Abort exception vector, if one of these exception types is taken to the Exception level that debug exceptions are targeting, behavior is CONSTRAINED UNPREDICTABLE. Either:

- Vector catch is ignored, therefore a Vector Catch exception is not generated.
- Vector catch generates a Prefetch Abort debug exception. For Vector Catch exceptions enabled for the Prefetch Abort exception vector, the PE might enter a recursive loop of Prefetch Abort exceptions causing Vector Catch exceptions and Vector Catch exceptions causing Prefetch Abort exceptions.

--- Note ---

The Exception level that debug exceptions are targeting is called the debug target Exception level, EL_D. Routing debug exceptions on page G2-3927 describes how EL_D is derived.

##### Usage constraints that apply only to the address-matching form

Exception vectors are at word-aligned addresses, and:

- It is CONSTRAINED UNPREDICTABLE whether an enabled vector catch generates a Vector Catch exception for a 32-bit T32 instruction starting at the halfword-aligned address immediately prior to the vector address.
- T32 instructions that start at the halfword-aligned address immediately after the exception vector do not generate Vector Catch exceptions.

For the address-matching form, Vector Catch exceptions have the same priority as Breakpoint exceptions. If a single instruction causes both a Vector Catch exception and a Breakpoint exception, it is CONSTRAINED UNPREDICTABLE which of these debug exceptions the PE takes.

#### G2.11.5 Exception syndrome information and preferred return address

See the following:
- Exception syndrome information on page G2-3981.
• Preferred return address.

Exception syndrome information

The PE takes a Vector Catch exception as either:

• A Prefetch Abort exception if it is taken to PL1. In this case, it is taken to Abort mode.
• A Hyp trap exception, if it is taken to PL2 because HCR.TGE or HDCR.TDE is 1. In this case, it is taken to Hyp mode.

If the exception is taken to:

PL1 Abort mode

The PE sets all of the following:

• IFSR.FS to the code for a debug exception, 0b00010.
• DBGDSCRewt.MOE to 0b0101, to indicate a Vector Catch exception.
• The IFAR with an UNKNOWN value.

PL2 Hyp mode

The PE does all of the following:

• Records information about the exception in the Hypervisor Syndrome Register, HSR. See Table G2-27.
• Sets DBGDSCRewt.MOE to 0b0101, to indicate a Vector Catch exception.
• Sets the HIFAR to an unknown value.

Note

For information about how debug exceptions can be routed to PL2, see Routing debug exceptions on page G2-3927.

Preferred return address

The preferred return address of a Vector Catch exceptions is the address of the instruction that was not executed because the PE took the Vector Catch exception instead.

This means that the preferred return address is the exception vector. This is true regardless of whether the address-matching form or the exception trapping form is implemented.

G2.11.6 Pseudocode description of Vector Catch exceptions

The AArch32.VCRMatch() pseudocode function checks whether the instruction at address generates a Vector Catch exception. It therefore shows the address-matching form of vector catch.

Table G2-27 Information recorded in the HSR

<table>
<thead>
<tr>
<th>HSR field</th>
<th>Information recorded</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception Class, EC</td>
<td>The PE sets this to the code for a Prefetch Abort exception routed to Hyp mode, 0x20</td>
</tr>
<tr>
<td>Instruction Length, IL</td>
<td>The PE sets this to 1.</td>
</tr>
<tr>
<td>Instruction Specific Syndrome</td>
<td></td>
</tr>
<tr>
<td>ISS[24:10] RES0.</td>
<td></td>
</tr>
<tr>
<td>ISS[9] External Abort type (EA)</td>
<td>The PE sets this to 0.</td>
</tr>
<tr>
<td>ISS[8:6] RES0.</td>
<td></td>
</tr>
<tr>
<td>ISS[5:0] Instruction Fault Status Code (IFSC)</td>
<td>The PE sets this to the code for a debug exception, 0b100010.</td>
</tr>
</tbody>
</table>
The `AArch32.CheckVectorCatch()` pseudocode function uses `AArch32.VCRMatch()` to test whether the instruction generates a Vector Catch exception, and if `AArch32.VCRMatch()` returns TRUE it generates that event.

The `AArch32.Abort()` function processes the Faultrecord object returned by `AArch32.CheckVectorCatch()`, as described in *Abort exceptions* on page G3-4019. If there is a Vector Catch exception, the `AArch32.Abort()` function generates a Prefetch Abort exception.
G2.12 Synchronization and debug exceptions

The behavior of debug depends on all of the following:

• The state of the external debug authentication interface.
• Indirect reads of:
  — External debug registers.
  — System registers, including system debug registers.
  — Special-purpose registers.

If a change is made to any of these, the effect of that change on debug exception generation cannot be relied on until after a **Context synchronization event** has occurred.

For any instructions executed between the time when the change is made and the time when the next Context synchronization event occurs, it is CONSTRAINED UNPREDICTABLE whether debug uses the state of the PE before the change, or the state of the PE after the change.

**Example G2-3**

1. Software changes DBGDSCRext.MDBGen from 0 to 1.
2. An instruction is executed, that would cause a Breakpoint exception if self-hosted debug uses the state of the PE after the change.
3. A **Context synchronization event** occurs.

In this case, it is CONSTRAINED UNPREDICTABLE whether the instruction generates a Breakpoint exception.

**Example G2-4**

1. Software unlocks the OS lock.
2. The PE executes some instructions.
3. A **Context synchronization event** occurs.

During the time when the PE is executing some instructions, step 2, it is CONSTRAINED UNPREDICTABLE whether debug exceptions other than Breakpoint Instruction exceptions can be generated.

---

**Note**

• See Context synchronization event for the definition of this term.
• Some register updates are self-synchronizing. Others require an explicit Context synchronization event. For more information, see both:
  — Synchronization of changes to AArch32 System registers on page G4-4163.
  — Accessing PSTATE fields on page G1-3806.
  — Synchronization of changes to the external debug registers on page H8-4964.
G2.12.1 State and mode changes without explicit context synchronization events

Most changes to the Exception level, and most changes to the Security state if EL3 is implemented, happen as a result of operations that are an explicit Context synchronization event. This is because taking an exception and returning from an exception are both explicit Context synchronization events, and the Privilege level and Security state can only change as a result of taking or returning from an exception.

However, some Security state and AArch32 mode changes can happen because of operations that are not an explicit Context synchronization event. These are:

- AArch32 mode changes caused by MSR and CPS instructions. A mode change might be to a mode at a lower Privilege level.

- If EL3 is using AArch32, a Security state change caused by a direct write to the SCR in a privileged mode other than Monitor mode, to set SCR.NS to 1.
Chapter G3
The AArch32 System Level Memory Model

This chapter provides a system level view of the general features of the memory system. It contains the following sections:

• About the memory system architecture on page G3-3986.
• Address space on page G3-3987.
• Mixed-endian support on page G3-3988.
• AArch32 cache and branch predictor support on page G3-3989.
• System register support for IMPLEMENTATION DEFINED memory features on page G3-4013.
• External aborts on page G3-4014.
• Memory barrier instructions on page G3-4016.
• Pseudocode description of general memory system instructions on page G3-4017.
G3.1 About the memory system architecture

The ARM architecture supports different implementation choices for the memory system microarchitecture and memory hierarchy, depending on the requirements of the system being implemented. In this respect, the memory system architecture describes a design space in which an implementation is made. The architecture does not prescribe a particular form for the memory systems. Key concepts are abstracted in a way that permits implementation choices to be made while enabling the development of common software routines that do not have to be specific to a particular microarchitectural form of the memory system. For more information about the concept of a hierarchical memory system see Memory hierarchy on page E2-2318.

G3.1.1 Form of the memory system architecture

The ARMv8 A-profile architecture includes a Virtual Memory System Architecture (VMSA), described in Chapter G4 The AArch32 Virtual Memory System Architecture.

G3.1.2 Memory attributes

Memory types and attributes on page E2-2342 describes the memory attributes, including how different memory types have different attributes. Each location in memory has a set of memory attributes, and the translation tables define the virtual memory locations, and the attributes for each location.

Table G3-1 shows the memory attributes that are visible at the system level.

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Shareability</th>
<th>Cacheability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Devicea</td>
<td>Outer Shareable</td>
<td>Non-cacheable.</td>
</tr>
<tr>
<td>Normal</td>
<td>One of:</td>
<td>One ofb:</td>
</tr>
<tr>
<td></td>
<td>• Non-shareable.</td>
<td>• Non-cacheable.</td>
</tr>
<tr>
<td></td>
<td>• Inner Shareable.</td>
<td>• Write-Through Cacheable.</td>
</tr>
<tr>
<td></td>
<td>• Outer Shareable.</td>
<td>• Write-Back Cacheable.</td>
</tr>
</tbody>
</table>

a. Takes additional attributes, see Device memory on page E2-2346.
b. See also Cacheability, cache allocation hints, and cache transient hints on page G3-3992.

For more information on Cacheability and Shareability see The Cacheability and Shareability memory attributes on page E2-2319, Non-shareable Normal memory on page E2-2344, and Caches and memory hierarchy on page E2-2318.
G3.2 Address space

The ARMv8 architecture is designed to support a wide range of applications with different memory requirements. It supports a range of physical address (PA) sizes, and provides associated control and identification mechanisms. For more information, see About VMSAv8-32 on page G4-4022.

G3.2.1 Address space overflow or underflow

This subsection describes address space overflow or underflow:

Instruction address space overflow

When a PE performs a normal, sequential execution of instructions, it calculates:

(address_of_current_instruction) + (size_of_executed_instruction)

This calculation is performed after each instruction to determine which instruction to execute next.

If the address calculation performed after executing an A32 or T32 instruction overflows \(0xFFFFFFFF\), the program counter becomes UNKNOWN.

If the PE executes an instruction for which the instruction address, size, and alignment mean that it contains the bytes \(0xFFFFFFFF\) and \(0x00000000\), the bytes that apparently from \(0x00000000\) onwards come from an UNKNOWN address.

Data address space overflow and underflow

If the PE executes a load or store instruction for which the computed address, total access size, and alignment mean that it accesses bytes \(0xFFFFFFFF\) and \(0x00000000\), then the bytes that apparently come from \(0x00000000\) onwards come from UNKNOWN addresses.
G3.3 Mixed-endian support

Table G3-2 shows the endianness of explicit data accesses and translation table walks.

Table G3-2 Endianness support

<table>
<thead>
<tr>
<th>Exception level</th>
<th>Explicit data accesses</th>
<th>Stage 1 translation table walks</th>
<th>Stage 2 translation table walks</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>PSTATE.E</td>
<td>SCTLR(S/NS).EE</td>
<td>HSCTRL.EE</td>
</tr>
<tr>
<td>EL1</td>
<td>PSTATE.E</td>
<td>SCTLR(S/NS).EE</td>
<td>HSCTRL.EE</td>
</tr>
<tr>
<td>EL2</td>
<td>PSTATE.E</td>
<td>HSCTRL.EE</td>
<td>N/A</td>
</tr>
<tr>
<td>EL3</td>
<td>PSTATE.E</td>
<td>SCTLR(S).EE</td>
<td>N/A</td>
</tr>
</tbody>
</table>

ARMv8 provides the following options for endianness support:

- All Exception levels support mixed-endianness:
  - SCTLR(S/NS).EE, HSCTRL.EE, and PSTATE.E are RW.

- Only EL0 supports mixed-endianness and EL1, EL2, and EL3 support only little-endianness:
  - SCTLR(S/NS).EE and HSCTRL.EE are RES0. PSTATE.E is RW when in EL0 and RES0 when in EL1, EL2, or EL3. SPSR.E is also RES0 when not returning to EL0.

- Only EL0 supports mixed-endianness and EL1, EL2, and EL3 support only big-endianness:
  - SCTLR(S/NS).EE and HSCTRL.EE are RES1. PSTATE.E is RW when in EL0 and RES1 when in EL1, EL2, or EL3. SPSR.E is also RES1 when not returning to EL0.

- All Exception levels support only little-endianness:
  - Each of SCTLR(S/NS).EE, HSCTRL.EE, PSTATE.E, and SPSR.E is RES0.

- All Exception levels support only big-endianness:
  - Each of SCTLR(S/NS).EE, HSCTRL.EE, PSTATE.E, and SPSR.E is RES1.

If mixed endian support is implemented for an Exception level using AArch32, endianness is controlled by PSTATE.E. For exception returns to AArch32 state, PSTATE.E is copied from SPSR_ELx.E. If the target Exception level supports only little-endian accesses, SPSR_ELx.E is RES0. If the target Exception level supports only big-endian accesses, SPSR_ELx.E is RES1.

Note

- When using AArch32, ARM deprecates PSTATE.E having a different value from the equivalent System register EE bit when in EL1, EL2 or EL3. The use of the SETE0 instruction is also deprecated.

- If the higher Exception levels are using AArch64, the corresponding registers are:
  - SCTLR_EL1 for SCTLR(NS).
  - SCTLR_EL2 for HSCTRL.
  - SCTLR_EL3 for SCTLR(S).

The BigEndian() function determines whether the current Exception level and Execution state is using big-endian data.
G3.4 AArch32 cache and branch predictor support

The following sections describe the support for caches and branch predictors in AArch32 state:

- General behavior of the caches.
- Cache identification on page G3-3991.
- Cacheability, cache allocation hints, and cache transient hints on page G3-3992.
- Enabling and disabling the caching of memory accesses in AArch32 state on page G3-3993.
- Behavior of caches at reset on page G3-3995.
- AArch32 cache and branch predictor maintenance instructions on page G3-3999.
- About cache maintenance in ARMv8 on page G3-3995.
- AArch32 cache and branch predictor maintenance instructions on page G3-3999.
- Cache lockdown on page G3-4010.
- System level caches on page G3-4012.

See also Chapter G4 The AArch32 Virtual Memory System Architecture, and in particular Caches in VMSAv8-32 on page G4-4106.

--- Note ---

- Branch predictors typically use a form of cache to hold branch target data. Therefore, they are included in this section.
- In the instruction mnemonics, MVA is a synonym for VA.

G3.4.1 General behavior of the caches

When a memory location is marked with a Normal Cacheable memory attribute, determining whether a copy of the memory location is held in a cache still depends on many aspects of the implementation. The following non-exhaustive list of factors might be involved:

- The size, line length, and associativity of the cache.
- The cache allocation algorithm.
- Activity by other elements of the system that can access the memory.
- Speculative instruction fetching algorithms.
- Speculative data fetching algorithms.
- Interrupt behaviors.

Given this range of factors, and the large variety of cache systems that might be implemented, the architecture cannot guarantee whether:

- A memory location present in the cache remains in the cache.
- A memory location not present in the cache is brought into the cache.

Instead, the following principles apply to the behavior of caches:

- The architecture has a concept of an entry locked down in the cache. How lockdown is achieved is IMPLEMENTATION DEFINED, and lockdown might not be supported by:
  - A particular implementation.
  - Some memory attributes.

- An unlocked entry in a cache might not remain in that cache. The architecture does not guarantee that an unlocked cache entry remains in the cache or remains incoherent with the rest of memory. Software must not assume that an unlocked item that remains in the cache remains dirty.
A locked entry in a cache is guaranteed to remain in that cache. The architecture does not guarantee that a locked cache entry remains incoherent with the rest of memory, that is, it might not remain dirty.

--- Note ---
For more information, see *The interaction of cache lockdown with cache maintenance instructions on page G3-4010.*

• Any memory location that has a Normal Cacheable attribute at either the current Exception level or at a higher Exception level can be allocated to a cache at any time.

• It is guaranteed that no memory location that does not have a Normal Cacheable attribute is allocated into the cache.

• It is guaranteed that no memory location is allocated to the cache if it has a Normal Non-cacheable attribute or any type of Device memory attribute in both:
  — The translation regime at the current Exception level.
  — The translation regime at any higher Exception level.

• For data accesses, any memory location with a Normal Inner Shareable or Normal Outer Shareable attribute is guaranteed to be coherent with all masters in its Shareability domain.

• Any memory location is not guaranteed to remain incoherent with the rest of memory.

• The eviction of a cache entry from a cache level can overwrite memory that has been written by another observer only if the entry contains a memory location that has been written to by an observer in the Shareability domain of that memory location. The maximum size of the memory that can be overwritten is called the *Cache Write-back Granule.* In some implementations the CTR identifies the Cache Write-back Granule, see *CTR, Cache Type Register on page G6-4293.*

• The allocation of a memory location into a cache cannot cause the most recent value of that memory location to become invisible to an observer, if it was previously visible to that observer.

--- Note ---
The Cacheability attribute of an address is determined by the applicable translation table entry for that address, as modified by any applicable System register Cacheability controls, such as the SCTLR.{I, C} controls.

For the purpose of these principles, a cache entry covers at least 16 bytes and no more than 2KB of contiguous address space, aligned to the size of the cache entry.
G3.4.2 Cache identification

The ARMv8 cache identification consists of a set of registers that describe the implemented caches that are affected by cache maintenance instructions executed on the PE. This includes cache maintenance instructions that:

- Affect the entire cache, for example ICIALLUIS.
- Operate by address, for example ICIMVAU.
- Operate by set/way, for example DCISW.

The cache identification registers are:

- A single Cache Type Register, CTR, that defines:
  - The minimum line length of any of the instruction caches affected by the instruction cache maintenance instructions.
  - The minimum line length of any of the data or unified caches, affected by the data cache maintenance instructions.
  - The cache indexing and tagging policy of the Level 1 instruction cache.

Note

It is IMPLEMENTATION DEFINED whether caches beyond the PoC will be reported by this mechanism, and because of the possible existence of system caches some caches before the PoC might not be reported. For more information about system caches see System level caches on page G3-4012.

- A single Cache Level ID Register, CLIDR, that defines:
  - The type of cache that is implemented and can be maintained using the architected cache maintenance instructions that operate by set/way or operate on the entire cache at each cache level, up to the maximum of seven levels.
  - The Level of Unification Inner Shareable (LoUIS), Level of Coherence (LoC) and the Level of Unification (LoU) for the caches. See Terms used in describing the maintenance instructions on page G3-3996 for a definition of these terms.
  - An optional ICB field to indicate the boundary between the caches use for caching Inner Cacheable memory regions and those used only for caching Outer Cacheable regions.

- A single Cache Size Selection Register, CSSELR, that selects the cache level and cache type of the current Cache Size Identification Register.

- For each implemented cache that is identifiable by this mechanism, across all the levels of caching, a Cache Size Identification Register, CCSIDR, that defines:
  - Whether the cache supports Write-Through, Write-Back, Read-Allocate and Write-Allocate.
  - The number of sets, associativity and line length of the cache. See Terms used in describing the maintenance instructions on page G3-3996 for a definition of these terms.

To determine the cache topology associated with a PE:

1. Read the Cache Type Register to find the indexing and tagging policy used for the Level 1 instruction cache. This register also provides the size of the smallest cache lines used for the instruction caches, and for the data and unified caches. These values are used in cache maintenance instructions.

2. Read the Cache Level ID Register to find what caches are implemented. The register includes seven Cache type fields, for cache levels 1 to 7. Scanning these fields, starting from Level 1, identifies the instruction, data or unified caches implemented at each level. This scan ends when it reaches a level at which no caches are defined. The Cache Level ID Register also specifies the Level of Unification (LoU) and the Level of Coherence (LoC) for the cache implementation.
3. For each cache identified at stage 2:
   • Write to the Cache Size Selection Register to select the required cache. A cache is identified by its level, and whether it is:
     — An instruction cache.
     — A data or unified cache.
   • Read the Cache Size ID Register to find details of the cache.

G3.4.3 Cacheability, cache allocation hints, and cache transient hints

Cacheability only applies to Normal memory, and is defined independently for Inner and Outer cache locations. All types of Device memory are always treated as Non-cacheable.

As described in Memory types and attributes on page E2-2342, the memory attributes include a cacheability attribute that is one of:
   • Non-cacheable.
   • Write-Through cacheable.
   • Write-Back cacheable.

In ARMv8, Cacheability attributes other than Non-cacheable can be complemented by a cache allocation hint. This is an indication to the memory system of whether allocating a value to a cache is likely to improve performance. In addition, it is IMPLEMENTATION DEFINED whether a cache transient hint is supported, see Transient cacheability hint.

The cache allocation hints are assigned independently for read and write accesses, and therefore when the Transient hit is supported the following cache allocation hints can be used:

For read accesses: Read-Allocate, Transient Read-Allocate, or No Read-Allocate.
For write accesses: Write-Allocate, Transient Write-Allocate, or No Write-Allocate.

Note
A Cacheable location with both No Read-Allocate and No Write-Allocate hints is not the same as a Non-cacheable location. A Non-cacheable location has coherency guarantees for all observers within the system that do not apply for a location that is Cacheable, No Read-Allocate, No Write-Allocate.

Implementations can use the cache allocation hints to limit cache pollution to a part of a cache, such as to a subset of ways.

For VMSAv8-32 translation table walks using the Long-descriptor translation table format, the appropriate TCR.[IRGNn, ORGn] fields define the memory attributes of the translation tables, including the cacheability. However, this assignment supports only a subset of the cacheability attributes described in this section.

The architecture does not require an implementation to make any use of cache allocation hints. This means an implementation might not make any distinction between memory locations with attributes that differ only in their cache allocation hint.

Transient cacheability hint

In ARMv8, it is IMPLEMENTATION DEFINED whether a Transient hint is supported for the VMSAv8-32 translation scheme when using the Long-descriptor translation table format. In an implementation that supports the Transient hint, the Transient hint is a qualifier of the cache allocation hints, and indicates that the benefit of caching is for a relatively short period. It indicates that it might be better to restrict allocation of transient entries, to avoid possibly casting-out other, less transient, entries.

Note
The architecture does not specify what is meant by a relatively short period.
When using the Short-descriptor translation table format, VMSAv8-32 cannot support the Transient hint.

The description of the MAIR0, MAIR1, HMAIR0, and HMAIR1 registers includes the assignment of the Transient attribute in an implementation that supports this option. In this assignment:

- The Transient hint is defined independently for Inner Cacheable and Outer Cacheable memory regions.
- A single Transient hint applies to both read and write accesses to a memory region.

### G3.4.4 Enabling and disabling the caching of memory accesses in AArch32 state

In ARMv8, Cacheability control fields can force all memory locations with the Normal memory type to be treated as Non-cacheable, regardless of their assigned Cacheability attribute. Independent controls are provided for each stage of address translation, with separate controls for:

- Data accesses. These controls also apply to accesses to the translation tables.
- Instruction accesses.

--- Note ---

These Cacheability controls replace the cache enable controls provided in previous versions of the ARM architecture.

---

In AArch32 state, the Cacheability control fields and their effects are as follows:

#### For the Non-secure PL1&0 translation regime

The Non-secure instance of SCTLR holds the EL1 controls that affect cacheability:

- When the value of SCTLR.C is 0:
  - All stage 1 translations for data accesses to Normal memory are Non-cacheable.
  - All accesses to the PL1&0 stage 1 translation tables are Non-cacheable.
- When the value of SCTLR.I is 0:
  - All stage 1 translations for instruction accesses to Normal memory are Non-cacheable.
- When the value of HCR2.CD is 1:
  - All stage 2 translations for data accesses to Normal memory are Non-cacheable.
  - All accesses to the PL1&0 stage 2 translation tables are Non-cacheable.
- When the value of HCR2.ID is 1:
  - All stage 2 translations for instruction accesses to Normal memory are Non-cacheable.
- When the value of HCR.DC is 1, all Non-secure stage 1 translations and all accesses to the Non-secure EL1&0 stage 1 translation tables, are treated as accesses to Normal Non-shareable Inner Write-Back Cacheable Read-Allocate Write-Allocate, Outer Write-Back Cacheable Read-Allocate Write-Allocate memory, regardless of the value of SCTLR.C. This applies to translations for both data and instruction accesses.

In addition, when the value of SCTLR.M is 0, indicating that the stage 1 translations are disabled for the translation regime, then if EL2 is using AArch32 and the value of HCR.DC is 0 or if EL2 is using AArch64 and the value of HCR_EL2.DC is 0, then:

- If the value of SCTLR.I is 0, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Non-cacheable, Outer Non-cacheable.
- If the value of SCTLR.I is 1, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Write-Through cacheable, Outer Write-Through cacheable.
Note

• In Non-secure state, the stage 1 and stage 2 cacheability attributes are combined as described in Combining the Cacheability attribute on page G4-4087.
• The Non-secure SCTLR.\{C, I\} and HCR.DC fields have no effect on the Secure PL1&0 and EL2 translation regimes.
• The HCR2.\{ID, CD\} fields affect only stage 2 of the Non-secure PL1&0 translation regime.
• In Non-secure state, the PL1&0 translation regime can be described as the Non-secure EL1&0 translation regime. This is consistent with the equivalent AArch64 descriptions.

For the Secure PL1&0 translation regime

The Secure instance of SCTLR holds the controls that determine cacheability:

• When the value of SCTLR.C is 0:
  — All data accesses to Normal memory using the Secure PL1&0 translation regime are Non-cacheable.
  — All accesses to the Secure PL1&0 translation tables are Non-cacheable.
• When the value of SCTLR.I is 0:
  — All instruction accesses to Normal memory using the Secure PL1&0 translation regime are Non-cacheable.

In addition, when the value of SCTLR.M is 0, indicating that stage 1 translations are disabled, then:

• If the value of SCTLR.I is 0, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Non-cacheable, Outer Non-cacheable.
• If the value of SCTLR.I is 1, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Write-Through cacheable, Outer Write-Through cacheable.

Note

The Secure SCTLR.\{I, C, M\} fields have no effect on the Non-secure PL1&0 and EL2 translation regimes.

For the EL2 translation regime

• When the value of HSCTLR.C is 0:
  — All data accesses to Normal memory using the EL2 translation regime are Non-cacheable.
  — All accesses to the EL2 translation tables are Non-cacheable.
• When the value of HSCTLR.I is 0:
  — All instruction accesses to Normal memory using the EL2 translation regime are Outer Shareable, Inner Non-cacheable, Outer Non-cacheable.

In addition, when the value of HSCTLR.M is 0, indicating that stage 1 translations are disabled, then:

• If the value of HSCTLR.I is 0, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Non-cacheable, Outer Non-cacheable.
• If the value of HSCTLR.I is 1, instruction accesses to Normal memory from stage 1 of the translation regime are Outer Shareable, Inner Write-Through cacheable, Outer Write-Through cacheable.

Note

The HSCTLR.\{I, C, M\} fields have no effect on the PL1&0 and EL3 translation regimes.

The effect of the SCTLR.C or HSCTLR.C and HCR2.CD bits is reflected in the result of the address translation instructions in the PAR.
### Note

- The requirements in this section mean the architecturally required effects of SCTLR.I and HSCTLR.I are limited to their effects on caching instruction accesses in unified caches.

- This specification can give rise to different cacheability attributes between instruction and data accesses to the same location. Where this occurs, the measures for mismatch memory attributes described in Mismatched memory attributes on page E2-2352 must be followed to manage the corresponding loss of coherency.

#### G3.4.5 Behavior of caches at reset

In ARMv8:

- All caches reset to IMPLEMENTATION DEFINED states that might be UNKNOWN.

- The Cacheability control fields described in Enabling and disabling the caching of memory accesses in AArch32 state on page G3-3993 reset to values that force all memory locations to be treated as Non-cacheable.

#### Note

This applies only to the controls that apply to the Translation regime that is used by the Exception level, PE mode, and Security state entered on reset.

- An implementation can require the use of a specific cache initialization routine to invalidate its storage array before caching is enabled. The exact form of any required initialization routine is IMPLEMENTATION DEFINED, and the routine must be documented clearly as part of the documentation of the device.

- If an implementation permits cache hits when the Cacheability control fields force all memory locations to be treated as Non-cacheable then the cache initialization routine must:
  - Provide a mechanism to ensure the correct initialization of the caches.
  - Be documented clearly as part of the documentation of the device.

  In particular, if an implementation permits cache hits when the Cacheability controls force all memory locations to be treated as Non-cacheable, and the cache contents are not invalidated at reset, the initialization routine must avoid any possibility of running from an uninitialized cache. It is acceptable for an initialization routine to require a fixed instruction sequence to be placed in a restricted range of memory.

- ARM recommends that whenever an invalidation routine is required, it is based on the ARMv8 cache maintenance instructions.

Similar rules apply to:

- Branch predictor behavior, see Behavior of the branch predictors at reset on page G3-4003.
- TLB behavior, see TLB behavior at reset on page G4-4090.

#### G3.4.6 About cache maintenance in ARMv8

The following sections give general information about the ARMv8 cache maintenance:

- Terms used in describing the maintenance instructions on page G3-3996.
- The ARMv8 abstraction of the cache hierarchy on page G3-3999.

The following sections describe the AArch32 state cache maintenance instructions for ARMv8:

- AArch32 instruction cache maintenance instructions (IC*) on page G3-4001.
- AArch32 data cache maintenance instructions (DC*) on page G3-4001.

#### Note

Some descriptions of the cache maintenance instructions refer to the cacheability of the address on which the instruction operates. The Cacheability of an address is determined by the applicable translation table entry for that address, as modified by any applicable System register Cacheability controls, such as the SCTL.R.{I, C} controls.
Terms used in describing the maintenance instructions

Cache maintenance instructions are defined to act on particular memory locations. Instructions can be defined:

- By the address of the memory location to be maintained, referred to as operating by VA.
- By a mechanism that describes the location in the hardware of the cache, referred to as operating by set/way.

In addition, for instruction caches and branch predictors, there are instructions that invalidate all entries.

The following subsections define the terms used in the descriptions of the cache maintenance instructions:

- Terminology for cache maintenance instruction operating by virtual address, VA.
- Terminology for cache maintenance instructions operating by set/way.
- Terminology for Clean, Invalidate, and Clean and Invalidate instructions on page G3-3997.

Terminology for cache maintenance instruction operating by virtual address, VA

In a VMSA implementation, the addresses used by the PE are VAs. When all applicable stages of translation are disabled, the VA is identical to the PA.

---

For more information about memory system behavior when address translation is disabled, see The effects of disabling address translation stages on VMSA v8-32 behavior on page G4-4031.

---

For the cache maintenance instruction, any instruction described as operating by VA includes as part of any required VA to PA translation:

- For an instruction executed at EL1, the current system Address Space IDentifier, ASID.
- The current Security state.
- Whether the instruction was performed from Hyp mode, or from Non-secure EL1 state.
- For an instruction executed from a Non-secure EL1 state, the Virtual Machine IDentifier, VMID.

For a data or unified cache maintenance instruction by VA, the operation cannot generate a Data Abort exception for a Domain fault or a Permission fault, except for the Permission fault cases described in:

- Data cache maintenance instructions (DC*) on page D3-1704.
- Stage 2 fault on a stage 1 translation table walk on page G4-4117.

For an instruction cache maintenance instruction by VA:

- It is IMPLEMENTATION DEFINED whether the operation can generate a Data Abort exception for a Translation fault or an Access flag fault.
- The operation cannot generate a Data Abort exception for a Domain fault or a Permission fault, except for the Permission fault case described in Stage 2 fault on a stage 1 translation table walk on page G4-4117.

For more information about these faults, see MMU faults in AArch32 state on page G4-4118.

Terminology for cache maintenance instructions operating by set/way

Cache maintenance instruction that operate by set/way refer to the particular structures in a cache. Three parameters describe the location in a cache hierarchy that an instruction works on. These parameters are:

Level

The cache level of the hierarchy. The number of levels of cache is IMPLEMENTATION DEFINED. The cache levels that can be managed using the architected cache maintenance instructions that operate by set/way can be determined from the CLIDR.

In the ARM architecture, the lower numbered cache levels are those closest to the PE. See Memory hierarchy on page E2-2318.

Set

Each level of a cache is split up into a number of sets. Each set is a set of locations in a cache level to which an address can be assigned. Usually, the set number is an IMPLEMENTATION DEFINED function of an address.

In the ARM architecture, sets are numbered from 0.
Way

The associativity of a cache is the number of locations in a set to which a specific address can be assigned. The way number specifies one of these locations.

In the ARM architecture, ways are numbered from 0.

--- Note ---

Because the allocation of a memory address to a cache location is entirely IMPLEMENTATION DEFINED, ARM expects that most portable software will use only the cache maintenance instructions by set/way as single steps in a routine to perform maintenance on the entire cache.

---

**Terminology for Clean, Invalidate, and Clean and Invalidate instructions**

Caches introduce coherency problems in two possible directions:

1. An update to a memory location by a PE that accesses a cache might not be visible to other observers that can access memory. This can occur because new updates are still in the cache and are not visible yet to the other observers that do not access that cache.

2. Updates to memory locations by other observers that can access memory might not be visible to a PE that accesses a cache. This can occur when the cache contains an old, or *stale*, copy of the memory location that has been updated.

The *Clean and Invalidate* instructions address these two issues. The definitions of these instructions are:

**Clean**

A cache clean instruction ensures that updates made by an observer that controls the cache are made visible to other observers that can access memory at the point to which the instruction is performed. Once the Clean has completed, the new memory values are guaranteed to be visible to the point to which the instruction is performed, for example to the Point of Unification.

The cleaning of a cache entry from a cache can overwrite memory that has been written by another observer only if the entry contains a location that has been written to by an observer in the Shareability domain of that memory location.

**Invalidate**

A cache invalidate instruction ensures that updates made visible by observers that access memory at the point to which the invalidate is defined, are made visible to an observer that controls the cache. This might result in the loss of updates to the locations affected by the invalidate instruction that have been written by observers that access the cache, if those updates have not been cleaned from the cache since they were made.

If the address of an entry on which the invalidate instruction operates is Normal, Non-cacheable or any type of Device memory then an invalidate instruction also ensures that this address is not present in the cache.

--- Note ---

Entries for addresses that are Normal Cacheable can be allocated to the cache at any time, and so the cache invalidate instruction cannot ensure that the address is not present in a cache.

---

**Clean and Invalidate**

A cache *clean and invalidate* instruction behaves as the execution of a clean instruction followed immediately by an invalidate instruction. Both instructions are performed to the same location.

The points to which a cache maintenance instruction can be defined differ depending on whether the instruction operates by VA or by set/way:

- For instructions operating by set/way, the point is defined to be to the next level of caching. For the All operations, the point is defined as the Point of Unification for each location held in the cache.
• For instruction operating by VA, two conceptual points are defined:

**Point of Coherency (PoC)**

For a particular VA, the PoC is the point at which all agents that can access memory are guaranteed to see the same copy of a memory location. In many cases, this is effectively the main system memory, although the architecture does not prohibit the implementation of caches beyond the PoC that have no effect on the coherence between memory system agents.

**Note**

The presence of system caches can affect the definition of the point of coherency as described in System level caches on page G3-4012.

**Point of Unification (PoU)**

The PoU for a PE is the point by which the instruction and data caches and the translation table walks of that PE are guaranteed to see the same copy of a memory location. In many cases, the Point of Unification is the point in a uniprocessor memory system by which the instruction and data caches and the translation table walks have merged.

The PoU for an Inner Shareable Shareability domain is the point by which the instruction and data caches and the translation table walks of all the PEs in that Inner Shareable Shareability domain are guaranteed to see the same copy of a memory location. Defining this point permits self-modifying software to ensure future instruction fetches are associated with the modified version of the software by using the standard correctness policy of:

1. Clean data cache entry by address.
2. Invalidate instruction cache entry by address.

The following fields in the CLIDR relate to these conceptual points:

**LoC, Level of Coherency**

This field defines the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the Point of Coherency. The LoC value is a cache level, so, for example, if LoC contains the value 3:

• A clean to the Point of Coherency operation requires the level 1, level 2 and level 3 caches to be cleaned.
• Level 4 cache is the first level that does not have to be maintained.

If the LoC field value is 0x0, this means that no levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Coherency.

If the LoC field value is a nonzero value that corresponds to a level that is not implemented, this indicates that all implemented caches are before the Point of Coherency.

**LoUU, Level of Unification, uniprocessor**

This field defines the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the Point of Unification for the PE. As with LoC, the LoUU value is a cache level.

If the LoUU field value is 0x0, this means that no levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification.

If the LoUU field value is a nonzero value that corresponds to a level that is not implemented, this indicates that all implemented caches are before the Point of Unification.

**LoUIS, Level of Unification, Inner Shareable**

In any implementation:

• This field defines the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the Point of Unification for the Inner Shareable Shareability domain. As with LoC, the LoUIS value is a cache level.
• If the LoUIS field value is 0x0, this means that no levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification for the Inner Shareable Shareability domain.
• If the LoUIS field value is a nonzero value that corresponds to a level that is not implemented, this indicates that all implemented caches are before the Point of Unification.
The ARMv8 abstraction of the cache hierarchy

The following subsections describe the ARMv8 abstraction of the cache hierarchy:

- Cache maintenance instructions that operate by address.
- Cache maintenance instructions that operate by set/way.

Cache maintenance instructions that operate by address

The address-based cache maintenance instructions are described as operating by VA. Each of these instructions is always qualified as being either:

- Performed to the Point of Coherency.
- Performed to the Point of Unification.

See Terms used in describing the maintenance instructions on page G3-3996 for definitions of Point of Coherency and Point of Unification, and more information about possible meanings of VA.

AArch32 cache and branch predictor maintenance instructions lists the address-based maintenance instructions.

The CTR holds minimum line length values for:

- The instruction caches.
- The data and unified caches.

These values support efficient invalidation of a range of addresses, because this value is the most efficient address stride to use to apply a sequence of address-based maintenance instructions to a range of addresses.

For the Invalidate data or unified cache line by VA instruction, the Cache Write-back Granule field of the CTR defines the maximum granule that a single invalidate instruction can invalidate. This meaning of the Cache Write-back Granule is in addition to its defining the maximum size that can be written back.

Cache maintenance instructions that operate by set/way

AArch32 cache and branch predictor maintenance instructions lists the set/way-based maintenance instructions.

Some encodings of these instructions include a required field that specifies the cache level for the instruction:

- A clean instruction cleans from the level of cache specified through to at least the next level of cache, moving further from the PE.
- An invalidate instruction invalidates only at the level specified.

G3.4.7 AArch32 cache and branch predictor maintenance instructions

The instruction and data cache maintenance instructions have the same functionality in AArch32 state and in AArch64 state. Table G3-3 on page G3-4000 shows these system instructions. Instructions that take an argument include Rt in the instruction description.

AArch32 state also provides branch predictor maintenance instructions.

Note

- In Table G3-3 on page G3-4000 the Point of Unification is the Point of Unification of the PE executing the cache maintenance instruction.
- In AArch32 state, all of the maintenance instructions are available from EL1 or higher.
- In AArch64 state, branch predictors are always invisible to software, and therefore AArch64 state does not provide any branch predictor maintenance instructions.
A DSB or DMB instruction intended to ensure the completion of cache or branch predictor maintenance instructions must have an access type of both loads and stores.

In an implementation where the branch predictors are architecturally invisible, the BPIMVA, BPIALLIS, and BPIALL instructions can execute as NOPs.

The following subsections give more information about these instructions:

- AArch32 instruction cache maintenance instructions (IC*) on page G3-4001.
- AArch32 data cache maintenance instructions (DC*) on page G3-4001.
- Branch predictors on page G3-4002.
- General requirements for the scope of cache and branch predictor maintenance instructions on page G3-4003.
- Effects of instructions that operate by virtual address to the Point of Coherency on page G3-4004.
- Effects of instructions that operate by virtual address but not to the Point of Coherency on page G3-4004.
- Effects of All and set/way maintenance instructions on page G3-4005.
- Effects of virtualization and security on the AArch32 cache maintenance instructions on page G3-4005.
- Boundary conditions for cache maintenance instructions on page G3-4007.
- Ordering of cache and branch predictor maintenance instructions on page G3-4007.

### Table G3-3 AArch32 System instructions for cache maintenance

<table>
<thead>
<tr>
<th>Register</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Instruction cache maintenance instructions</td>
</tr>
<tr>
<td></td>
<td>ICIALLUIS</td>
</tr>
<tr>
<td></td>
<td>ICIALLU</td>
</tr>
<tr>
<td></td>
<td>ICIMVAU, Rt</td>
</tr>
<tr>
<td></td>
<td>Data cache maintenance instructions</td>
</tr>
<tr>
<td></td>
<td>DCIMVAC, Rt</td>
</tr>
<tr>
<td></td>
<td>DCISW, Rt</td>
</tr>
<tr>
<td></td>
<td>DCCMVAC, Rt</td>
</tr>
<tr>
<td></td>
<td>DCCSW, Rt</td>
</tr>
<tr>
<td></td>
<td>DCCMVAC, Rt</td>
</tr>
<tr>
<td></td>
<td>DCCIMVAC, Rt</td>
</tr>
<tr>
<td></td>
<td>DCCISW, Rt</td>
</tr>
<tr>
<td></td>
<td>Branch prediction maintenance instructions</td>
</tr>
<tr>
<td></td>
<td>BPIMVA, Rt</td>
</tr>
<tr>
<td></td>
<td>BPIALLIS, Rt</td>
</tr>
<tr>
<td></td>
<td>BPIALL, Rt</td>
</tr>
</tbody>
</table>
Performing cache maintenance instructions on page G3-4009.

AArch32 instruction cache maintenance instructions (IC*)

Where an address argument for these instructions is required, it takes the form of a 32-bit register that holds the virtual address argument. No alignment restrictions apply for this address.

All instruction cache maintenance instructions can execute in any order relative to other instruction cache maintenance instructions, data cache maintenance instructions, and loads and stores, unless a DSB is executed between the instructions.

An instruction cache maintenance instruction can complete at any time after it is executed, but is only guaranteed to be complete, and its effects visible to other observers, following a DSB instruction executed by the PE that executed the cache maintenance instruction.

See also Ordering of cache and branch predictor maintenance instructions on page G3-4007.

AArch32 data cache maintenance instructions (DC*)

Where an address argument for these instructions is required, it takes the form of a 32-bit register that holds the virtual address argument. No alignment restrictions apply for this address.

Data cache maintenance instructions that take a set/way/level argument take a 32-bit register.

A data or unified cache invalidation by virtual address instruction performed in a Non-secure EL1 mode must not change data in any location for which the stage 2 translation permissions do not permit write access. Where such a permission violation occurs, it is IMPLEMENTATION DEFINED whether:

- A stage 2 Permission fault is generated for the DCIMVAC operation.
- The DCIMVAC operation is upgraded to DCCIMVAC.

DCIMVAC and DCISW at EL1 is performed by the PE as clean and invalidate, that is DCCIMVAC or DCCISW if all of the following apply:

- EL2 is implemented.
- PL1&0 stage two address translation is enabled, meaning either:
  - EL2 is using AArch32 and the value of HCR.VM is 1.
  - EL2 is using AArch64 and the value of HCR_EL2.VM is 1.
- EL3 is not implemented, or either:
  - EL3 is using AArch32 and the value of SCR.NS is 1.
  - EL3 is using AArch64 and the value of SCR_EL3.NS is 1.

Note

Similarly, DCIMVAC and DCISW at EL1 must be performed as clean and invalidate, that is DCCIMVAC and DCCISW at EL1 when EL1 is using AArch32, if all of the following apply:

- EL2 is implemented.
- EL2 is using AArch32 and HCR.VM is set to the value of 1, or EL2 is using AArch64 and HCR_EL2.VM is set to the value of 1.
- EL3 is using AArch32 and SCR.NS is set to the value of 1, or EL3 is using AArch64 and SCR.NS is set to the value of 1, or EL3 is not implemented.

If a data cache maintenance by set/way instruction specifies a set, way, or level argument that is larger than the value supported by the implementation then the instruction is CONSTRAINED UNPREDICTABLE, see Out of range values of the Set/Way/Index fields in cache maintenance instructions on page K1-5467 or the instruction description.

If a memory fault that sets FAR for the translation regime applicable for the cache maintenance instruction is generated from a data cache maintenance instruction, the FAR holds the address specified in the register argument of the instruction.
See also Ordering of cache and branch predictor maintenance instructions on page G3-4007.

Branch predictors

In AArch32 state it is IMPLEMENTATION DEFINED whether branch prediction is architecturally visible. This means that under some circumstances software must perform branch predictor maintenance to avoid incorrect execution caused by out-of-date entries in the branch predictor. For example, to ensure correct operation it might be necessary to invalidate branch predictor entries on a change to instruction memory, or a change of instruction address mapping. For more information, see Specific requirements for branch predictor maintenance instructions.

In an implementation where the branch predictors are architecturally invisible, the branch predictor maintenance instructions can execute as NOPs.

An invalidate all operation on the branch predictor ensures that any location held in the branch predictor has no functional effect on execution. An invalidate branch predictor by VA instruction operates on the address of the branch instruction, but can affect other branch predictor entries.

--- Note ---
The architecture does not make visible the range of addresses in a branch predictor to which the invalidate operation applies. This means the address used in the invalidate by VA operation must be the address of the branch to be invalidated.

If branch prediction is architecturally visible, an instruction cache invalidate all operation also invalidates all branch predictors.

See also Ordering of cache and branch predictor maintenance instructions on page G3-4007.

Specific requirements for branch predictor maintenance instructions

If, for a given translation regime and a given ASID and VMID as appropriate, the instructions at any virtual address change, then branch predictor maintenance instructions must be performed to invalidate entries in the branch predictor, to ensure that the change is visible to subsequent execution. This maintenance is required when writing new values to instruction locations. It can also be required as a result of any of the following situations that change the translation of a virtual address to a physical address, if, as a result of the change to the translation, the instructions at the virtual addresses change:

- For any translation regime other than the Non-secure PL1&0 translation regime, enabling or disabling stage 1 translations.
- For the Non-secure PL1&0 translation regime:
  - When stage 2 translations are enabled, enabling or disabling stage 1 translations unless accompanied by a change of VMID.
  - When stage 2 translations are disabled, enabling or disabling stage 1 translations.
  - Enabling or disabling stage 2 translations.
- Writing new mappings to the translation tables.
- Any change to the TTBR0, TTBR1, or TTBCR registers, unless:
  - For a change to the Secure PL1&0 translation regime, the change is accompanied by a change to the ASID.
  - For a change to the stage 1 translations of the Non-secure PL1&0 translation regime, the change is accompanied by a change to the ASID or a change to the VMID.
- Any change to the VTTBR or VTCR registers, unless accompanied by a change to the VMID.
Invalidation is not required if the changes to the translations are such that the instructions associated with the non-faulting translations of a virtual address, for a given translation regime and a given ASID and VMID, as appropriate, remain unchanged throughout the sequence of changes to the translations. Examples of translation changes to which this applies are:

- Changing a valid translation to a translation that generates an MMU fault.
- Changing a translation that generates an MMU fault to a valid translation.

Failure to invalidate entries might give CONSTRANGED UNPREDICTABLE results, caused by the execution of old branches. For more information, see Ordering of cache and branch predictor maintenance instructions on page G3-4007.

In ARMv8, there is no requirement to use the branch predictor maintenance operations to invalidate the branch predictor after:

- Changing the ContextID or VMID.
- A cache maintenance instruction that is identified as also flushing the branch predictors, see AArch32 cache and branch predictor maintenance instructions on page G3-3999.

Cache maintenance instructions, functional group on page G4-4201 shows the branch predictor maintenance operations in a VMSA implementation.

**Behavior of the branch predictors at reset**

In ARMv8:

- If branch predictors are not architecturally invisible:
  - The branch predictors reset to an IMPLEMENTATION DEFINED state that might be UNKNOWN.
  - The branch predictors are disabled at reset.
- An implementation can require the use of a specific branch predictor initialization routine to invalidate the branch predictor storage array before it is enabled. The exact form of any required initialization routine is IMPLEMENTATION DEFINED, but the routine must be documented clearly as part of the documentation of the device.
- ARM recommends that whenever an invalidation routine is required, it is based on the ARMv8 branch predictor maintenance operations.

Similar rules apply:

- To cache behavior, see Behavior of caches at reset on page G3-3995.
- To TLB behavior, see TLB behavior at reset on page G4-4090.

**General requirements for the scope of cache and branch predictor maintenance instructions**

The ARMv8 specification of the cache maintenance and branch predictor instructions describes what each instruction is guaranteed to do in a system. It does not limit other behaviors that might occur, provided they are consistent with the requirements described in General behavior of the caches on page G3-3989, Behavior of caches at reset on page G3-3995, and Preloading caches on page E2-2321.

This means that as a side-effect of a cache maintenance instruction:

- Any location in the cache might be cleaned.
- Any unlocked location in the cache might be cleaned and invalidated.

As a side-effect of a branch predictor maintenance instruction, any entry in the branch predictor might be invalidated.
Note

ARM recommends that, for best performance, such side-effects are kept to a minimum. ARM strongly recommends that the side-effects of operations performed in Non-secure state do not have a significant performance impact on execution in Secure state.

Effects of instructions that operate by virtual address to the Point of Coherency

For Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, these instructions must affect the caches of other PEs in the Shareability domain described by the Shareability attributes of the VA supplied with the instruction.

For Device memory and Normal memory that is Inner Non-cacheable, Outer Non-cacheable, these instructions must affect the caches of all PEs in the Outer Shareable Shareability domain of the PE on which the instruction is operating.

In all cases, for any affected PE, these instructions affect all data and unified caches to the Point of Coherency.

Table G3-4 PEs affected by cache maintenance instructions to the Point of Coherency

<table>
<thead>
<tr>
<th>Shareability</th>
<th>PEs affected</th>
<th>Effective to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-shareable</td>
<td>The PE performing the operation</td>
<td>The Point of Coherency of the entire system</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>All PEs in the same Inner Shareable Shareability domain as the PE performing the operation</td>
<td>The Point of Coherency of the entire system</td>
</tr>
<tr>
<td>Outer Shareable</td>
<td>All PEs in the same Outer Shareable Shareability domain as the PE performing the operation</td>
<td>The Point of Coherency of the entire system</td>
</tr>
</tbody>
</table>

Effects of instructions that operate by virtual address but not to the Point of Coherency

The following instruction operate by virtual address but not to the Point of Coherency:

- Clean data or unified cache line by MVA to the Point of Unification, DCCMVAU.
- Invalidate instruction cache line by MVA to Point of Unification, ICIMV AU.
- Invalidate by MVA from branch predictors, BPIMVA.

For these instructions, Table G3-5 shows how, for a VA in a Normal or Device memory location, the Shareability attribute of the VA determines the minimum set of PEs affected, and the point to which the instruction must be effective.

Table G3-5 PEs affected by cache maintenance instructions to the Point of Unification

<table>
<thead>
<tr>
<th>Shareability</th>
<th>PEs affected</th>
<th>Effective to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-shareable</td>
<td>The PE executing the instruction</td>
<td>The Point of Unification of instruction cache fills, data cache fills and write-backs, and translation table walks, on the PE executing the instruction</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>All PEs in the same Inner Shareable Shareability domain as the PE executing the instruction</td>
<td>The Point of Unification of instruction cache fills, data cache fills and write-backs, and translation table walks, of all PEs in the same Inner Shareable Shareability domain as the PE executing the instruction</td>
</tr>
</tbody>
</table>

Note

The set of PEs guaranteed to be affected is never greater than the PEs in the Inner Shareable Shareability domain containing the PE executing the instruction.
Effects of All and set/way maintenance instructions

The ICIALLU, BPIALL and DC* set/way instructions apply only to the caches and branch predictors of the PE that performs the instruction. If the branch predictors are architecturally-visible, ICIALLU also performs a BPIALL operation.

The ICIALLUIS and BPIALLIS instructions can affect the caches and branch predictors of all PEs in the same Inner Shareable Shareability domain as the PE that performs the instruction. If the branch predictors are architecturally-visible, ICIALLUIS also performs a BPIALLIS operation. These instructions have an effect to the Point of Unification of instruction cache fills, data cache fills, and write-backs, and translation table walks, of all PEs in the same Inner Shareable Shareability domain.

Note

The possible presence of system caches, as described in System level caches on page G3-4012, means architecture does not guarantee that all levels of cache can be maintained using set/way instructions.

Effects of virtualization and security on the AArch32 cache maintenance instructions

Each Security state has its own physical address space, and therefore cache entries are associated with physical address space. In addition, cache maintenance and branch predictor instructions performed in Non-secure state have to take account of:

• Whether the instruction was performed at EL1 or at EL2.
• For instructions that operate by VA, the current VMID.

Table G3-6 shows the effects of virtualization and security on these maintenance instructions.

Table G3-6 Effects of virtualization and security on the AArch32 cache maintenance instructions

<table>
<thead>
<tr>
<th>Cache maintenance instructions</th>
<th>Security state</th>
<th>Specified entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data or unified cache maintenance instructions</td>
<td>Either</td>
<td>All lines that hold the PA that, in the current translation regime, are mapped to by the combination of all of:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• The specified VA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• For an instruction executed at EL1, the current ASID if the location is mapped to by a non-global page.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• For an instruction executed at Non-secure EL1, the current VMID*.</td>
</tr>
<tr>
<td>Invalidate, Clean, or Clean and Invalidate by VA: DCIMVAC, DCCMVAC, DCCMVAU, DCCIMVAC</td>
<td>Non-secure</td>
<td>Line specified by set/way provided that the entry comes from the Non-secure PA space.</td>
</tr>
<tr>
<td>Invalidate, Clean, or Clean and Invalidate by set/way: DCISW, DCCSW, DCCISW</td>
<td>Secure</td>
<td>Line specified by set/way regardless of the PA space that the entry has come from.</td>
</tr>
</tbody>
</table>
Table G3-6 Effects of virtualization and security on the AArch32 cache maintenance instructions (continued)

<table>
<thead>
<tr>
<th>Cache maintenance instructions</th>
<th>Security state</th>
<th>Specified entry</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Instruction cache maintenance instructions</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Invalidate by VA: ICIMVAU</strong></td>
<td>Either</td>
<td>All lines corresponding to the specified VA(^b) in the current translation regime and:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• For an instruction executed at EL1 or EL0, the current ASID.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• For an instruction executed at Non-secure EL1 or Non-secure EL0, the current VMID(^a).</td>
</tr>
<tr>
<td><strong>Invalidate All: ICIALLU, ICIALLUIS</strong></td>
<td></td>
<td>• Can invalidate any unlocked entry in the instruction cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Are required to invalidate any entries relevant to the software component that executed it. The Non-secure and Secure descriptions give more information:</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Non-secure</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>An instruction executed at EL1 must operate on all instruction cache lines that contain entries associated with the current virtual machine, meaning any entry with the current VMID(^a).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>An instruction executed at EL2 must operate on all instruction cache lines that contain entries that can be accessed from Non-secure state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Secure</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>The instruction must invalidate all instruction cache lines.</td>
</tr>
<tr>
<td><strong>Branch predictor instructions(^c)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Invalidate by VA: BPIMVA</strong></td>
<td>Either</td>
<td>All lines that, in the current translation regime, are mapped to by the combination of:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• The specified VA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• For an instruction executed at EL1 or EL0, the current ASID if the location is mapped to a non-global page.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• For an instruction executed at Non-secure EL1 or EL0, the current VMID(^a).</td>
</tr>
<tr>
<td><strong>Invalidate all: BPIALL, BPIALLUIS</strong></td>
<td></td>
<td>• Can invalidate any unlocked entry in the branch predictor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Are required to invalidate any entries relevant to the software component that executed it. The Non-secure and Secure descriptions give more information.</td>
</tr>
</tbody>
</table>

\(^a\) Dependencies on the VMID apply even when HCR_EL2.VM is set to 0. However, VTTBR_EL2.VMID resets to zero, meaning there is a valid VMID from reset.

\(^b\) The type of instruction cache used affects the interpretation of the specified entries in this table such that:
- For a PIPT instruction cache, the cache maintenance applies to all entries whose physical address corresponds to the specified address.
- For a VIPT instruction cache, the cache maintenance applies to entries whose virtual index and physical tag corresponds to the specified address.
- For an ASID and VMID tagged VIVT instruction cache, the cache maintenance applies to entries whose virtual address corresponds to the specified address.
For information of types of instruction cache, see Instruction caches on page G4-4106.

\(^c\) In an implementation where the branch predictors are architecturally invisible, these instructions can execute as NOPs.

For locked entries and entries that might be locked, the behavior of cache maintenance instructions described in The interaction of cache lockdown with cache maintenance instructions on page G3-4010 applies.

With an implementation that generates aborts if entries are locked or might be locked in the cache, when the use of lockdown aborts is enabled, these aborts can occur on any cache maintenance instructions.

In an implementation that includes EL2:
- The architecture does not require cache cleaning when switching between virtual machines. Cache invalidation by set/way must not present an opportunity for one virtual machine to corrupt state associated with a second virtual machine. To ensure this requirement is met, Non-secure clean by set/way operations can be upgraded to clean and invalidate by set/way.
The AArch32 Data cache invalidate instructions DCIMVAC and DCISW, perform a cache clean as well as a cache invalidate, meaning they operate as DCCIMVAC and DCCISW respectively, if both of the following apply:
- The value of HCR.VM is 1.
- The instruction is executed in Non-secure state, or EL3 is not implemented.

The AArch32 Data cache invalidate by set/way instruction DCISW performs a cache clean as well as a cache invalidate, meaning it operates as DCCISW, if both of the following apply:
- The value of HCR.SWIO is 1.
- The instruction is executed in Non-secure state, or EL3 is not implemented.

When the value of HCR.FB is 1, TLB and instruction cache invalidate instructions executed in the Non-secure EL1 Exception level are broadcast across the Inner Shareable domain. When Non-secure EL1 is using AArch32, this applies to the TLBIMVA, TLBIASSID, TLBIMVAA, TLBIMVAL, TLBIMVAAI, and ICIALLU instructions. This means the instruction is upgraded to the corresponding Inner Shareable instruction, for example ICIALLU is upgraded to ICIALLUIS, and BPIALL is upgraded to BPIALLIS.

For more information about the cache maintenance instructions, see About cache maintenance in ARMv8 on page G3-3995, AArch32 cache and branch predictor maintenance instructions on page G3-3999, and Chapter G4 The AArch32 Virtual Memory System Architecture.

Boundary conditions for cache maintenance instructions

Cache maintenance instructions operate on the caches regardless of whether the System register Cacheability controls force all memory accesses to be Non-cacheable.

For address-based cache maintenance instructions, the instructions operate on the caches regardless of the memory type and cacheability attributes marked for the memory address in the VMSA translation table entries. This means that the effects of the cache maintenance instructions can apply regardless of:

- Whether the address accessed:
  - Is Normal memory or Device memory.
  - Has the Cacheable attribute or the Non-cacheable attribute.
- Any applicable domain control of the address accessed.
- The access permissions for the address accessed, other than the effect of the stage two write permission on data or unified cache invalidation instructions.

Ordering of cache and branch predictor maintenance instructions

The following rules describe the effect of the memory order model on the cache and branch predictor maintenance instructions:

- All cache and branch predictor maintenance instructions that do not specify an address execute, relative to each other, in program order.
  All cache and branch predictor instructions that specify an address:
  - Execute in program order relative to all cache and branch predictor operations that do not specify an address.
  - Execute in program order relative to all cache and branch predictor operations that specify the same address.
  - Can execute in any order relative to cache and branch predictor operations that specify a different address.
- Where a cache maintenance or branch predictor instruction appears in program order before a change to the translation tables, the architecture guarantees that the cache or branch predictor maintenance instruction uses the translations that were visible before the change to the translation tables.
Where a change of the translation tables appears in program order before a cache maintenance or branch predictor instruction, software must execute the sequence outlined in Ordering and completion of TLB maintenance instructions on page G4-4096 before performing the cache or branch predictor maintenance instruction, to ensure that the maintenance operation uses the new translations.

A DMB instruction causes the effect of all data or unified cache maintenance instructions appearing in program order before the DMB to be visible to all explicit load and store operations appearing in program order after the DMB.  

Also, a DMB instruction ensures that the effects of any data or unified cache maintenance instruction appearing in program order before the DMB are observable by any observer in the same required Shareability domain before any data or unified cache maintenance or explicit memory operations appearing in program order after the DMB are observed by the same observer. Completion of the DMB does not guarantee the visibility of all data to other observers. For example, all data might not be visible to a translation table walk, or to instruction fetches.

A DSB is required to guarantee the completion of all cache maintenance instruction that appear in program order before the DSB instruction.

A Context synchronization event is required to guarantee the effects of any branch predictor maintenance operation. This means a Context synchronization event causes the effect of all completed branch predictor maintenance operations appearing in program order before the Context synchronization event to be visible to all instructions after the Context synchronization event.

--- Note ---

See Context synchronization event in the Glossary for the definition of this term.

This means that, if a branch instruction appears after an invalidate branch predictor operation and before any Context synchronization event, it is CONSTRAINED UNPREDICTABLE whether the branch instruction is affected by the invalidate. Software must avoid this ordering of instructions, because it might cause CONSTRAINED UNPREDICTABLE behavior.

Any data or unified cache maintenance instruction by VA must be executed in program order relative to any explicit load or store on the same PE to an address covered by the VA of the cache instruction if that load or store is to Normal Cacheable memory. The order of memory accesses that result from the cache maintenance instruction, relative to any other memory accesses to Normal Cacheable memory, are subject to the memory ordering rules. For more information, see Memory ordering on page E2-2332.

Any data or unified cache maintenance instruction by VA can be executed in any order relative to any explicit load or store on the same PE to an address covered by the VA of the cache maintenance instruction if that load or store is not to Normal Cacheable memory.

There is no restriction on the ordering of data or unified cache maintenance instruction by VA relative to any explicit load or store on the same PE where the address of the explicit load or store is not covered by the VA of the cache instruction. Where the ordering must be restricted, a DMB instruction must be inserted to enforce ordering.

There is no restriction on the ordering of a data or unified cache maintenance instruction by set/way relative to any explicit load or store on the same PE. Where the ordering must be restricted, a DMB instruction must be inserted to enforce ordering.

Software must execute a Context synchronization event after the completion of an instruction cache maintenance instruction, to guarantee that the effect of the maintenance instruction is visible to any instruction fetch.

A DSB or DMB instruction intended to ensure the completion of cache maintenance instructions or branch predictor instructions must have an access type of both loads and stores.

The scope of instruction cache maintenance depends on the type of the instruction cache. For more information see Instruction caches on page G4-4106.
The sequence of cache cleaning operations for a line of self-modifying code on a uniprocessor system is:

**Example G3-1 Cache cleaning operations for self-modifying code**

; Coherency example for data and instruction accesses within the same Inner Shareable domain.
; Enter this code with <Rt> containing a new 32-bit instruction,
; to be held in Cacheable space at a location pointed to by Rn. Use STRH in the first line
; instead of STR for a 16-bit instruction.

```
STR Rt, [Rn]
DCCMVAU Rn           ; Clean data cache by MVA to point of unification (PoU)
DSB                  ; Ensure visibility of the data cleaned from cache
ICIMVAU Rn           ; Invalidate instruction cache by MVA to PoU
BPIMVA  Rn           ; Invalidate branch predictor by MVA to PoU
DSB                  ; Ensure completion of the invalidations
ISB                  ; Synchronize the fetched instruction stream
```

**Performing cache maintenance instructions**

To ensure all cache lines in a block of address space are maintained through all levels of cache ARM strongly recommends that software:

- For data or unified cache maintenance, uses the CTR.DMinLine value to determine the loop increment size for a loop of data cache maintenance by VA instructions.
- For instruction cache maintenance, uses the CTR.IMinLine value to determine the loop increment size for a loop of instruction cache maintenance by VA instructions.

**Example code for cache maintenance instructions**

The cache maintenance instructions by set/way can be used to clean or invalidate, or both, the entirety of one or more levels of cache attached to a PE. However, unless all PEs attached to the caches regard all memory locations as Non-cacheable, it is not possible to prevent locations being allocated into the cache during such a sequence of the cache maintenance instructions.

**Note**

Because the set/way instructions operate only locally, there is no guarantee of the atomicity of cache maintenance between different PEs, even if those different PEs are each executing the same cache maintenance instructions at the same time. Because any cacheable line can be allocated into the cache at any time, it is possible for a cache line to migrate from an entry in the cache of one PE to the cache of a different PE in a way that means the cache line is not affected by set/way based cache maintenance. Therefore, ARM strongly discourages the use of set/way instructions to manage coherency in coherent systems. The expected use of the cache maintenance instructions that operate by set/way is limited to the cache maintenance associated with the powerdown and powerup of caches, if this is required by the implementation.

The limitations of cache maintenance by set/way mean maintenance by set/way does not happen on multiple PEs, and cannot be made to happen atomically for each address on each PE. Therefore in multiprocessor or multithreaded systems, the use of cache maintenance by set/way to clean, or clean and invalidate, the entire cache for coherency management with very large buffers or with buffers with unknown address can fail to provide the expected coherency results because of speculation by other PEs, or possibly by other threads. The only way that these instructions can be used in this way is to first ensure that all PEs that might cause speculative accesses to caches that need to be maintained are not capable of generating speculative accesses. This can be achieved by ensuring that those PEs have no memory locations with a Normal Cacheable attribute. Such an approach can have very large system performance effects, and ARM advises implementers to use hardware coherency mechanisms in systems where this will be an issue.

System level caches on page G3-4012 refers to other limitations of cache maintenance by set/way.
The following example code for cleaning a data or unified cache to the Point of Coherency illustrates a generic mechanism for cleaning the entire data or unified cache to the Point of Coherency.

```
MRC p15, 1, R0, c0, c0, 1   ; Read CLIDR into R0
ANDS R3, R0, #0x07000000
MOV R3, R3, LSR #23         ; Cache level value (naturally aligned)
BEQ Finished
MOV R10, #0
Loop1
ADD R2, R10, R10, LSR #1    ; Work out 3 x cache level
MOV R1, R0, LSR R2          ; bottom 3 bits are the Cache type for this level
AND R1, R1, #7              ; get those 3 bits alone
CMP R1, R2                  ; no cache or only instruction cache at this level
BLT Skip
MCR p15, 2, R10, c0, c0, 0  ; write CSSELR from R10
ISB                         ; ISB to sync the change to the CCSIDR
MRC p15, 1, R1, c0, c0, 0   ; read current CCSIDR to R1
AND R2, R1, #7              ; extract the line length field
ADD R2, R2, #4              ; add 4 for the line length offset (log2 16 bytes)
MOV R4, #0x3FF               ; R4 is the max number on the way size (right aligned)
ANDS R4, R4, R1, LSR #3     ; R4 is the max number of the index size (right aligned)
CLZ R5, R4                   ; R5 is the bit position of the way size increment
MOV R9, R4                   ; R9 working copy of the max way size (right aligned)
Loop2
MOV R7, #0x00007FFF          ; R7 is the max number of the index size (right aligned)
AND R7, R7, R1, LSR #13      ; R7 is the number in the index number
Loop3
ORR R11, R10, R9, LSL R5     ; factor in the way number and cache number into R11
ORR R11, R11, R7, LSL R2     ; factor in the index number
MCR p15, 0, R11, c7, c10, 2  ; DCCSW, clean by set/way
SUBS R7, R7, #1              ; decrement the index
BGE Loop3
SUBS R9, R9, #1              ; decrement the way number
BGE Loop2
Skip
ADD R10, R10, #2             ; increment the cache number
CMP R3, R10                  ; ensure completion of previous cache maintenance instruction
DSB                          ; DSB to sync the change
BGT Loop1
Finished
```

Similar approaches can be used for all cache maintenance instructions.

### G3.4.8 Cache lockdown

The concept of an entry locked in a cache is allowed, but not architecturally defined. How lockdown is achieved is IMPLEMENTATION DEFINED and might not be supported by:

- An implementation.
- Some memory attributes.

An unlocked entry in a cache might not remain in that cache. The architecture does not guarantee that an unlocked cache entry remains in the cache or remains incoherent with the rest of memory. Software must not assume that an unlocked item that remains in the cache remains dirty.

A locked entry in a cache is guaranteed to remain in that cache. The architecture does not guarantee that a locked cache entry remains incoherent with the rest of memory; that is, it might not remain dirty.

### The interaction of cache lockdown with cache maintenance instructions

The interaction of cache lockdown and cache maintenance instructions is IMPLEMENTATION DEFINED. However, an architecturally-defined cache maintenance instruction on a locked cache line must comply with the following general rules:

- The effect of the following instructions on locked cache entries is IMPLEMENTATION DEFINED:
  - Cache clean by set/way, DCCSW.
— Cache invalidate by set/way, DCISW.
— Cache clean and invalidate by set/way, DCISW.
— Instruction cache invalidate all, ICIALLU and ICIALLUI.

However, one of the following approaches must be adopted in all these cases:

1. If the instruction specified an invalidation, a locked entry is not invalidated from the cache.
2. If the instruction specified a clean it is IMPLEMENTATION DEFINED whether locked entries are cleaned.
3. If an entry is locked down, or could be locked down, an IMPLEMENTATION DEFINED Data Abort exception is generated, using the fault status code defined for this purpose. See Data Abort exception on page G1-3859.

This permits a usage model for cache invalidate routines to operate on a large range of addresses by performing the required operation on the entire cache, without having to consider whether any cache entries are locked.

The effect of the following instructions is IMPLEMENTATION DEFINED:
• Cache clean by virtual address, DCCMVAC and DCCMVAU.
• Cache invalidate by virtual address, DCIMVAC.
• Cache clean and invalidate by virtual address, DCCIMVAC.

However, one of the following approaches must be adopted in all these cases:

1. If the instruction specified an invalidation, a locked entry is invalidated from the cache. For the clean and invalidate instructions, the entry must be cleaned before it is invalidated.
2. If the instruction specified an invalidation, a locked entry is not invalidated from the cache. If the instruction specified a clean it is IMPLEMENTATION DEFINED whether locked entries are cleaned.
3. If an entry is locked down, or could be locked down, an IMPLEMENTATION DEFINED Data Abort exception is generated, using the fault status code defined for this purpose. See DFSR or HSR.

In an implementation that includes EL2, if HCR.TIDCP is set to 1, any exception relating to lockdown of an entry associated with Non-secure memory is routed to EL2.

Note

An implementation that uses an abort mechanism for entries that can be locked down but are not actually locked down must:

• Document the IMPLEMENTATION DEFINED instruction sequences that perform the required operations on entries that are not locked down.
• Implement one of the other permitted alternatives for the locked entries.

ARM recommends that, when possible, such IMPLEMENTATION DEFINED instruction sequences use architecturally-defined instructions. This minimizes the number of customized instructions required.

In addition, an implementation that uses an abort to handle cache maintenance instructions for entries that might be locked must provide a mechanism that ensures that no entries are locked in the cache.

The reset setting of the cache must be that no cache entries are locked.

Additional cache functions for the implementation of lockdown

An implementation can add additional cache maintenance functions for the handling of lockdown in the IMPLEMENTATION DEFINED space. See IMPLEMENTATION DEFINED registers, functional group on page G4-4211.
G3.4.9 System level caches

The system level architecture might define further aspects of the software view of caches and the memory model that are not defined by the ARMv8 architecture. These aspects of the system level architecture can affect the requirements for software management of caches and coherency. For example, a system design might introduce additional levels of caching that cannot be managed using the architecturally-defined maintenance instructions. Such caches are referred to as *system caches*.

Conceptually, three classes of system cache can be envisaged:

1. System caches which lie before the point of coherency and cannot be managed by cache maintenance instructions. Such systems fundamentally undermine the concept of cache maintenance instructions operating to the point of coherency, as they imply the use of non-architecture mechanisms to manage coherency. The use of such systems in the ARM architecture is explicitly prohibited.

2. System caches which lie before the point of coherency and can be managed by cache maintenance by address instructions that apply to the point of coherency, but cannot be managed by cache maintenance by set/way instructions. Where maintenance of the entire system cache must be performed, as is the case for power management, it must be performed using non-architectural mechanisms.

3. System caches which lie beyond the point of coherency and so are invisible to software. The management of such caches is outside the scope of architecture.
### G3.5 System register support for IMPLEMENTATION DEFINED memory features

The VMSAv8-32 defines the following registers for describing IMPLEMENTATION DEFINED features of the memory system:

- The TCM Type Register, `TCMTR` must be implemented. The following conditions apply to this register:
  - If no TCMs are implemented, the `TCMTR` indicates zero-size TCMs.
  - If bits[31:29] are `0b100`, the format of the rest of the register is IMPLEMENTATION DEFINED. This value indicates that the implementation includes TCMs that do not follow the legacy usage model. Other fields in the register might give more information about the TCMs.

- The System register encoding space with `{coproc==0b1111, CRn==c9, CRm=={c0-c2, c5-c7}}` is IMPLEMENTATION DEFINED for all values of `opc2` and `opc1`. This space is reserved for branch predictor, cache and TCM functionality, for example maintenance, override behaviors and lockdown.

- In a VMSAv8-32 implementation, part of the System register encoding space with `{coproc==0b1111, CRn==c10}` is IMPLEMENTATION DEFINED and reserved for TLB functionality, see TLB lockdown on page G4-4091.

- The System register encoding space with `{coproc==0b1111, CRn==c11, CRm=={c0-c8, c15}}` is IMPLEMENTATION DEFINED for all values of `opc2` and `opc1`. This space is reserved for DMA operations to and from the TCMs.

In addition, the System register encoding space with `{coproc==0b1111, CRn==c15}` is reserved for IMPLEMENTATION DEFINED registers, and can provide additional registers for the memory system. For more information, see Reserved encodings in the VMSAv8-32 System register (coproc == 0b1111) space on page G4-4177.
G3.6 External aborts

The ARM architecture defines external aborts as errors that occur in the memory system, other than those that are detected by the MMU or Debug hardware. External aborts include parity or ECC errors detected by the caches or other parts of the memory system. For example, an uncorrectable parity or ECC failure on a Level 2 Memory structure might generate an external abort.

An external abort is one of:
- Synchronous.
- Precise asynchronous.
- Imprecise asynchronous.

For more information, see Exception terminology on page G1-3784.

The ARM architecture does not provide any method to distinguish between precise asynchronous and imprecise asynchronous external aborts.

VMSAv8-32 permits external aborts on data accesses, translation table walks, and instruction fetches to be either synchronous or asynchronous. The reported fault code identifies whether the external abort is synchronous or asynchronous.

It is IMPLEMENTATION DEFINED which external aborts, if any, are supported. Asynchronous external aborts are taken as SError interrupt exceptions.

In AArch32 state:
- SError interrupts are taken as asynchronous Data Abort exceptions.
- Synchronous external aborts:
  - On data accesses are taken as synchronous Data Abort exceptions.
  - On instruction fetches, or prefetches, are taken as synchronous Prefetch Abort exceptions.

See also:
- External abort on a translation table walk on page G4-4120.
- Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812.

Normally, external aborts are rare. An imprecise asynchronous external abort is likely to be fatal to the process that is running. ARM recommends that implementations make external aborts precise wherever possible.

The following subsections give more information about possible external aborts:
- External abort on instruction fetch.
- External abort on data read or write.
- Provision for classification of external aborts on page G3-4015.
- Parity or ECC error reporting on page G3-4015.

The section Exception reporting in a VMSAv8-32 implementation on page G4-4123 describes the reporting of external aborts.

G3.6.1 External abort on instruction fetch

An external abort on an instruction fetch can be either synchronous or asynchronous. A synchronous external abort on an instruction fetch is taken precisely.

An implementation can report the external abort asynchronously from the instruction that it applies to. In such an implementation these aborts behave essentially as interrupts. The aborts are masked when PSTATE.A is set to 1, otherwise they are reported using the Data Abort exception.

G3.6.2 External abort on data read or write

Externally-generated errors during a data read or write can be either synchronous or asynchronous.
An implementation can report the external abort asynchronously from the instruction that generated the access. In such an implementation these aborts behave essentially as interrupts. The aborts are masked when PSTATE.A is set to 1, otherwise they are reported using the Data Abort exception.

G3.6.3 **Provision for classification of external aborts**

For a synchronous external abort taken to a privileged mode other than Hyp mode, an implementation can use the DFSR.ExT and IFSR.ExT bits to provide more information about synchronous external aborts:

- DFSR.ExT provides an IMPLEMENTATION DEFINED classification of synchronous external aborts on data accesses.
- IFSR.ExT provides an IMPLEMENTATION DEFINED classification of synchronous external aborts on instruction accesses.

For a synchronous external abort taken to Hyp mode, the HSR.EA, ISS[9] bit, provides an IMPLEMENTATION DEFINED classification of external aborts.

For all aborts other than synchronous external aborts these bits return a value of 0.

G3.6.4 **Parity or ECC error reporting**

The ARM architecture supports the reporting of both synchronous and asynchronous parity or ECC errors from the cache systems. It is IMPLEMENTATION DEFINED what parity or ECC errors in the cache systems, if any, result in synchronous or asynchronous parity or ECC errors.

A fault code is defined for reporting parity or ECC errors, see *Exception reporting in a VMSAv8-32 implementation* on page G4-4123. However when parity or ECC error reporting is implemented it is IMPLEMENTATION DEFINED whether a parity or ECC error is reported using the assigned fault code, or using another appropriate encoding.

For all purposes other than the fault status encoding, parity or ECC errors are treated as external aborts.
G3.7 Memory barrier instructions

Memory barriers on page E2-2335 describes the memory barrier instructions. This section describes the system level controls of those instructions.

G3.7.1 EL2 control of the Shareability of data barrier instructions executed at EL0 or EL1

In an implementation that includes EL2 and supports Shareability limitations on the data barrier instructions, the HCR.BSU field can upgrade the required Shareability of an instruction that is executed at EL0 or EL1 in Non-secure state. Table G3-7 shows the encoding of this field:

Table G3-7 EL2 control of Shareability of barrier instructions executed at EL0 or EL1

<table>
<thead>
<tr>
<th>HCR.BSU</th>
<th>Minimum Shareability of barrier instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No effect, Shareability is as specified by the instruction</td>
</tr>
<tr>
<td>01</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>11</td>
<td>Full system</td>
</tr>
</tbody>
</table>

For an instruction executed at EL0 or EL1 in Non-secure state, Table G3-8 shows how the HCR.BSU is combined with the Shareability specified by the argument of the DMB or DSB instruction to give the scope of the instruction:

Table G3-8 Effect of the HCR_EL2.BSU on barrier instructions executed at Non-secure EL1 or EL1

<table>
<thead>
<tr>
<th>Shareability specified by the DMB or DSB argument</th>
<th>HCR.BSU</th>
<th>Resultant Shareability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full system</td>
<td>Any</td>
<td>Full system</td>
</tr>
<tr>
<td>Outer Shareable</td>
<td>00, 01, or 10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>11, Full system</td>
<td>Full system</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>00 or 01</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td></td>
<td>10, Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>11, Full system</td>
<td>Full system</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>00, No effect</td>
<td>Non-shareable</td>
</tr>
<tr>
<td></td>
<td>01, Inner Shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td></td>
<td>10, Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>11, Full system</td>
<td>Full system</td>
</tr>
</tbody>
</table>
G3.8 Pseudocode description of general memory system instructions

This section lists the pseudocode describing general memory operations:

- Memory data type definitions.
- Basic memory access.
- Aligned memory access on page G3-4018.
- Unaligned memory access on page G3-4018.
- Exclusive monitors operations on page G3-4018.
- Access permission checking on page G3-4019.
- Abort exceptions on page G3-4019.
- Memory barriers on page G3-4019.

G3.8.1 Memory data type definitions

This section lists the memory data types.

The memory data types are:

- Address descriptor, defined by the AddressDescriptor type.
- Full address, defined by the FullAddress type.
- Memory attributes, defined by the MemoryAttributes type.
- Memory type, defined by the MemType enumeration.
- Device memory type, defined by the DeviceType enumeration.
- Normal memory attributes, defined by the MemAttrHints type.
- Cacheability attributes, defined by the MemAttr_NC, MemAttr_WT, and MemAttr_WB constants.
- Allocation hints, defined by the MemHint_No, MemHint_WA, MemHint_RA, and MemHint_RW_A constants.
- Access permissions, defined by the Permissions type.

G3.8.2 Basic memory access

The two _Mem[] accessors, Non-assignment (memory read) _Mem[] and Assignment (memory write) _Mem[], are the operations that perform single-copy atomic, aligned, little-endian memory accesses of size bytes to or from the underlying physical memory array of bytes.

The functions address the array using desc.paddress which supplies:

- A 48-bit physical address.
- A single NS bit to select between Secure and Non-secure parts of the array.

The AccType parameter describes the access type, such as normal, exclusive, ordered, and streaming. For a definition of AccType, see Address space on page E2-2316.

The actual implemented array of memory might be smaller than the 2^48 bytes implied. In this case the scheme for aliasing is IMPLEMENTATION DEFINED, or some parts of the address space might give rise to external aborts or a System Error.

The attributes in memaddrdesc.memattrs are used by the memory system to determine caching and ordering behaviors as described in Memory types and attributes on page E2-2342, Memory ordering on page E2-2332, and Atomicity in the ARM architecture on page E2-2328.

PAMax() returns the IMPLEMENTATION DEFINED size of the physical address.

Note

A translation regime used when the PE is executing in AArch32 state can never generate more than 40 bits of an address.
G3 The AArch32 System Level Memory Model
G3.8 Pseudocode description of general memory system instructions

G3.8.3 Aligned memory access

The AArch32.MemSingle[] functions make atomic, little-endian accesses of size bytes.

G3.8.4 Unaligned memory access

See Unaligned data access on page E2-2323 for details of the SCTLR.A and HSCTLR.A controls on the generation of alignment faults. The HSCTLR control applies to Normal memory accesses from Hyp mode, and the SCTLR control applies to Normal memory accesses from all other modes.

The Mem_with_type[] functions make an access of the required type. If that access is naturally aligned, each form of the function performs an atomic access by making a single call to AArch32_MemSingle[]. If that access is not aligned but passes the AArch32.CheckAlignment() checks, each form of the function synthesizes the required access from multiple calls to AArch32_MemSingle[]. It also reverses the byte order if the access is big-endian.

G3.8.5 Exclusive monitors operations

The AArch32.SetExclusiveMonitors() function sets the exclusive monitors for a Load-Exclusive instruction, for a block of bytes. The size of the blocks is determined by size, at the VA address. The ExclusiveMonitorsPass() function checks whether a Store-Exclusive instruction still has possession of the exclusive monitors and therefore completes successfully.

The AArch32.ExclusiveMonitorsPass() function checks whether a Store-Exclusive instruction still has possession of the exclusive monitors, by checking whether the exclusive monitors are set to include the location of the memory block specified by size, at the virtual address defined by address. The atomic write that follows after the exclusive monitors have been set must be to the same physical address. It is permitted, but not required, for this function to return FALSE if the virtual address is not the same as that used in the previous call to AArch32.SetExclusiveMonitors().

The ExclusiveMonitorsStatus() function returns 0 if the previous atomic write was to the same physical memory locations selected by ExclusiveMonitorsPass() and therefore succeeded. Otherwise the function returns 1, indicating that the address translation delivered a different physical address.

The MarkExclusiveGlobal() procedure takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The procedure records that the PE processorid has requested exclusive access covering at least size bytes from address paddress. The size of the location marked as exclusive is IMPLEMENTATION DEFINED, up to a limit of 2KB and no smaller than two words, and aligned in the address space to the size of the location. It is IMPLEMENTATION DEFINED whether this causes any previous request for exclusive access to any other address by the same PE to be cleared.

The MarkExclusiveLocal() procedure takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The procedure records in a local record that PE processorid has requested exclusive access to an address covering at least size bytes from address paddress. The size of the location marked as exclusive is IMPLEMENTATION DEFINED, and can at its largest cover the whole of memory but is no smaller than two words, and is aligned in the address space to the size of the location. It is IMPLEMENTATION DEFINED whether this procedure also performs a MarkExclusiveGlobal() using the same parameters.

The IsExclusiveGlobal() function takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The function returns TRUE if the PE processorid has marked a global record an address range as exclusive access requested that covers at least size bytes from address paddress. It is IMPLEMENTATION DEFINED whether it returns TRUE or FALSE if a global record has marked a different address as exclusive access requested. If no address is marked in a global record as exclusive access, IsExclusiveGlobal() returns FALSE.

The IsExclusiveLocal() function takes as arguments a FullAddress paddress, the PE identifier processorid and the size of the transfer. The function returns TRUE if the PE processorid has marked an address range as exclusive access requested that covers at least size bytes from address paddress. It is IMPLEMENTATION DEFINED whether this function returns TRUE or FALSE if the address marked as exclusive access requested does not cover all of size bytes from address paddress. If no address is marked as exclusive access requested, then this function returns FALSE. It is IMPLEMENTATION DEFINED whether this result is ANDed with the result of IsExclusiveGlobal() with the same parameters.
The `ClearExclusiveByAddress()` procedure takes as arguments a FullAddress `paddress`, the PE identifier `processorid` and the size of the transfer. The procedure clears the global records of all PEs, other than `processorid`, for which an address region including any of `size` bytes starting from `paddress` has had a request for an exclusive access. It is IMPLEMENTATION DEFINED whether the equivalent global record of the PE `processorid` is also cleared if any of `size` bytes starting from `paddress` has had a request for an exclusive access, or if any other address has had a request for an exclusive access.

The `ClearExclusiveLocal()` procedure takes as arguments the PE identifier `processorid`. The procedure clears the local record of PE `processorid` for which an address has had a request for an exclusive access. It is IMPLEMENTATION DEFINED whether this operation also clears the global record of PE `processorid` that an address has had a request for an exclusive access.

### G3.8.6 Access permission checking

The function `AArch32.CheckPermission()` is used by the architecture to perform access permission checking based on attributes derived from the translation tables or location descriptors.

The interpretation of access permission is shown in *Memory access control on page G4-4068.*

### G3.8.7 Abort exceptions

The function `AArch32.Abort()` generates a Data Abort exception or a Prefetch Abort exception by calling the `AArch32.TakeDataAbortException()` or `AArch32.TakePrefetchAbortException()` function.

The `FaultRecord` type describes a fault. Functions that check for faults return a record of this type appropriate to the type of fault. *Pseudocode description of VMSAv8-32 memory system operations on page G4-4215* provides a number of wrappers to generate a `FaultRecord`.

The function `AArch32.NoFault()` returns a null record that indicates no fault. The `IsFault()` function tests whether a `FaultRecord` contains a fault.

### G3.8.8 Memory barriers

The definition for the memory barrier functions is given by the enumerations `MBReqDomain` and `MBReqTypes`.

These enumerations define the required Shareability domains and required access types used as arguments for `DMB` and `DSB` instructions.

The procedures `DataMemoryBarrier()`, `DataSynchronizationBarrier()`, and `InstructionSynchronizationBarrier()` perform the memory barriers.
G3 The AArch32 System Level Memory Model

G3.8 Pseudocode description of general memory system instructions
Chapter G4
The AArch32 Virtual Memory System Architecture

This chapter describes the ARMv8-A AArch32 Virtual Memory System Architecture (VMSA), that is backwards-compatible with VMSAv7. It includes the following sections:

• About VMSAv8-32 on page G4-4022.
• The effects of disabling address translation stages on VMSAv8-32 behavior on page G4-4031.
• Translation tables on page G4-4035.
• The VMSAv8-32 Short-descriptor translation table format on page G4-4040.
• The VMSAv8-32 Long-descriptor translation table format on page G4-4049.
• Memory access control on page G4-4068.
• Memory region attributes on page G4-4077.
• Translation Lookaside Buffers (TLBs) on page G4-4089.
• TLB maintenance requirements on page G4-4093.
• Caches in VMSAv8-32 on page G4-4106.
• VMSAv8-32 memory aborts on page G4-4110.
• Exception reporting in a VMSAv8-32 implementation on page G4-4123.
• Address translation instructions on page G4-4142.
• About the System registers for VMSAv8-32 on page G4-4148.
• VMSAv8-32 organization of registers in the (coproc==0b1110) encoding space on page G4-4172.
• VMSAv8-32 organization of registers in the (coproc==0b1111) encoding space on page G4-4175.
• Functional grouping of VMSAv8-32 System registers on page G4-4193.
• Pseudocode description of VMSAv8-32 memory system operations on page G4-4215.

Note
This chapter must be read with Chapter G3 The AArch32 System Level Memory Model.
G4.1 About VMSAv8-32

• This chapter describes the ARMv8 VMSA for AArch32 state, VMSAv8-32. This is generally equivalent to VMSAv7 for an implementation that includes all of the Security Extensions, the Multiprocessing Extensions, the Large Physical Address Extension, and the Virtualization Extensions.

• This chapter describes the control of the VMSA by Exception levels that are using AArch32. Security state, Exception levels, and AArch32 execution privilege on page G1-3792 summarizes how the AArch32 PE modes map onto the Exception levels.

Chapter D4 The AArch64 Virtual Memory System Architecture describes the control of the VMSA by exception levels that are using AArch64.

• For details of the VMSA differences in previous versions of the ARM architecture see the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition.

The main function of the VMSA is to perform address translation, and access permissions and memory attribute determination and checking, for memory accesses made by the PE. Address translation, and permissions and attribute determination and checking, is performed by a stage of address translation.

In VMSAv8-32, the Memory Management Unit (MMU) provides a number of stages of address translation. This chapter describes only the stages that are visible from Exception levels that are using AArch32, which are as follows:

For operation in Secure state
A single stage of address translation, for use when executing at PL1 or PL0. This is the Secure PL1&0 stage 1 address translation stage.

For operation in Non-secure state
• A single stage of address translation for use when executing at PL2. This is the Non-secure PL2 stage 1 address translation stage.
• Two stages of address translation for use when executing at PL1 or PL0. These are:
  — The Non-secure PL1&0 stage 1 address translation stage.
  — The Non-secure PL1&0 stage 2 address translation stage.

The System registers provide independent control of each supported stage of address translation, including a control to disable that stage of translation.

However, if the PE is executing at EL0 using AArch32 when EL1 is using AArch64 then it is using the VMSAv8-64 EL1&0 translation regime, described in Chapter D4 The AArch64 Virtual Memory System Architecture.

These features mean the VMSAv8-32 can support a hierarchy of software supervision, for example an Operating System and a hypervisor.

Each stage of address translation uses address translations and associated memory properties held in memory mapped tables called translation tables.

For information about how the MMU features differ if an implementation does not include all of the Exception levels, see About address translation for VMSAv8-32 on page G4-4026.

The translation tables define the following properties:

Access to the Secure or Non-secure address map
The translation table entries determine whether an access from Secure state accesses the Secure or the Non-secure address map. Any access from Non-secure state accesses the Non-secure address map.
Memory access permission control

This controls whether a program is permitted to access a memory region. For instruction and data access, the possible settings are:

- No access.
- Read-only.
- Write-only. This is possible only in a translation regime with two stages of translation.
- Read/write.

For instruction accesses, additional controls determine whether instructions can be fetched and executed from the memory region.

If a PE attempts an access that is not permitted, a memory fault is signaled to the PE.

Memory region attributes

These describe the properties of a memory region. The top-level attribute, the Memory type, is one of Normal, or a type of Device memory, as follows:

- Both translation table formats support the following Device memory types:
  - Device-nGnRnE
  - Device-nGnRE
- The Long-descriptor translation table format supports, in addition, the following Device memory types:
  - Device-nGRE
  - Device-GRE

Note

ARMv8 added the Device-nGRE and Device-GRE memory types. Also, in versions of the ARM architecture before ARMv8:

- Device-nGnRnE memory is described as Strongly-ordered memory.
- Device-nGnRE memory is described as Device memory.

Normal memory regions can have additional attributes.

For more information, see Memory types and attributes on page E2-2342.

Address translation mappings

An address translation maps an input address to an output address.

A stage 1 translation takes the address of an explicit data access or instruction fetch, a virtual address (VA), as the input address, and translates it to a different output address:

- If only one stage of translation is provided, this output address is the physical address (PA).
- If two stages of address translation are provided, the output address of the stage 1 translation is an intermediate physical address (IPA).

Note

In the ARMv8-32 architecture, a software agent, such as an Operating System, that uses or defines stage 1 memory translations, might be unaware of the distinction between IPA and PA.

A stage 2 translation translates the IPA to a PA.

The possible security states and privilege levels of memory accesses define a set of translation regimes, where a translation regime maps an input VA to the corresponding PA, using one or two stages of translation. See The VMSAv8-32 translation regimes on page G4-4024.

System registers control VMSAv8-32, including defining the location of the translation tables, and enabling and configuring the MMU, including enabling and disabling the different address translation stages. Also, they report any faults that occur on a memory access. For more information, see Functional grouping of VMSAv8-32 System registers on page G4-4193.
The following sections give an overview of VMSA v8-32, and of the implementation options for VMSA v8-32:

- *The VMSA v8-32 translation regimes.*
- *Address types used in a VMSA v8-32 description* on page G4-4025.
- *Address spaces in VMSA v8-32* on page G4-4025.
- *About address translation for VMSA v8-32* on page G4-4026.

The remainder of the chapter fully describes the VMSA, including the different implementation options, as summarized in *Organization of this chapter* on page G4-4029.

### G4.1.1 The VMSA v8-32 translation regimes

As introduced in *Address translation mappings* on page G4-4023, a translation regime maps an input VA to the corresponding PA, using one or two stages of translation. *Figure G4-1* shows the VMSA v8-32 translation regimes, and their associated translation stages and the Exception levels from which they are controlled.

![Figure G4-1 VMSA v8-32 translation regimes, and associated control](image)

#### Note

Conceptually, a translation regime that has only a stage 1 address translation is equivalent to a regime with a fixed, flat stage 2 mapping from IPA to PA.

*Limited use of Privilege level in ARMv8 AArch32 state* on page G1-3793 describes the mapping between the PE modes and the Privilege levels (PLs).

### Alternative descriptions of the PL1&0 translation regime

The PL1&0 is described in terms of Privilege level because of the way the AArch32 PE modes map onto the Exception levels, as described in *Limited use of Privilege level in ARMv8 AArch32 state* on page G1-3793. The description of this translation regime in terms of the Exception levels using depends on the current state of the PE, as follows:

- In Non-secure state, PL1 always maps to EL1, and therefore the Non-secure PL1&0 translation regime could be described as the Non-secure EL1&0 translation regime.
- In Secure state:
  - When EL3 is using AArch32, PL1 maps to EL3, and therefore under these conditions the Secure PL1&0 translation regime could be described as the Secure EL3&0 translation regime,
  - When EL3 is using AArch64, Secure PL1 maps to Secure EL1, and therefore under these conditions the Secure PL1&0 translation regime could be described as the Secure EL1&0 translation regime,

However, these descriptions all refer to the same translation regime, with the same System registers associated with its stage 1 translations. Therefore, the regime is generally referred to as the PL1&0 translation regime.

#### Note

As *Figure G4-1* shows, Stage 2 translation is supported only in Non-secure state.
G4.1.2 Address types used in a VMSAv8-32 description

A description of VMSAv8-32 refers to the following address types.

Note

These descriptions relate to a VMSAv8-32 description and therefore sometimes differ from the generic definitions given in the Glossary.

Virtual address (VA)

An address used in an instruction, as a data or instruction address, is a Virtual Address (VA).

An address held in the PC, LR, or SP, is a VA.

The VA map runs from zero to the size of the VA space. For AArch32 state, the maximum VA space is 4GB, giving a maximum VA range of 0x00000000-0xFFFFFFFF.

Intermediate physical address (IPA)

In a translation regime that provides two stages of address translation, the IPA is the address after the stage 1 translation, and is the input address for the stage 2 translation.

In a translation regime that provides only one stage of address translation, the IPA is identical to the PA.

A VMSAv8-32 implementation provides only one stage of address translation:
- If the implementation does not include EL2.
- When executing in Secure state.
- When executing in Hyp mode.

Physical address (PA)

The address of a location in the Secure or Non-secure memory map. That is, an output address from the PE to the memory system.

G4.1.3 Address spaces in VMSAv8-32

For execution in AArch32 state, the ARMv8 architecture supports:

- A VA space of up to 32 bits. The actual width is IMPLEMENTATION DEFINED.
- An IPA space of up to 40 bits. The translation tables and associated System registers define the width of the implemented address space.

Note

AArch32 defines two translation table formats. The Long-descriptor format gives access to the full 40-bit IPA or PA space at a granularity of 4KB. The Short-descriptor format:
- Gives access to a 32-bit PA space at 4KB granularity.
- Gives access to a 40-bit PA space, but only at 16MB granularity, by the use of Supersections.

If an implementation includes EL3, the address maps are defined independently for Secure and Non-secure operation, providing two independent 40-bit address spaces, where:
- A VA accessed from Non-secure state can only be translated to the Non-secure address map.
- A VA accessed from Secure state can be translated to either the Secure or the Non-secure address map.
G4.1.4 About address translation for VMSAv8-32

Address translation is the process of mapping one address type to another, for example, mapping VAs to IPAs, or mapping VAs to PAs. A translation table defines the mapping from one address type to another, and a Translation table base register (TTBR) indicates the start of a translation table. Each implemented stage of address translation shown in Figure G4-1 on page G4-4024 requires its own translation tables.

For PL1&0 stage 1 translations, the mapping can be split between two tables, one controlling the lower part of the VA space, and the other controlling the upper part of the VA space. This can be used, for example, so that:

- One table defines the mapping for operating system and I/O addresses, that do not change on a context switch.
- A second table defines the mapping for application-specific addresses, and therefore might require updating on a context switch.

The VMSAv8-32 implementation options determine the supported address translation stages. The following descriptions apply when all implemented Exception levels are using AArch32:

**VMSAv8-32 without EL2 or EL3**

Supports only a single PL1&0 stage 1 address translation. Translation of this stage of address translation can be split between two sets of translation tables, with base addresses defined by TTBR0 and TTBR1, and controlled by TTBCR.

**VMSAv8-32 with EL3 but without EL2**

Supports only the Secure PL1&0 stage 1 address translation and the Non-secure PL1&0 stage 1 address translation. In each security state, this stage of translation can be split between two sets of translation tables, with base addresses defined by the Secure and Non-secure copies of TTBR0 and TTBR1, and controlled by the Secure and Non-secure copies of TTBCR.

**VMSAv8-32 with EL2 but without EL3**

The implementation supports the following stages of address translation:

- **Non-secure PL2 stage 1 address translation**
  The HTTBR defines the base address of the translation table for this stage of address translation, controlled by HTCR.

- **Non-secure PL1&0 stage 1 address translation**
  Translation of this stage of address translation can be split between two sets of translation tables, with base addresses defined by the Non-secure copies of TTBR0 and TTBR1 and controlled by the Non-secure instance of TTBCR.

- **Non-secure PL1&0 stage 2 address translation**
  The VTTBR defines the base address of the translation table for this stage of address translation, controlled by VTCR.

**VMSAv8-32 with EL2 and EL3**

The implementation supports all of the stages of address translation, as follows:

- **Secure PL1&0 stage 1 address translation**
  Translation of this stage of address translation can be split between two sets of translation tables, with base addresses defined by the Secure copies of TTBR0 and TTBR1, and controlled by the Secure instance of TTBCR.

- **Non-secure PL2 stage 1 address translation**
  The HTTBR defines the base address of the translation table for this stage of address translation, controlled by HTCR.

- **Non-secure PL1&0 stage 1 address translation**
  Translation of this stage of address translation can be split between two sets of translation tables, with base addresses defined by the Non-secure copies of TTBR0 and TTBR1 and controlled by the Non-secure instance of TTBCR.
Non-secure PL1&0 stage 2 address translation

The VTTBR defines the base address of the translation table for this stage of address translation, controlled by VTCR.

Figure G4-2 shows the translation regimes and stages in a VMSAv8-32 implementation that includes all of the Exception levels, and indicates the PE mode that, typically, defines each set of translation tables, if that stage of address translation is controlled by a Privilege level that is using AArch32:

![Translation regime diagram]

Translation regime
Secure PL1&0 VA ____________________________ Secure PL1&0 stage 1 ____________________________ PA, Secure or Non-secure
| Secure TTBR0†, TTBR1†, and TTBCR† |
Non-secure EL2 VA ____________________________ Non-secure PL2 stage 1 ____________________________ PA, Non-secure only
| Non-secure TTBR0†, TTBR1†, and TTBCR† |
Non-secure PL1&0 VA ____________________________ Non-secure PL1&0 stage 1 ____________________________ IPA
| Non-secure TTBR0†, TTBR1†, and TTBCR† |
| VTTBR§ and VTGCR§ |
Non-secure PL1&0 stage 2 ____________________________ PA, Non-secure only
| VTTBR§ and VTGCR§ |

† Typically configured from a Secure PL1 mode
§ Typically configured from Hyp mode
†† Typically configured from a Non-secure PL1 mode

*Note*

The term *Typically configured* is used in Figure G4-2 to indicate the expected software usage. However, stages of address translation used in AArch32 state can also be configured:

- From an Exception level higher than the Exception level of the configuring PE mode shown in Figure G4-2, regardless of whether that Exception level is using AArch32 or is using AArch64, except that a Non-secure Exception level can never configure a stage of address translation that is used in Secure state.
- From an Exception level that is using AArch64 and is higher than the level at which the translation stage is being used. For example, if Non-secure EL0 is the only Non-secure Exception level that is using AArch32, then the Non-secure PL1&0 stage of address translation is configured from Non-secure EL1, that is using AArch64.

In general:
- The translation from VA to PA can require multiple stages of address translation, as Figure G4-2 shows.
- A single stage of address translation takes an input address and translates it to an output address.

A full translation table lookup is called a translation table walk. It is performed automatically by hardware, and can have a significant cost in execution time. To support fine granularity of the VA to PA mapping, a single input address to output address translation can require multiple accesses to the translation tables, with each access giving finer granularity. Each access is described as a level of address lookup. The final level of the lookup defines:
- The required output address.
- The attributes and access permissions of the addressed memory.

Translation Lookaside Buffers (TLBs) reduce the average cost of a memory access by caching the results of translation table walks. TLBs behave as caches of the translation table information, and VMSAv8-32 provides TLB maintenance instructions for the management of TLB contents.

*Note*

The ARM architecture permits TLBs to hold any translation table entry that does not directly cause a Translation fault, an Address size fault, or an Access flag fault.
To reduce the software overhead of TLB maintenance, for the PL1&0 translation regimes VMSAv8-32 distinguishes between *Global pages* and *Process-specific pages*. The *Address Space Identifier* (ASID) identifies pages associated with a specific process and provides a mechanism for changing process-specific tables without having to maintain the TLB structures.

If an implementation includes EL2, the *virtual machine identifier* (VMID) identifies the current virtual machine, with its own independent ASID space. The TLB entries include this VMID information, meaning TLBs do not require explicit invalidation when changing from one virtual machine to another, if the virtual machines have different VMIDs. For stage 2 translations, all translations are associated with the current VMID. There is no mechanism to associate a particular stage 2 translation with multiple virtual machines.

**Atomicty of register changes on changing virtual machine**

From the viewpoint of software executing at Non-secure PL1 or PL0, when there is a switch from one virtual machine to another, the registers that control or affect address translation must be changed atomically. This applies to the registers for the Non-secure PL1&0 translation regime. This means that all of the following registers must change atomically:

- The registers associated with the stage 1 translations:
  - MAIR0, MAIR1, AMAIR0, and AMAIR1.
  - TTBR0, TTBR1, TTBCR, and CONTEXTIDR.
  - SCTLR.

- The registers associated with the stage 2 translations:
  - VTTBR and VTCR.
  - HSCTLR.

**Note**

Only some bits of SCTLR affect the stage 1 translation, and only some bits of HSCTLR affect the stage 2 translation. However, in each case, changing these bits requires a write to the register, and that write must be atomic with the other register updates.

These registers apply to execution using the Non-secure PL1&0 translation regime. However, when updated as part of a switch of virtual machines they are updated by software executing at EL2. This means the registers are out of context when they are updated, and no synchronization precautions are required.

**Use of out-of-context translation regimes**

The architecture requires that:

- When executing at EL3 or EL2, the PE must not use the registers associated with the Non-secure PL1&0 translation regime for speculative memory accesses.

- When executing at EL3 the PE must not use the registers associated with the EL2 translation regime for speculative memory accesses.

- When executing at EL3, EL2, or Non-secure EL1, the PE must not use the registers associated with the Secure PL1&0 translation regime for speculative memory accesses.

When entering an exception level on completion of a DSB instruction, no new memory accesses using any translation table entries from a translation regime of an exception level lower than the exception level that has been entered, will be observed by any observers to the extent that those accesses are required to be observed, as determined by the Shareability and Cacheability of those translation table entries.

**Note**

- This does not require that speculative memory accesses cannot be performed using those entries if it is impossible to tell that those memory accesses have been observed by the observers.
• This requirement does not imply that, on taking an exception to a higher Exception level, any translation table walks started before the exception was taken will be completed by the time the higher Exception level is entered, and therefore memory accesses required for such a translation table walk might, in effect, be performed speculatively. However, the execution of a DSB on entry to the higher Exception level ensures that these accesses are complete.

G4.1.5 Organization of this chapter

The remainder of this chapter is organized as follows.

The first part of the chapter describes address translation and the associated memory properties held in the translation table entries, in the following sections:

• The effects of disabling address translation stages on VMSAv8-32 behavior on page G4-4031.
• Translation tables on page G4-4035.
• Secure and Non-secure address spaces on page G4-4038.
• The VMSAv8-32 Short-descriptor translation table format on page G4-4040.
• The VMSAv8-32 Long-descriptor translation table format on page G4-4049.
• Memory access control on page G4-4068.
• Memory region attributes on page G4-4077.
• Translation Lookaside Buffers (TLBs) on page G4-4089.
• TLB maintenance requirements on page G4-4093.

Caches in VMSAv8-32 on page G4-4106 describes VMSAv8-32-specific cache requirements.

The following sections describe aborts on VMSAv8-32 memory accesses, and how these and other faults are reported:

• VMSAv8-32 memory aborts on page G4-4110.
• Exception reporting in a VMSAv8-32 implementation on page G4-4123.

Address translation instructions on page G4-4142 describes these operations, and how they relate to address translation.

A number of sections then describe the System registers for VMSAv8-32. The following sections give general information about the System registers, and the organization of the registers in the primary encoding spaces, (coproc==0b1110) and (coproc==0b1111) for these registers:

• About the System registers for VMSAv8-32 on page G4-4148.
• VMSAv8-32 organization of registers in the (coproc==0b1110) encoding space on page G4-4172.
• VMSAv8-32 organization of registers in the (coproc==0b1111) encoding space on page G4-4175.
• Functional grouping of VMSAv8-32 System registers on page G4-4193.

The following sections then describe each of the functional groups of the System registers in the (coproc==0b1111) encoding space, including a full description of each register in the group:

• Identification registers, functional group on page G4-4194.
• Virtual memory control registers, functional group on page G4-4196.
• Exception and fault handling registers, functional group on page G4-4200.
• General system control registers, functional group on page G4-4195.
• Lockdown, DMA, and TCM features, functional group on page G4-4205.
• Cache maintenance instructions, functional group on page G4-4201.
• TLB maintenance instructions, functional group on page G4-4202.
• Address translation instructions, functional group on page G4-4204.
• Legacy feature registers, functional group on page G4-4211.
• Performance Monitors Extension registers, functional group on page G4-4205.
• Security registers, functional group on page G4-4199.
• Virtualization registers, functional group on page G4-4197.
• IMPLEMENTATION DEFINED registers, functional group on page G4-4211.
Note

The System registers in the (coproc==0b1110) encoding space provide the following functionality:

- Self-hosted debug. These registers are described in Debug registers on page G6-4668.
- The System register interface to a trace macrocell. These registers are not described in this manual.
- Jazelle registers. These registers are summarized in Legacy feature registers, functional group on page G4-4211.

Therefore, there is no summary of these registers by functional groups.

Pseudocode description of VMSAv8-32 memory system operations on page G4-4215 then summarizes the pseudocode functions that describe many features of VMSAv8-32 operation.
The effects of disabling address translation stages on VMSAv8-32 behavior

About VMSAv8-32 on page G4-4022 defines the translation regimes and the associated stages of address translation, each of which has its own System registers for control and configuration. VMSAv8-32 includes an enable bit for each stage of address translation, as follows:

- SCTLR.M, in the Secure instance of the register, controls Secure PL1&0 stage 1 address translation.
- SCTLR.M, in the Non-secure instance of the register, controls Non-secure PL1&0 stage 1 address translation.
- HCR.VM controls Non-secure PL1&0 stage 2 address translation.
- HSCTLR.M controls Non-secure PL2 stage 1 address translation.

Note

- The descriptions throughout this chapter describe address translation as seen by Exception levels that are using AArch32. However, for the Non-secure PL1&0 translation regime, the stage 2 translation:
  - Is controlled by the HCR if EL2 is using AArch32.
  - Is controlled by the HCR_EL2 if EL2 is using AArch64.

  For this reason, links to the HCR link to a table that disambiguates between the AArch32 HCR and the AArch64 HCR_EL2.

- If EL2 is using AArch64, then the equivalent of the Non-secure PL2 translation regime is described in Chapter D4 The AArch64 Virtual Memory System Architecture, not in this chapter.

The following sections describe the effect on VMSAv8-32 behavior of disabling each stage of translation:

- VMSAv8-32 behavior when stage 1 address translation is disabled.
- VMSAv8-32 behavior when stage 2 address translation is disabled on page G4-4033.
- Behavior of instruction fetches when all associated address translations are disabled on page G4-4033.

Enabling stages of address translation on page G4-4033 gives more information about each stage of address translation, in particular after a reset on an implementation that includes EL3.

VMSAv8-32 behavior when stage 1 address translation is disabled

When stage 1 address translation is disabled, memory accesses that would otherwise be translated by that stage of address translation are treated as follows:

Non-secure PL1 and PL0 accesses when EL2 is implemented and HCR.DC is set to 1

In an implementation that includes EL2, for an access from a Non-secure PL1 or PL0 mode when HCR.DC is set to 1, the stage 1 translation assigns the Normal Non-shareable, Inner Write-Back Read-Allow Write-Allow, Outer Write-Back Read-Allow Write-Allow memory attributes.

See also Effect of the HCR.DC bit on page G4-4032.

All other accesses

For all other accesses, when a stage 1 address translation is disabled, the assigned attributes depend on whether the access is a data access or an instruction access, as follows:

Data access

The stage 1 translation assigns the Device-nGnRnE memory type.

Instruction access

The stage 1 translation assigns Normal memory attribute, with the Cacheability and Shareability attributes determined by the value of:

- The Secure instance of SCTLR.I for the Secure PL1&0 translation regime.
- The Non-secure instance of SCTLR.I for the Non-secure PL1&0 translation regime.
- HSCTLR.I for the Non-secure PL2 translation regime.
In these cases, the meaning of the I bit is as follows:

**When I is set to 0**

- The stage 1 translation assigns the attributes Outer Shareable, Non-cacheable.

**When I is set to 1**

- The stage 1 translation assigns the attributes Inner Write-Through Read-Allocate No Write-Allocate, Outer Write-Through Read-Allocate No Write-Allocate Cacheable.

--- Note ---

On some implementations, if the SCTLR.TRE bit is set to 0 then this behavior can be changed by the remap settings in the memory remap registers. The details of TEX remap when SCTLR.TRE is set to 0 are IMPLEMENTATION DEFINED, see SCTLR.TRE, SCTLR.M, and the effect of the TEX remap registers on page G4-4082.

---

For this stage of translation, no memory access permission checks are performed, and therefore no MMU faults relating to this stage of translation can be generated.

--- Note ---

Alignment checking is performed, and therefore Alignment faults can occur.

---

For every access, when stage 1 translation is disabled, the output address of the stage 1 translation is equal to the input address. This is called a flat address mapping. If the implementation supports output addresses of more than 32 bits then the output address bits above bit[31] are zero. For example, for a VA to PA translation on an implementation that supports 40-bit PAs, PA[39:32] is 0x00.

For a Non-secure PL1 or PL0 access, if the PL1&0 stage 2 address translation is enabled, the stage 1 memory attribute assignments and output address can be modified by the stage 2 translation.

See also *Behavior of instruction fetches when all associated address translations are disabled* on page G4-4033.

**Effect of the HCR.DC bit**

The HCR.DC bit determines the default memory attributes assigned for the first stage of the Non-secure PL1&0 translation regime when that stage of translation is disabled.

When executing in a Non-secure PL1 or PL0 mode with HCR.DC set to 1:

- For all purposes other than reading the value of the SCTLR, the PE behaves as if the value of the SCTLR.M bit is 0. This means Non-secure PL1&0 stage 1 address translation is disabled.
- For all purposes other than reading the value of the HCR, the PE behaves as if the value of the HCR.VM bit is 1. This means Non-secure PL1&0 stage 2 address translation is enabled.

The effect of HCR.DC might be held in TLB entries associated with a particular VMID. Therefore, if software executing at EL2 changes the HCR.DC value without also changing the current VMID, it must also invalidate all TLB entries associated with the current VMID. Otherwise, the behavior of Non-secure software executing at EL1 or EL0 is CONSTRAINED UNPREDICTABLE, see *CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values* on page K1-5461.

**Effect of disabling translation on maintenance and address translation instructions**

Cache maintenance instructions act on the target cache whether address translation is enabled or not, and regardless of the values of the memory attributes. However, if a stage of translation is disabled, they use the flat address mapping for that stage, and all mappings are considered global.

TLB invalidate operations act on the target TLB whether address translation is enabled or not.

When the Non-secure PL1&0 stage 1 address translation is disabled, any ATS1C** or ATS12NSO** address translation instruction that accesses the Non-secure state translation reflects the effect of the HCR.DC bit. For more information about these operations see *Address translation instructions* on page G4-4142.
G4.2.2 VMSAv8-32 behavior when stage 2 address translation is disabled

When stage 2 address translation is disabled:
- The IPA output from the stage 1 translation maps flat to the PA
- The memory attributes and permissions from the stage 1 translation apply to the PA.

If the stage 1 address translation and the stage 2 address translation are both disabled, see Behavior of instruction fetches when all associated address translations are disabled.

G4.2.3 Behavior of instruction fetches when all associated address translations are disabled

The information in this section applies to memory accesses:
- From Secure PL1 and PL0 modes, when the Secure PL1&0 stage 1 address translation is disabled
- From Hyp mode, when the Non-secure PL2 stage 1 address translation is disabled
- From Non-secure PL1 and PL0 modes, when all of the following apply:
  - The Non-secure PL1&0 stage 1 address translation is disabled.
  - The Non-secure PL1&0 stage 2 address translation is disabled.
  - HCR.DC is set to 0.

In these cases, when execution is in AArch32 state a memory location might be accessed as a result of an instruction fetch if either:
- The memory location is in the same 4KB block of memory, aligned to 4KB, as an instruction which a simple sequential execution of the program either requires to be fetched now or has required to be fetched since the last reset, or is in the 4KB block immediately following such a block.
- The memory location is the target of a direct branch that a simple sequential execution of the program would have taken since the most recent of:
  - The last reset.
  - If the branch predictor is architecturally invisible, the last synchronization of instruction cache maintenance targeting the address of the branch instruction.
  - If the branch predictor is not architecturally invisible, the last synchronization of branch predictor maintenance targeting the address of the branch instruction.

These accesses can be caused by speculative instruction fetches, regardless of whether the prefetched instruction is committed for execution.

Note

To ensure architectural compliance, software must ensure that both of the following apply:
- Instructions that will be executed when address translation is disabled are located in 4KB blocks of the address space that contain only memory that is tolerant to speculative accesses.
- Each 4KB block of the address space that immediately follows a 4KB block that holds instructions that will be executed when address translation is disabled also contains only memory that is tolerant to speculative accesses.

G4.2.4 Enabling stages of address translation

On powerup or reset, only the SCTLR.M bit for the Exception level and Security state entered on reset is reset to 0, disabling address translation for the initial state of the PE. All other SCTLR.M and HSCTLR.M bits that are implemented are UNKNOWN after the reset.
This means, on powerup or reset:

- On an implementation that includes EL3, where EL3 is using AArch32:
  - The PL1&0 stage 1 address translation enable bit, SCTLR.M, is Banked, meaning there are separate
    enables for operation in Secure and Non-secure state.
  - If EL3 is using AArch32, only the Secure instance of the SCTLR.M bit resets to 0, disabling the Secure
    state PL1&0 stage 1 address translation. The reset value of the Non-secure instance of SCTLR.M is
    UNKNOWN.

- On an implementation that includes EL2, where EL2 is using AArch32, the HSCTLR.M bit, that controls the
  Non-secure PL2 stage 1 address translation:
  - If the implementation does not include EL3, resets to 0.
  - Otherwise, is UNKNOWN.

- On an implementation that does not include either EL2 or EL3, there is a single stage of translation. This is
  controlled by SCTLR.M, that resets to 0.

--- Note ---

If, for the software that enables or disables a stage of address translation, the input address of a stage 1 translation
differs from the output address of that stage 1 translation, and the software is running in translation regime that is
affected by that stage of translation, then the requirement to synchronize changes to the System registers means it
is uncertain where in the instruction stream the change of the translation takes place. For this reason, ARM strongly
recommends that the input address and the output address are identical in this situation.
G4.3 Translation tables

VMSAv8-32 defines two alternative translation table formats:

**Short-descriptor format**

- It uses 32-bit descriptor entries in the translation tables, and provides:
  - Up to two levels of address lookup.
  - 32-bit input addresses.
  - Output addresses of up to 40 bits.
  - Support for PAs of more than 32 bits by use of supersections, with 16MB granularity.
  - Support for No access, Client, and Manager domains.

**Long-descriptor format**

- It uses 64-bit descriptor entries in the translation tables, and provides:
  - Up to three levels of address lookup.
  - Input addresses of up to 40 bits, when used for stage 2 translations.
  - Output addresses of up to 40 bits.
  - 4KB assignment granularity across the entire PA range.
  - No support for domains, all memory regions are treated as in a Client domain.
  - Fixed 4KB table size, unless truncated by the size of the input address space.

--- Note ---

- Translation with a 40-bit input address range requires two concatenated 4KB top-level tables, aligned to 8KB.
- The VMSAv8-64 Long-descriptor translation table format is generally similar to this format, but supports input and output addresses of up to 48 bits, and has an assignment granularity and table size defined by its translation granule. This can be 4KB, 16KB, or 64KB. See *The VMSAv8-64 translation table format* on page G4-4027.

In all implementations, of the possible address translations shown in Figure G4-2 on page G4-4027, for stages of address translation that are using AArch32:

- In a particular Security state, the translation tables for the PL1&0 stage 1 translations can use either translation table format, and the TTBCR.EAE bit indicates the current translation table format.
- The translation tables for the Non-secure PL2 stage 1 translations, and for the Non-secure PL1&0 stage 2 translations, must use the Long-descriptor translation table format.

Many aspects of performing a translation table walk depend on the current translation table format. Therefore, the following sections describe the two formats, including how the MMU performs a translation table walk for each format:

- *The VMSAv8-32 Short-descriptor translation table format* on page G4-4040.
- *The VMSAv8-32 Long-descriptor translation table format* on page G4-4049.

The following subsections describe aspects of the translation tables and translation table walks, for memory accesses from AArch32 state, that are independent of the translation table format:

- *Translation table walks for memory accesses using VMSAv8-32 translation regimes* on page G4-4036.
- *Information returned by a translation table lookup* on page G4-4036.
- *Determining the translation table base address in the VMSAv8-32 translation regimes* on page G4-4037.
- *Control of translation table walks on a TLB miss* on page G4-4038.
- *Access to the Secure or Non-secure physical address map* on page G4-4038.

See also *TLB maintenance requirements* on page G4-4093.
G4.3.1 Translation table walks for memory accesses using VMSAv8-32 translation regimes

A translation table walk occurs as the result of a TLB miss, and starts with a read of the appropriate starting-level translation table. The result of that read determines whether additional translation table reads are required, for this stage of translation, as described in either:

- Translation table walks, when using the VMSAv8-32 Short-descriptor translation table format on page G4-4046.
- Translation table walks, when using the VMSAv8-32 Long-descriptor translation table format on page G4-4063.

Note

When using the Short-descriptor translation table format, the starting level for a translation table walk is always a level 1 lookup. However, with the Long-descriptor translation table format, the starting-level can be either a level 1 or a level 2 lookup.

For the PL1&0 stage 1 translations, SCTLR.EE determines the endianness of the translation table lookups. SCTLR is Banked, and therefore the endianness is determined independently for each Security state.

HSCTLR.EE defines the endianness for the Non-secure PL2 stage 1 and Non-secure PL1&0 stage 2 translations.

Note

Dynamically changing translation table endianness

Because any change to SCTLR.EE or HSCTLR.EE requires synchronization before it is visible to subsequent operations, ARM strongly recommends that:

- SCTLR.EE is changed only when either:
  - Executing in a mode that does not use the translation tables affected by SCTLR.EE.
  - Executing with SCTLR.M set to 0.
- HSCTLR.EE is changed only when either:
  - Executing in a mode that does not use the translation tables affected by HSCTLR.EE.
  - Executing with HSCTLR.M set to 0.

The physical address of the base of the starting-level translation table is determined from the appropriate TTBR, see Determining the translation table base address in the VMSAv8-32 translation regimes on page G4-4037.

For more information, see Ordering and completion of TLB maintenance instructions on page G4-4096.

Translation table walks must access data or unified caches, or data and unified caches, of other agents participating in the coherency protocol, according to the Shareability attributes described in the TTBR. These Shareability attributes must be consistent with the Shareability attributes for the translation tables themselves.

G4.3.2 Information returned by a translation table lookup

When an associated stage of address translation is enabled, a memory access requires one or more translation table lookups. If the required translation table descriptor is not held in a TLB, a translation table walk is performed to obtain the descriptor. A lookup, whether from the TLB or as the result of a translation table walk, returns both:

- An output address that corresponds to the input address for the lookup.
- A set of properties that correspond to that output address.

The returned properties are classified as providing address map control, access controls, or region attributes. This classification determines how the descriptions of the properties are grouped. The classification is based on the following model:

Address map control

Memory accesses from Secure state can access either the Secure or the Non-secure address map, as summarized in Access to the Secure or Non-secure physical address map on page G4-4038.

Memory accesses from Non-secure state can only access the Non-secure address map.
Access controls
Determine whether the PE, in its current state, can access the output address that corresponds to the given input address. If not, an MMU fault is generated and there is no memory access.

Memory access control on page G4-4068 describes the properties in this group.

Attributes
Are valid only for an output address that the PE, in its current state, can access. The attributes define aspects of the required behavior of accesses to the target memory region.

Memory region attributes on page G4-4077 describes the properties in this group.

G4.3.3 Determining the translation table base address in the VMSAv8-32 translation regimes
On a TLB miss, the VMSA must perform a translation table walk, and therefore must find the base address of the translation table to use for its lookup. A TTBR holds this address. As Figure G4-2 on page G4-4027 shows:

- For a Non-secure PL2 stage 1 translation, the HTTBR holds the required base address. The HTCR is the control register for these translations.
- For a Non-secure PL1&0 stage 2 translation, the VTTBR holds the required base address. The VTCR is the control register for these translations.
- For a PL1&0 stage 1 translation, either TTBR0 or TTBR1 holds the required base address. The TTBCR is the control register for these translations.

The Non-secure copies of TTBR0, TTBR1, and TTBCR, relate to the Non-secure PL1&0 stage 1 translation. The Secure copies of TTBR0, TTBR1, and TTBCR, relate to the Secure PL1&0 stage 1 translation.

For the PL1&0 translation table walks:

- TTBR0 can be configured to describe the translation of VAs in the entire address map, or to describe only the translation of VAs in the lower part of the address map.
- If TTBR0 is configured to describe the translation of VAs in the lower part of the address map, TTBR1 is configured to describe the translation of VAs in the upper part of the address map.

The contents of the appropriate instance of the TTBCR determine whether the address map is separated into two parts, and where the separation occurs. The details of the separation depend on the current translation table format, see:

- Selecting between TTBR0 and TTBR1, VMSAv8-32 Short-descriptor translation table format on page G4-4045.
- Selecting between TTBR0 and TTBR1, VMSAv8-32 Long-descriptor translation table format on page G4-4057.

Example G4-1 shows a typical use of the two sets of translation tables:

Example G4-1 Example use of TTBR0 and TTBR1

An example of using the two TTBRs for PL1&0 stage 1 address translations is:

**TTBR0**
Used for process-specific addresses.
Each process maintains a separate level 1 translation table. On a context switch:
- TTBR0 is updated to point to the level 1 translation table for the new context.
- TTBCR is updated if this change changes the size of the translation table.
- The CONTEXTIDR is updated.

TTBCR can be programmed so that all translations use TTBR0 in a manner compatible with architecture versions before ARMv6.

**TTBR1**
Used for operating system and I/O addresses, that do not change on a context switch.
G4.3.4 Control of translation table walks on a TLB miss

Two bits in the TCR for the translation stage required by a memory access control whether a translation table walk is performed on a TLB miss. These two bits are the:

- PD0 and PD1 bits, on a PE using the Short-descriptor translation table format.
- EPD0 and EPD1 bits, on a PE using the Long-descriptor translation table format.

Note

For the VMSAv8-32 translation regimes, the different bit names are because the bits are in different positions in TTBCR, depending on the translation table format.

The effect of these bits is:

\[
\begin{align*}
\{E\}PD_x &= 0 & \text{If a TLB miss occurs based on TTBRx, a translation table walk is performed. The current security state determines whether the memory access is Secure or Non-secure.} \\
\{E\}PD_x &= 1 & \text{If a TLB miss occurs based on TTBRx, a level 1 Translation fault is returned, and no translation table walk is performed.}
\end{align*}
\]

G4.3.5 Access to the Secure or Non-secure physical address map

As stated in Address spaces in VMSAv8-32 on page G4-4025, a PE can access independent Secure and Non-secure address maps. When the PL1 Exception level is using AArch32, these are defined by the translation tables identified by the Secure TTBR0 and TTBR1. In both translation table formats in the Secure translation tables, the NS bit in a descriptor indicates whether the descriptor refers to the Secure or the Non-secure address map:

\[
\begin{align*}
\text{NS} &= 0 & \text{Access the Secure physical address space.} \\
\text{NS} &= 1 & \text{Access the Non-secure physical address space.}
\end{align*}
\]

Note

In the Non-secure translation tables, the corresponding bit is SBZ. Non-secure accesses always access the Non-secure physical address space, regardless of the value of this bit.

The Long-descriptor translation table format extends this control, adding an NSTable bit to the Secure translation tables, as described in Hierarchical control of Secure or Non-secure memory accesses. Long-descriptor format on page G4-4056. In the Non-secure translation tables, the corresponding bit is SBZ, and Non-secure accesses ignore the value of this bit.

The following sections describe the address map controls in the two implementations:

- Control of Secure or Non-secure memory access, VMSAv8-32 Short-descriptor format on page G4-4045.
- Control of Secure or Non-secure memory access, VMSAv8-32 Long-descriptor format on page G4-4056.

The following subsection gives more information.

Secure and Non-secure address spaces

EL3 provides two physical address spaces, a Secure physical address space and a Non-secure physical address space.

As described in Access to the Secure or Non-secure physical address map, for the PL1&0 stage 1 translations when controlled from an Exception level using AArch32, the registers that control the stage of translation, TTBR0, TTBR1, and TTBCR, are Banked between Secure and Non-secure versions, and the Security state of the PE when it performs a memory access selects the corresponding version of the registers. This means there are independent Secure and Non-secure versions of these translation tables, and translation table walks are made to the physical address space corresponding to the security state of the translation tables used.

For a translation table walk caused by a memory access from Non-secure state, all memory accesses are to the Non-secure address space.
For a translation table walk caused by a memory access from Secure state:

- When address translation is using the Long-descriptor translation table format:
  - The initial lookup performed must access the Secure address space.
  - If a table descriptor read from the Secure address space has the NSTable bit set to 0, then the next level of lookup is from the Secure address space.
  - If a table descriptor read from the Secure address space has the NSTable bit set to 1, then the next level of lookup, and any subsequent level of lookup, is from the Non-secure address space.

For more information, see Control of Secure or Non-secure memory access, VMSA v8-32 Long-descriptor format on page G4-4056.

- Otherwise, all memory accesses are to the Secure address space.

--- **Note** ---

- When executing in Non-secure state, additional translations are supported. For memory accesses from AArch32 state these are:
  - Non-secure PL2 stage 1 translation.
  - Non-secure PL1&0 stage 2 translation.

These translations can access only the Non-secure address space.

- A system implementation can alias parts of the Secure physical address space to the Non-secure physical address space in an implementation-specific way. As with any other aliasing of physical memory, the use of aliases in this way can require the use of cache maintenance instructions to ensure that changes to memory made using one alias of the physical memory are visible to accesses to the other alias of the physical memory.
G4.4 The VMSAv8-32 Short-descriptor translation table format

The Short-descriptor translation table format supports a memory map based on memory sections or pages:

**Supersections** Consist of 16MB blocks of memory. Support for Supersections is optional, except that an implementation that supports more than 32 bits of Physical Address must also support Supersections to provide access to the entire Physical Address space.

**Sections** Consist of 1MB blocks of memory.

**Large pages** Consist of 64KB blocks of memory.

**Small pages** Consist of 4KB blocks of memory.

Supersections, Sections and Large pages map large regions of memory using only a single TLB entry.

--- Note ---

Whether a VMSAv8-32 implementation of the Short-descriptor format translation tables supports supersections is IMPLEMENTATION DEFINED.

---

When using the Short-descriptor translation table format, two levels of translation tables are held in memory:

**Level 1 table**

Holds *level 1 descriptors* that contain the base address and

- Translation properties for a Section and Supersection.
- Translation properties and pointers to a level 2 table for a Large page or a Small page.

**Level 2 tables**

Hold *level 2 descriptors* that contain the base address and translation properties for a Small page or a Large page. With the Short-descriptor format, level 2 tables can be referred to as *Page tables*.

A level 2 table requires 1KB of memory.

In the translation tables, in general, a descriptor is one of:

- An invalid or fault entry.
- A Page table entry, that points to a next-level translation table.
- A page or section entry, that defines the memory properties for the access.
- A reserved format.

Bits[1:0] of the descriptor give the primary indication of the descriptor type.

Figure G4-3 on page G4-4041 gives a general view of address translation when using the Short-descriptor translation table format.
Additional requirements for Short-descriptor format translation tables on page G4-4044 describes why, when using the Short-descriptor format, Supersection and Large page entries must be repeated 16 times, as shown in Figure G4-3.

VMSAv8-32 Short-descriptor translation table format descriptors, Memory attributes in the VMSAv8-32 Short-descriptor translation table format descriptors on page G4-4044, and Control of Secure or Non-secure memory access, VMSAv8-32 Short-descriptor format on page G4-4045 describe the format of the descriptors in the Short-descriptor format translation tables.

The following sections then describe the use of this translation table format:

- Selecting between TTBR0 and TTBR1, VMSAv8-32 Short-descriptor translation table format on page G4-4045.
- Translation table walks, when using the VMSAv8-32 Short-descriptor translation table format on page G4-4046.

G4.4.1 VMSAv8-32 Short-descriptor translation table format descriptors

The following sections describe the formats of the entries in the Short-descriptor translation tables:

- Short-descriptor translation table level 1 descriptor formats on page G4-4042.
- Short-descriptor translation table level 2 descriptor formats on page G4-4043.

For more information about level 2 translation tables see Additional requirements for Short-descriptor format translation tables on page G4-4044.

Note


Information returned by a translation table lookup on page G4-4036 describes the classification of the non-address fields in the descriptors as address map control, access control, or attribute fields.
**Short-descriptor translation table level 1 descriptor formats**

Each entry in the level 1 table describes the mapping of the associated 1MB VA range.

Figure G4-4 shows the possible level 1 descriptor formats.

---

### Descriptor bits[1:0] identify the descriptor type. The encoding of these bits is:

- **0b00, Invalid entry**
  - The associated VA is unmapped, and any attempt to access it generates a Translation fault.
  - Bits[31:2] of the descriptor are IGNORED, see **IGNORED** on page Glossary-5718. This means software can use these bits for its own purposes.

- **0b01, Page table**
  - The descriptor gives the address of a level 2 translation table, that specifies the mapping of the associated 1MByte VA range.

- **0b10, Section or Supersection**
  - The descriptor gives the base address of the Section or Supersection. Bit[18] determines whether the entry describes a Section or a Supersection.
  - This encoding also defines the PXN bit as 0.

- **0b11, Section or Supersection, if the implementation supports the PXN attribute**
  - This encoding is identical to 0b10, except that it defines the PXN bit as 1.

---

**Figure G4-4 VMSAv8-32 Short-descriptor level 1 descriptor formats**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00</td>
<td>Invalid entry</td>
</tr>
<tr>
<td>0b01</td>
<td>Page table</td>
</tr>
<tr>
<td>0b10</td>
<td>Section or Supersection</td>
</tr>
<tr>
<td>0b11</td>
<td>Section or Supersection, if the implementation supports the PXN attribute</td>
</tr>
</tbody>
</table>
--- Note ---

A VMSAv8-32 implementation can use the Short-descriptor translation table format for the PL1&0 stage 1 translations, by setting TTBCR.EAE to 0.

The address information in the level 1 descriptors is:

**Page table**

Bits[31:10] of the descriptor are bits[31:10] of the address of a Page table.

**Section**

Bits[31:20] of the descriptor are bits[31:20] of the address of the Section.

**Supersection**


For the Non-secure PL1&0 translation tables, the address in the descriptor is the IPA of the Page table, Section, or Supersection. Otherwise, the address is the PA of the Page table, Section, or Supersection.

For descriptions of the other fields in the descriptors, see Memory attributes in the VMSAv8-32 Short-descriptor translation table format descriptors on page G4-4044.

**Short-descriptor translation table level 2 descriptor formats**

*Figure G4-5* shows the possible formats of a level 2 descriptor.

<table>
<thead>
<tr>
<th>Descriptor</th>
<th>Bits[1:0]</th>
<th>Address Information</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid</td>
<td>00</td>
<td>IGNORED</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Large page</td>
<td>01</td>
<td>Large page base address, PA[31:16]</td>
<td>16</td>
<td>15</td>
<td>14</td>
</tr>
<tr>
<td>Small page</td>
<td>1x</td>
<td>Small page base address, PA[31:12]</td>
<td>12</td>
<td>11</td>
<td>10</td>
</tr>
</tbody>
</table>

*Figure G4-5* Short-descriptor level 2 descriptor formats

Descriptor bits[1:0] identify the descriptor type. The encoding of these bits is:

- **0b00, Invalid entry**
  
The associated VA is unmapped, and attempting to access it generates a Translation fault.
  
  Bits[31:2] of the descriptor are IGNORED, see *IGNORED* on page Glossary-5718. This means software can use these bits for its own purposes.

- **0b01, Large page**
  
The descriptor gives the base address and properties of the Large page.

- **0b1x, Small page**
  
The descriptor gives the base address and properties of the Small page.

  In this descriptor format, bit[0] of the descriptor is the XN bit.

The address information in the level 2 descriptors is:

- **Large page**
  
  Bits[31:16] of the descriptor are bits[31:16] of the address of the Large page.

- **Small page**
  
  Bits[31:12] of the descriptor are bits[31:12] of the address of the Small page.

For the Non-secure PL1&0 translation tables, the address in the descriptor is the IPA of the Page table, Section, or Supersection. Otherwise, the address is the PA of the Page table, Section, or Supersection.
For descriptions of the other fields in the descriptors, see *Memory attributes in the VMSAv8-32 Short-descriptor translation table format descriptors*.

### Additional requirements for Short-descriptor format translation tables

When using Supersection or Large page descriptors in the Short-descriptor translation table format, the input address field that defines the Supersection or Large page descriptor address overlaps the table address field. In each case, the size of the overlap is 4 bits. The following diagrams show these overlaps:

- Figure K7-14 on page K7-5566 for the level 1 translation table entry for a Supersection.
- Figure K7-16 on page K7-5568 for the level 2 translation table entry for a Large page.

Considering the case of using Large page descriptors in a level 2 translation table, this overlap means that for any specific Large page, the bottom four bits of the level 2 translation table entry might take any value from 0b0000 to 0b1111. Therefore, each of these sixteen index values must point to a separate copy of the same descriptor.

This means that each Large page or Supersection descriptor must:
- Occur first on a sixteen-word boundary.
- Be repeated in 16 consecutive memory locations.

### G4.4.2 Memory attributes in the VMSAv8-32 Short-descriptor translation table format descriptors

This section describes the descriptor fields other than the descriptor type field and the address field:

**TEX[2:0], C, B**

- Memory region attribute bits, see *Memory region attributes on page G4-4077*.
- These bits are not present in a descriptor for a Page table.

**XN bit**

- The Execute-never bit. Determines whether the PE can execute software from the addressed region, see *Execute-never restrictions on instruction fetching on page G4-4071*.
- This bit is not present in a descriptor for a Page table.

**PXN bit**

- The Privileged execute-never bit. Determines whether the PE can execute software from the region when executing at PL1, see *Execute-never restrictions on instruction fetching on page G4-4071*.

**Note**

Memory accesses by software executing at EL2 always use the Long-descriptor translation table format.

When this bit is set to 1 in the descriptor for a Page table, it indicates that all memory pages described in the corresponding Page table are Privileged execute-never.

**NS bit**

- Non-secure bit. Specifies whether the translated PA is in the Secure or Non-secure address map, see *Control of Secure or Non-secure memory access, VMSAv8-32 Short-descriptor format on page G4-4045*.
- This bit is not present in level 2 descriptors. The value of the NS bit in a level 1 descriptor for a Page table applies to all entries in the corresponding level 2 translation table.

**Domain**

- Domain field, see *Domains, Short-descriptor format only on page G4-4073*.
- This field is not present in a Supersection entry. Memory described by Supersections is in domain 0.
- This bit is not present in level 2 descriptors. The value of the Domain field in the level 1 descriptor for a Page table applies to all entries in the corresponding level 2 translation table.

**An IMPLEMENTATION DEFINED bit**

- This bit is not present in level 2 descriptors.
AP[2], AP[1:0]
Access Permissions bits, see Memory access control on page G4-4068.
AP[0] can be configured as the Access flag, see The Access flag on page G4-4074.
These bits are not present in a descriptor for a Page table.

S bit
Shareable bit. Used in determining the Shareability of the addressed region, see Memory region attributes on page G4-4077.

Note
The naming of this bit as the Shareable bit is carried forward from early versions of the ARM architecture. This name is no longer an adequate description of the interpretation of the bit.

This bit is not present in a descriptor for a Page table.

nG bit
The not global bit. If a lookup using this descriptor is cached in a TLB, determines whether the TLB entry applies to all ASID values, or only to the current ASID value. See Global and process-specific translation table entries on page G4-4089.

This bit is not present in a descriptor for a Page table.

Bit[18], when bits[1:0] indicate a Section or Supersection descriptor
0     Descriptor is for a Section.
1     Descriptor is for a Supersection.

G4.4.3 Control of Secure or Non-secure memory access, VMSAv8-32 Short-descriptor format

Access to the Secure or Non-secure physical address map on page G4-4038 describes how the NS bit in the translation table entries:
• For accesses from Secure state, determines whether the access is to Secure or Non-secure memory.
• Is ignored by accesses from Non-secure state.

In the Short-descriptor translation table format, the NS bit is defined only in the level 1 translation tables. This means that, in a level 1 descriptor for a Page table, the NS bit defines the physical address space, Secure or Non-secure, for all of the Large pages and Small pages of memory described by that table.

The NS bit of a level 1 descriptor for a Page table has no effect on the physical address space in which that translation table is held. As stated in Secure and Non-secure address spaces on page G4-4038, the physical address of that translation table is in:
• The Secure address space if the translation table walk is in Secure state.
• The Non-secure address space if the translation table walk is in Non-secure state.

This means the granularity of the Secure and Non-secure memory spaces is 1MB. However, in these memory spaces, table entries can define physical memory regions with a granularity of 4KB.

G4.4.4 Selecting between TTBR0 and TTBR1, VMSAv8-32 Short-descriptor translation table format

As described in Determining the translation table base address in the VMSAv8-32 translation regimes on page G4-4037, two sets of translation tables can be defined for each of the PL1&0 stage 1 translations, and TTBR0 and TTBR1 hold the base addresses for the two sets of tables. When using the Short-descriptor translation table format, the value of TTBCR.N indicates the number of most significant bits of the input VA that determine whether TTBR0 or TTBR1 holds the required translation table base address, as follows:
• If N == 0 then use TTBR0. Setting TTBCR.N to zero disables use of a second set of translation tables.
• If N > 0 then:
  — If bits[31:32-N] of the input VA are all zero then use TTBR0.
  — Otherwise use TTBR1.
Table G4-1 shows how the value of N determines the lowest address translated using TTBR1, and the size of the level 1 translation table addressed by TTBR0.

Table G4-1 Effect of TTBCR.N on address translation, Short-descriptor format

<table>
<thead>
<tr>
<th>TTBCR.N</th>
<th>First address translated with TTBR1</th>
<th>TTBR0 table</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000</td>
<td>TTBR1 not used</td>
<td>16KB</td>
</tr>
<tr>
<td>0b001</td>
<td>0x80000000</td>
<td>8KB</td>
</tr>
<tr>
<td>0b010</td>
<td>0x40000000</td>
<td>4KB</td>
</tr>
<tr>
<td>0b011</td>
<td>0x20000000</td>
<td>2KB</td>
</tr>
<tr>
<td>0b100</td>
<td>0x10000000</td>
<td>1KB</td>
</tr>
<tr>
<td>0b101</td>
<td>0x80000000</td>
<td>512 bytes</td>
</tr>
<tr>
<td>0b110</td>
<td>0x40000000</td>
<td>256 bytes</td>
</tr>
<tr>
<td>0b111</td>
<td>0x20000000</td>
<td>128 bytes</td>
</tr>
</tbody>
</table>

Whenever TTBCR.N is nonzero, the size of the translation table addressed by TTBR1 is 16KB.

Figure G4-6 shows how the value of TTBCR.N controls the boundary between VAs that are translated using TTBR0, and VAs that are translated using TTBR1.

In the selected TTBR, bits RGN, S and IRGN[1:0] define the memory region attributes for the translation table walk.

Translation table walks, when using the VMSA v8-32 Short-descriptor translation table format describes the translation.

G4.4.5 Translation table walks, when using the VMSA v8-32 Short-descriptor translation table format

When using the Short-descriptor translation table format, and a memory access requires a translation table walk:
- A section-mapped access only requires a read of the level 1 translation table.
- A page-mapped access also requires a read of the level 2 translation table.
Reading a level 1 translation table describes how either TTBR1 or TTBR0 is used, with the accessed VA, to determine the address of the level1 descriptor.

Reading a level 1 translation table shows the output address as A[39:0]:

• For a Non-secure PL1&0 stage 1 translation, this is the IPA of the required descriptor. A Non-secure PL1&0 stage 2 translation of this address is performed to obtain the PA of the descriptor.

• Otherwise, this address is the PA of the required descriptor.

The full translation flow for Sections, Supersections, Small pages and Large pages on page G4-4048 then shows the complete translation flow for each valid memory access.

Reading a level 1 translation table

When performing a fetch based on TTBR0:

• The address bits taken from TTBR0 vary between bits[31:14] and bits[31:7].

• The address bits taken from the VA, that is the input address for the translation, vary between bits[31:20] and bits[24:20].

The width of the TTBR0 and VA fields depend on the value of TTBCR.N, as Figure G4-7 shows.

When performing a fetch based on TTBR1, Bits TTBR1[31:14] are concatenated with bits[31:20] of the VA. This makes the fetch equivalent to that shown in Figure G4-7, with N==0.

—— Note ——

See The address and Properties fields shown in the translation flows on page K7-5570 for more information about the Properties label used in this and other figures.

Figure G4-7 Accessing level 1 translation table based on TTBR0, Short-descriptor format

Regardless of which register is used as the base for the fetch, the resulting output address selects a four-byte translation table entry that is one of:

• A level 1 descriptor for a Section or Supersection.

• A descriptor for a Page table, that points to a level 2 translation table. In this case:

  — A second fetch is performed to retrieve a level 2 descriptor.

  — The descriptor also contains some attributes for the access, see Figure G4-4 on page G4-4042.

• A faulting entry.
The full translation flow for Sections, Supersections, Small pages and Large pages

In a translation table walk, only the initial lookup uses the translation table base address from the appropriate TTBR. Subsequent lookups use a combination of address information from:

- The table descriptor read in the previous lookup.
- The input address.

Address translation examples using the VMSAv8-32 Short descriptor translation table format on page K7-5565 shows the full translation flow for each of the memory section and page options. As described in VMSAv8-32 Short-descriptor translation table format descriptors on page G4-4041, these options are:

**Supersection**  A 16MB memory region, see Translation flow for a Supersection on page K7-5566.

**Section**  A 1MB memory region, see Translation flow for a Section on page K7-5567.

**Large page**  A 64KB memory region, described by the combination of:
- A level 1 translation table entry that indicates the address of a level 2 Page table.
- A level 2 descriptor that indicates a Large page.

See Translation flow for a Large page on page K7-5568.

**Small page**  A 4KB memory region, described by the combination of:
- A level 1 translation table entry that indicates the address of a level 2 Page table.
- A level 2 descriptor that indicates a Small page.

See Translation flow for a Small page on page K7-5569.
G4.5 The VMSAv8-32 Long-descriptor translation table format

The VMSAv8-32 Long-descriptor translation table format supports the assignment of memory attributes to memory Pages, at a granularity of 4KB, across the complete input address range. It also supports the assignment of memory attributes to blocks of memory, where a block can be 2MB or 1GB.

--- Note

- Although the VMSAv8-32 Long-descriptor format is limited to three levels of address lookup, its design and naming conventions support extension to additional levels, to support a larger input address range.
- Similarly, while the VMSAv8-32 implementation limits the output address range to 40 bits, its design supports extension to a larger output address range.

Figure G4-2 on page G4-4027 shows the different address translation stages. The Long-descriptor translation table format:

- Is used for:
  - The Non-secure PL2 stage 1 translation.
  - The Non-secure PL1&0 stage 2 translation.
- Can be used for the Secure and Non-secure PL1&0 translations.

When used for a stage 1 translation, the translation tables support an input address of up to 32 bits, corresponding to the VA address range of the PE.

When used for a stage 2 translation, the translation tables support an input address range of up to 40 bits, to support the translation from IPA to PA. If the input address for the stage 2 translation is a 32-bit address then this address is zero-extended to 40 bits.

--- Note

When the Short-descriptor translation table format is used for the Non-secure stage 1 translations, this generates 32-bit IPAs. These are zero-extended to 40 bits to provide the input address for the stage 2 translation.

Overview of VMSAv8-32 address translation using Long-descriptor translation tables on page G4-4050 summarizes address translation from AArch32 state when using the Long-descriptor format translation tables.

The following sections then describe the format of the descriptors in the Long-descriptor format translation tables:

- VMSAv8-32 Long-descriptor translation table format descriptors on page G4-4050.
- Memory attribute fields in the VMSAv8-32 Long-descriptor translation table format descriptors on page G4-4053.
- Control of Secure or Non-secure memory access, VMSAv8-32 Long-descriptor format on page G4-4056.

The following sections then describe this translation table format:

- Selecting between TTBR0 and TTBR1, VMSAv8-32 Long-descriptor translation table format on page G4-4057.
- VMSAv8-32 Long-descriptor translation table format address lookup levels on page G4-4060.
- Translation table walks, when using the VMSAv8-32 Long-descriptor translation table format on page G4-4063.
- The algorithm for finding the translation table entries, VMSAv8-32 Long-descriptor format on page G4-4066.
G4.5.1 Overview of VMSAv8-32 address translation using Long-descriptor translation tables

Figure G4-8 gives a general view of VMSAv8-32 stage 1 address translation when using the Long-descriptor translation table format.

If a level 1 table would contain only one entry, it is skipped, and the TTBR points to the level 2 table. This happens if the VA address range is 30 bits or less.

Figure G4-8 General view of VMSAv8-32 stage 1 address translation using Long-descriptor format

Figure G4-9 gives a general view of VMSAv8-32 stage 2 address translation. Stage 2 translation always uses the Long-descriptor translation table format.

Figure G4-9 General view of VMSAv8-32 stage 2 address translation, Long-descriptor translation table format

Use of concatenated translation tables for the initial stage 2 lookup on page G4-4060 describes how using concatenated level 2 tables means lookup can start at level 2, as referred to in Figure G4-9.

G4.5.2 VMSAv8-32 Long-descriptor translation table format descriptors

As described in VMSAv8-32 Long-descriptor translation table format address lookup levels on page G4-4060, the Long-descriptor translation table format provides up to three levels of address lookup. A translation table walk starts either at level 1 or level 2 of the address lookup.

In general, a descriptor is one of:

• An invalid or fault entry.
• A table entry, that points to the next-level translation table.
• A block entry, that defines the memory properties for the access.
• A reserved format.

Bit[1] of the descriptor indicates the descriptor type, and bit[0] indicates whether the descriptor is valid.
The following sections describe the Long-descriptor translation table descriptor formats:

- **VMSAv8-32 Long-descriptor level 1 and level 2 descriptor formats**.
- **VMSAv8-32 Long-descriptor translation table level 3 descriptor formats** on page G4-4052.

*Information returned by a translation table lookup* on page G4-4036 describes the classification of the non-address fields in the descriptors between *address map control*, *access controls*, and *region attributes*.

### VMSAv8-32 Long-descriptor level 1 and level 2 descriptor formats

In the Long-descriptor translation tables, the formats of the level 1 and level 2 descriptors differ only in the size of the block of memory addressed by the block descriptor. A block entry:

- In a level 1 table describes the mapping of the associated 1GB input address range.
- In a level 2 table describes the mapping of the associated 2MB input address range.

Figure G4-10 shows the Long-descriptor level 1 and level 2 descriptor formats:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Block</td>
<td>The descriptor gives the base address of a block of memory, and the attributes for that memory region.</td>
</tr>
<tr>
<td>1</td>
<td>Table</td>
<td>The descriptor gives the address of the next level of translation table, and for a stage 1 translation, some attributes for that translation.</td>
</tr>
</tbody>
</table>

For the level 1 descriptor, \( n \) is 30. For the level 2 descriptor, \( n \) is 21.

The level 1 descriptor returns the address of the level 2 table. The level 2 descriptor returns the address of the level 3 table.

‡ See the descriptions of the address fields for more information about bits\[47:40\] of the Block and Table descriptors.
The other fields in the valid descriptors are:

**Block descriptor**

Gives the base address and attributes of a block of memory:
- For a level 1 Block descriptor, bits[39:30] are bits[39:30] of the output address that specifies a 1GB block of memory.

In both cases, if bits[47:40] of the descriptor are not zero then a translation that uses the descriptor will generate an Address size fault, see *Address size fault* on page G4-4119.

Bits[63:52, 11:2] provide attributes for the target memory block, see *Memory attribute fields in the VMSAv8-32 Long-descriptor translation table format descriptors* on page G4-4053. The position and contents of these bits is identical in the level 2 block descriptor and in the level 3 page descriptor.

**Table descriptor**

Bits[39:m] are bits[39:m] of the address of the required next-level table. Bits[m-1:0] of the table address are zero:
- For a level 1 Table descriptor, this is the address of a level 2 table.
- For a level 2 Table descriptor, this is the address of a level 3 table.

In both cases, if bits[47:40] of the descriptor are not zero then a translation that uses the descriptor will generate an Address size fault, see *Address size fault* on page G4-4119.

For a stage 1 translation only, bits[63:59] provide attributes for the next-level lookup, see *Memory attribute fields in the VMSAv8-32 Long-descriptor translation table format descriptors* on page G4-4053.

If the translation table defines the Non-secure PL1&0 stage 1 translations, then the output address in the descriptor is the IPA of the target block or table. Otherwise, it is the PA of the target block or table.

**VMSAv8-32 Long-descriptor translation table level 3 descriptor formats**

Each entry in a level 3 table describes the mapping of the associated 4KB input address range.

Figure G4-11 shows the Long-descriptor level 3 descriptor formats.

![Figure G4-11 VMSAv8-32 Long-descriptor level 3 descriptor formats](image-url)

Descriptor bit[0] identifies whether the descriptor is valid, and is 1 for a valid descriptor. If a lookup returns an invalid descriptor, the associated input address is unmapped, and any attempt to access it generates a Translation fault.
Descriptor bit[1] identifies the descriptor type, and is encoded as:

0, Reserved, invalid

Behaves identically to encodings with bit[0] set to 0.

This encoding must not be used in level 3 translation tables.

1, Page

Gives the address and attributes of a 4KB page of memory.

At this level, the only valid format is the Page descriptor. The other fields in the Page descriptor are:

**Page descriptor**


If bits[47:40] of the descriptor are not zero then a translation that uses the descriptor will generate an Address size fault, see **Address size fault** on page G4-4119.

Bits[63:52, 11:2] provide attributes for the target memory page, see **Memory attribute fields in the VMSAv8-32 Long-descriptor translation table format descriptors**. The position and contents of these bits are identical in the level 1 block descriptor and in the level 2 block descriptor.

If the translation table defines the Non-secure PL1&0 stage 1 translations, then the output address in the descriptor is the IPA of the target page. Otherwise, it is the PA of the target page.

**G4.5.3 Memory attribute fields in the VMSAv8-32 Long-descriptor translation table format descriptors**

The memory attributes in the VMSAv8-32 Long-descriptor translation tables are based on those in the Short-descriptor translation table format, with some extensions. **Memory region attributes on page G4-4077** describes these attributes. In the Long-descriptor translation table format:

- Table entries for stage 1 translations define attributes for the next level of lookup, see **Next-level attributes in VMSAv8-32 Long-descriptor stage 1 Table descriptors**

- Block and Page entries define memory attributes for the target block or page of memory. Stage 1 and stage 2 translations have some differences in these attributes, see:
  - **Attribute fields in VMSAv8-32 Long-descriptor stage 1 Block and Page descriptors** on page G4-4054.
  - **Attribute fields in VMSAv8-32 Long-descriptor stage 2 Block and Page descriptors** on page G4-4055.

**Next-level attributes in VMSAv8-32 Long-descriptor stage 1 Table descriptors**

In a Table descriptor for a stage 1 translation, bits[63:59] of the descriptor define the following attributes for the next-level translation table access:

**NSTable, bit[63]**

For memory accesses from Secure state, specifies the Security state for subsequent levels of lookup, see **Hierarchical control of Secure or Non-secure memory accesses, Long-descriptor format** on page G4-4056.

For memory accesses from Non-secure state, this bit is ignored.

**APTable, bits[62:61]**

Access permissions limit for subsequent levels of lookup, see **Hierarchical control of access permissions, Long-descriptor format** on page G4-4069.

APTable[0] is reserved, SBZ, in the Non-secure PL2 stage 1 translation tables.

**XNTable, bit[60]**

XN limit for subsequent levels of lookup, see **Hierarchical control of instruction fetching, Long-descriptor format** on page G4-4072.

**PXNTable, bit[59]**

PXN limit for subsequent levels of lookup, see **Hierarchical control of instruction fetching, Long-descriptor format** on page G4-4072.

This bit is RES0 in the Non-secure PL2 stage 1 translation tables.
Attribute fields in VMSAv8-32 Long-descriptor stage 1 Block and Page descriptors

Block and Page descriptors split the memory attributes into an upper block and a lower block. Figure G4-12 shows the memory attribute fields in these blocks, for a stage 1 translation:

For a stage 1 descriptor, the attributes are:

- **XN, bit[54]** The Execute-never bit. Determines whether the region is executable, see *Execute-never restrictions on instruction fetching* on page G4-4071.

- **PXN, bit[53]** The Privileged execute-never bit. Determines whether the region is executable at EL1, see *Execute-never restrictions on instruction fetching* on page G4-4071.
  This bit is RES0 in the Non-secure PL2 stage 1 translation tables.

- **Contiguous, bit[52]** Indicates that 16 adjacent translation table entries point to contiguous memory regions, see *Contiguous bit* on page G4-4084.

- **nG, bit[11]** The not global bit. Determines how the translation is marked in the TLB, see *Global and process-specific translation table entries* on page G4-4089.
  This bit is RES0 in the Non-secure PL2 stage 1 translation tables.

- **AF, bit[10]** The Access flag, see *The Access flag* on page G4-4074.

- **SH, bits[9:8]** Shareability field, see *Memory region attributes* on page G4-4077.

- **AP[2:1], bits[7:6]** Access Permissions bits, see *Memory access control* on page G4-4068.

  **Note**

  For consistency with the Short-descriptor translation table formats, the Long-descriptor format defines AP[2:1] as the Access Permissions bits, and does not define an AP[0] bit.

  AP[1] is RES1 in the Non-secure PL2 stage 1 translation tables.

- **NS, bit[5]** Non-secure bit. For memory accesses from Secure state, specifies whether the output address is in Secure or Non-secure memory, see *Control of Secure or Non-secure memory access, VMSAv8-32 Long-descriptor format* on page G4-4056.
  For memory accesses from Non-secure state, this bit is RES0 and is ignored by the PE.

- **AttrIndx[2:0], bits[4:2]** Stage 1 memory attributes index field, for the indicated Memory Attribute Indirection Register, see *VMSAv8-32 Long-descriptor format memory region attributes* on page G4-4083.

The definition of **IGNORED** means the architecture guarantees that the PE makes no use of the field, see **IGNORED on page Glossary-5718**. For more information about these fields see *Other fields in the Long-descriptor translation table format descriptors* on page G4-4084.
Attribute fields in VMSAv8-32 Long-descriptor stage 2 Block and Page descriptors

Block and Page descriptors split the memory attributes into an upper block and a lower block. Figure G4-13 shows the memory attribute fields in these blocks, for a stage 2 translation:

For a stage 2 descriptor, the attributes are:

XN, bit[54] The Execute-never bit. Determines whether the region is executable, see Execute-never restrictions on instruction fetching on page G4-4071.

Contiguous, bit[52] Indicates that 16 adjacent translation table entries point to contiguous memory regions, see Contiguous bit on page G4-4084.


SH, bits[9:8] Shareability field, see EL2 control of Non-secure memory region attributes on page G4-4085.

S2AP, bits[7:6] Stage 2 Access Permissions bits, see Hyp mode control of Non-secure access permissions on page G4-4075.

--- Note ---

In the original VMSAv7-32 Long-descriptor attribute definition, this field was called HAP[2:1], for consistency with the AP[2:1] field in the stage 1 descriptors and despite there being no HAP[0] bit. ARMv8 renames the field for greater clarity.

MemAttr, bits[5:2] Stage 2 memory attributes, see EL2 control of Non-secure memory region attributes on page G4-4085.

The definition of IGNORED means the architecture guarantees that the PE makes no use of the field, see IGNORED on page Glossary-5718. For more information about these fields see Other fields in the Long-descriptor translation table format descriptors on page G4-4084.
Control of Secure or Non-secure memory access, VMSAv8-32 Long-descriptor format

Access to the Secure or Non-secure physical address map on page G4-4038 describes how the NS bit in the translation table entries:

- For accesses from Secure state, determines whether the access is to Secure or Non-secure memory.
- Is ignored by accesses from Non-secure state.

In the Long-descriptor format:

- The NS bit relates only to the memory block or page at the output address defined by the descriptor.
- The descriptors also include an NSTable bit, see Hierarchical control of Secure or Non-secure memory accesses, Long-descriptor format.

The NS and NSTable bits are valid only for memory accesses from Secure state. Memory accesses from Non-secure state ignore the values of these bits.

Hierarchical control of Secure or Non-secure memory accesses, Long-descriptor format

For Long-descriptor format table descriptors for stage 1 translations, the descriptor includes an NSTable bit, that indicates whether the table identified in the descriptor is in Secure or Non-secure memory. For accesses from Secure state, the meaning of the NSTable bit is:

NSTable == 0 The defined table address is in the Secure physical address space. In the descriptors in that translation table, NS bits and NSTable bits have their defined meanings.

NSTable == 1 The defined table address is in the Non-secure physical address space. Because this table is fetched from the Non-secure address space, the NS and NSTable bits in the descriptors in this table must be ignored. This means that, for this table:

- The value of the NS bit in any block or page descriptor is ignored. The block or page address refers to Non-secure memory.
- The value of the NSTable bit in any table descriptor is ignored, and the table address refers to Non-secure memory. When this table is accessed, the NS bit in any block or page descriptor is ignored, and all descriptors in the table refer to Non-secure memory.

In addition, an entry fetched in Secure state is treated as non-global if it is read from Non-secure memory. That is, these entries must be treated as if nG==1, regardless of the value of the nG bit. For more information about the nG bit, see Global and process-specific translation table entries on page G4-4089.

The effect of NSTable applies to later entries in the translation table walk, and so its effects can be held in one or more TLB entries. Therefore, a change to NSTable requires coarse-grained invalidation of the TLB to ensure that the effect of the change is visible to subsequent memory transactions.

--- Note ---

- When using the Long-descriptor format, table descriptors are defined only for the level 1 and level 2 of lookup.
- Stage 2 translations are performed only for operations in Non-secure state, that can access only the Non-secure address space. Therefore, the stage 2 descriptors do not include NS or NSTable bits.
G4.5.5 Selecting between TTBR0 and TTBR1, VMSAv8-32 Long-descriptor translation table format

As described in *Determining the translation table base address in the VMSAv8-32 translation regimes* on page G4-4037, two sets of translation tables can be defined for each of the PL1&0 stage 1 translations, and TTBR0 and TTBR1 hold the base addresses for the two sets of tables. The Long-descriptor translation table format provides more flexibility in defining the boundary between using TTBR0 and using TTBR1. When a PL1&0 stage 1 address translation is enabled, TTBR0 is always used. If TTBR1 is also used then:

- TTBR1 is used for the top part of the input address range.
- TTBR0 is used for the bottom part of the input address range.

The TTBCR.T0SZ and TTBCR.T1SZ size fields control the use of TTBR0 and TTBR1, as Table G4-2 shows.

<table>
<thead>
<tr>
<th>TTBCR</th>
<th>Input address range using:</th>
<th>TTBR0</th>
<th>TTBR1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000 0b000</td>
<td>All addresses</td>
<td>Not used</td>
<td></td>
</tr>
<tr>
<td>M* 0b000</td>
<td>Zero to ((2^{32-M}-1)\times2^{32-M})</td>
<td>(2^{32-M}) to maximum input address</td>
<td></td>
</tr>
<tr>
<td>0b000 N*</td>
<td>Zero to ((2^{32-N}-1)\times2^{32-N})</td>
<td>(2^{32-N}) to maximum input address</td>
<td></td>
</tr>
<tr>
<td>M* N*</td>
<td>Zero to ((2^{32-M}-1)\times2^{32-N})</td>
<td>(2^{32-N}) to maximum input address</td>
<td></td>
</tr>
</tbody>
</table>

* M, N must be greater than 0. The maximum possible value for each of T0SZ and T1SZ is 7.

For stage 1 translations, the input address is always a VA, and the maximum possible VA is \((2^{32})-1\).

When address translation is using the Long-descriptor translation table format:

- **Figure G4-14** shows how, when TTBCR.T1SZ is zero, the value of TTBCR.T0SZ controls the boundary between VAs that are translated using TTBR0, and VAs that are translated using TTBR1.

![Figure G4-14 Control of TTBR boundary, when TTBCR.T1SZ is zero](image-url)
Figure G4-15 shows how, when TTBCR.T1SZ is nonzero, the values of TTBCR.T0SZ and TTBCR.T1SZ control the boundaries between VAs that are translated using TTBR0, and VAs that are translated using TTBR1.

When T0SZ and T1SZ are both nonzero:

— If both fields are set to 0b001, the boundary between the two regions is 0x80000000. This is identical to having T0SZ set to 0b000 and T1SZ set to 0b01.

— Otherwise, the TTBR0 and TTBR1 regions are non-contiguous. In this case, any attempt to access an address that is in that gap between the TTBR0 and TTBR1 regions generates a Translation fault.

Note

The handling of the Contiguous bit can mean that the boundary between the translation regions defined by the TCR_EL1.TnSZ values and the region for which an access generates a Translation fault is wider than shown in Figure G4-15. That is, if the descriptor for an access to the region shown as generating a fault has the Contiguous bit set to 1, the access might not generate a fault. Possible translation table registers programming errors describes this possibility.

When using the Long-descriptor translation table format:

• The TTBCR contains fields that define memory region attributes for the translation table walk, for each TTBR. These are the SH0, ORGN0, IRGN0, SH1, ORGN1, and IRGN1 bits.

• TTBR0 and TTBR1 each contain an ASID field, and the TTBCR.A1 field selects which ASID to use.

For this translation table format, VMSAv8-32 Long-descriptor translation table format address lookup levels on page G4-4060 summarizes the lookup levels, and Translation table walks, when using the VMSAv8-32 Long-descriptor translation table format on page G4-4063 describes the possible translations.

Possible translation table registers programming errors

In all the descriptions in this subsection, the size of the input address supported for a PL1&0 stage 1 translation refers to the size specified by a TTBCR.TxSZ field.

Note

For a PL1&0 stage 1 translation, this section has described how the input address range can be split so that the lower addresses are translated by TTBR0 and the higher addresses are translated by TTBR1. In this case, each of input address sizes specified by TTBCR.{T0SZ, T1SZ} is smaller than the total address size supported by the stage of translation.
The following are possible errors in the programming of TTBR0, TTBR1, and TTBCR. For the translation of a particular address at a particular stage of translation, either:

- The block size being used to translate the address is larger than the size of the input address supported at a stage of translation used in performing the required translation. This can occur only for the PL1&0 stage 1 translations, and only when either TTBCR.T0SZ or TTBCR.T1SZ is zero, meaning there is no gap between the address range translated by TTBR0 and the range translated by TTBR1. In this case, this programming error occurs if a block translated from the region that has TxsZ set to zero straddles the boundary between the two address ranges. Example G4-2 shows an example of this mis-programming.

- The address range translated by a set of blocks marked as contiguous, by use of the contiguous bit, is larger than the size of the input address supported at a stage of translation used in performing the required translation.

**Example G4-2 Translation table programming error**

If TTBCR.T0SZ is programmed to 0 and TTBCR.T1SZ is programmed to 7, this means:

- TTBR0 translates addresses in the range 0x00000000-0xFDFFFFFF.
- TTBR1 translates addresses in the range 0xFE000000-0xFFFFFFFF.

The translation table indicated by TTBR0 might be programmed with a block entry for a 1GB region starting at 0xC0000000. This covers the address range 0xC0000000-0xFFFFFFFF, that overlaps the TTBR1 address range. This means this block size is larger than the input address size supported for translations using TTBR0, and therefore this is a programming error.

To understand why this must be a programming error, consider a memory access to address 0xFFFF0000. According to the TTBCR.{T0SZ, T1SZ} values, this must be translated using TTBR1. However, the access matches a TLB entry for the translation, using TTBR0, of the block at 0xC0000000. Hardware is not required to detect that the access to 0xFFFF0000 is being translated incorrectly.

In these cases, an implementation might use one of the following approaches:

- Treat such a block, that might be a block within a contiguous set of blocks, as causing a Translation fault, even though the block is valid, and the address accessed within that block is within the size of the input address supported at a stage of translation.

- Treat such a block, that might be a block within a contiguous set of blocks, as not causing a Translation fault, even though the address accessed within that block is outside the size of the input address supported at a stage of translation, provided that both of the following apply:
  - The block is valid.
  - At least one address within the block, or contiguous set of blocks, is within the size of the input address supported at a stage of translation.

Additional constraints apply to programming the VTCR, see *Determining the required initial lookup level for stage 2 translations* on page G4-4065.
VMSAv8-32 Long-descriptor translation table format address lookup levels

As stated at the start of this section, because the Long-descriptor translation table format is used for the Non-secure PL1&0 stage 2 translations, the format must support input addresses of up to 40 bits.

Table G4-3 summarizes the properties of the different levels of address lookup when using this format.

**Table G4-3 Properties of the three levels of address lookup with VMSAv8-32 Long-descriptor translation tables**

<table>
<thead>
<tr>
<th>Level</th>
<th>Input address</th>
<th>Output address&lt;sup&gt;a&lt;/sup&gt;</th>
<th>Number of entries</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Size</td>
<td>Address range&lt;sup&gt;b&lt;/sup&gt;</td>
<td>Size</td>
</tr>
<tr>
<td>First</td>
<td>Up to 512GB</td>
<td>Up to Address[38:0]</td>
<td>1GB</td>
</tr>
<tr>
<td>Second</td>
<td>Up to 1GB</td>
<td>Up to Address[29:0]</td>
<td>2MB</td>
</tr>
<tr>
<td>Third</td>
<td>2MB</td>
<td>Address[20:0]</td>
<td>4KB</td>
</tr>
</tbody>
</table>

a. Output address when an entry addresses a block of memory or a memory page. If an entry addresses the next level of address lookup it specifies Address[39:12] for the next-level translation table.

b. Input address range for the translation table. See Use of concatenated level 1 translation tables on page G4-4061 for details of support for additional bits of address at a given level, including possible support of a 40-bit input address range for stage 2 translations at level 1. For stage 1 translations at level 1 the input address range is limited to the VA size of [31:0].

For level 1 and level 2 tables, reducing the input address range reduces the number of addresses in the table and therefore reduces the table size. The appropriate Translation Table Control Register specifies the input address range.

Stage 1 translations require an input address range of up to 32 bits, corresponding to VA[31:0]. For these translations:

- For a memory access from a mode other than Hyp mode, the Secure or Non-secure TTBR0 or TTBR1 holds the translation table base address, and the Secure or Non-secure TTBCR is the control register.
- For a memory access from Hyp mode, HTTBR holds the translation table base address, and HTCR is the control register.

--- Note ---

For translations controlled by TTBR0 and TTBR1, if neither TTBR has an input address range larger than 1GB, then translation starts at level 2. Together, TTBR0 and TTBR1 can still cover the 32-bit VA input address range.

Stage 2 translations require an input address range of up to 40 bits, corresponding to IPA[39:0], and the supported input address size is configurable in the range 25-40 bits. Table G4-3 indicates a requirement for the translation mechanism to support a 39-bit input address range, Address[38:0]. Use of concatenated translation tables for the initial stage 2 lookup describes how a 40-bit IPA address range is supported. For stage 2 translations:

- VTTBR holds the translation table base address, and VTCR is the control register.
- If a supplied input address is larger than the configured input address size, a Translation fault is generated.

Use of concatenated translation tables for the initial stage 2 lookup

If a stage 2 translation would require 16 entries or fewer in its top-level translation table, that stage of translation can, instead, be configured so that:

- It requires the corresponding number of concatenated translation tables at the next translation level, aligned to the size of the block of concatenated translation tables.
- The stage 2 translation starts at that next translation level.
Note
Stage 2 translations always use the Long-descriptor translation table format.

This use of concatenated translation tables is:

- Required when the stage 2 translation supports a 40-bit input address range, see Use of concatenated level 1 translation tables.
- Supported for a stage 2 translation with an input address range of 31-34 bits, see Use of concatenated level 2 translation tables.

The use of concatenated translation tables requires the software that is defining the translation to:

- Define the concatenated translation tables with the required overall alignment.
- Program VTTBR to hold the address of the first of the concatenated translation tables.
- Program VTCR to indicate the required input address range and initial lookup level.

Note
The use of concatenated translation tables avoids the overhead of an additional level of translation.

Use of concatenated level 1 translation tables

The Long-descriptor format translation tables provide 9 bits of address resolution at each level of lookup. However, a 40-bit input address range with a translation granularity of 4KB requires a total of 28 bits of address resolution. Therefore, a stage 2 translation that supports a 40-bit input address range requires two concatenated level 1 translation tables, together aligned to 8KB, where:

- The table at the address with PA[12:0]==0b0_0000_0000_0000 defines the translations for input addresses with bit[39]==0.
- The table at the address with PA[12:0]==0b1_0000_0000_0000 defines the translations for input addresses with bit[39]==1.
- The 8KB alignment requirement means that both tables have the same value for PA[39:13].

Use of concatenated level 2 translation tables

A stage 2 translation with an input address range of 31-34 bits can start the translation either:

- With a level 1 lookup, accessing a level 1 translation table with 2-16 entries.
- With a level 2 lookup, accessing a set of concatenated level 2 translation tables.

Table G4-4 on page G4-4062 shows these options, for each of the input address ranges that can use this scheme.

Note
Because these are stage 2 translations, the input address range is an IPA range.
Table G4-4 Possible uses of concatenated translation tables for level 2 lookup

<table>
<thead>
<tr>
<th>IPA range</th>
<th>Size</th>
<th>Lookup starts at level 1</th>
<th>Lookup starts at level 2</th>
<th>Required alignment&lt;sup&gt;a&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPA[30:0]</td>
<td>$2^{31}$ bytes</td>
<td>2</td>
<td>2</td>
<td>8KB</td>
</tr>
<tr>
<td>IPA[31:0]</td>
<td>$2^{32}$ bytes</td>
<td>4</td>
<td>4</td>
<td>16KB</td>
</tr>
<tr>
<td>IPA[32:0]</td>
<td>$2^{33}$ bytes</td>
<td>8</td>
<td>8</td>
<td>32KB</td>
</tr>
<tr>
<td>IPA[33:0]</td>
<td>$2^{34}$ bytes</td>
<td>16</td>
<td>16</td>
<td>64KB</td>
</tr>
</tbody>
</table>

<sup>a</sup> Required alignment of the set of concatenated level 2 tables.

See also Determining the required initial lookup level for stage 2 translations on page G4-4065.
G4.5.7 Translation table walks, when using the VMSAv8-32 Long-descriptor translation table format

Figure G4-2 on page G4-4027 shows the possible address translations. If a stage of translation is controlled from an Exception level that is using AArch32, the input and output address constraints and the registers that control the translation are as follows:

Stage 1 translations

For all stage 1 translations:

- The input address range is up to 32 bits, as determined by either:
  - TTBCR.T0SZ or TTBCR.T1SZ, for a PL1&0 stage 1 translation.
  - HTCR.T0SZ, for a PL2 stage 1 translation.
- The output address range is 40 bits.

The stage 1 translations are:

Non-secure PL1&0 stage 1 translation

The stage 1 translation for memory accesses from Non-secure modes other than Hyp mode. This translates a VA to an IPA. For this translation, when Non-secure EL1 is using AArch32:

- Non-secure TTBR0 or TTBR1 holds the translation table base address.
- Non-secure TTBCR determines which TTBR is used.

Non-secure PL2 stage 1 translation

The stage 1 translation for memory accesses from Hyp mode, translates a VA to a PA. For this translation, when EL2 is using AArch32, HTTBR holds the translation table base address.

Secure PL1&0 stage 1 translation

The stage 1 translation for memory accesses from Secure modes, translates a VA to a PA. For this translation, when the Secure PL1 modes are using AArch32:

- Secure TTBR0 or TTBR1 holds the translation table base address.
- Secure TTBCR determines which TTBR is used.

Stage 2 translation

Non-secure PL1&0 stage 2 translation

The stage 2 translation for memory accesses from Non-secure modes other than Hyp mode, and translates an IPA to a PA. For this translation, when EL2 is using AArch32:

- The input address range is 40 bits, and VTCR.T0SZ determines the input address size.
- The output address range depends on the implemented memory system, and is up to 40 bits.
- VTTBR holds the translation table base address.
- VTCR specifies the required input address range, and whether the initial lookup is at level 1 or at level 2.

The descriptions of the VMSAv8-32 translation stages state that the maximum output address size is 40 bits. However, the register and Long-descriptor format descriptor fields that hold these addresses are 48 bits wide. If bits[47:40] of an output address are not all zero then the address generates an Address size fault.

The Long-descriptor translation table format provides up to three levels of address lookup, as described in VMSAv8-32 Long-descriptor translation table format address lookup levels on page G4-4060, and the initial lookup, in which the MMU reads the translation table base address, is at either level 1 or level 2. The following determines the level of the initial lookup:

- For a stage 1 translation, the required input address range. For more information see Determining the required initial lookup level for stage 1 translations on page G4-4065.
- For a stage 2 translation, the level specified by the VTCR.SL0 field. For more information see Determining the required initial lookup level for stage 2 translations on page G4-4065.
Note

For a stage 2 translation, the size of the required input address range constrains the VTCR.SL0 value.

Figure G4-16 shows how the descriptor address for the initial lookup for a translation using the Long-descriptor translation table format is determined from the input address and the TTBR value. This figure shows the lookup for a translation that starts with a level 1 lookup, that translates bits[39:30] of the input address, zero extended if necessary.

If bits[47:40] of the TTBR are not zero then the initial lookup will generate an Address size fault, see Address size fault on page G4-4119.

For a translation that starts with a level 1 lookup, as shown in Figure G4-16:

For a stage 1 translation

$n$ is in the range 4-5 and:

- For a memory access from Hyp mode:
  - HTTBR is the TTBR.
  - $n=5-(HTCR.T0SZ)$.
- For other accesses:
  - The Secure or Non-secure instance of TTBR0 or TTBR1 is the TTBR.
  - $n=5-(TTBCR.TxSZ)$, where $x$ is 0 when using TTBR0, and 1 when using TTBR1.

For a stage 2 translation

$n$ is in the range 4-13 and:

- VTTBR is the TTBR.
- $n=5-(VTCR.T0SZ)$. 
For a translation that starts with a level 2 lookup, the descriptor address is obtained in the same way, except that bits\([(n+17):21]\) of the input address provide bits\([(n-1):3]\) of the descriptor address, where:

**For a stage 1 translation**

\(n\) is in the range 7-12. As determining the required initial lookup level for stage 1 translations shows, for a stage 1 translation to start with a level 2 lookup, the corresponding T0SZ or T1SZ field must be 2 or more. This means:

- For a memory access from Hyp mode, \(n = 14 - \text{HTCR.T0SZ}\).
- For other memory accesses, \(n = 14 - (\text{TTBCR.TxSZ})\), where \(x\) is 0 when using TTBR0, and 1 when using TTBR1.

**For a stage 2 translation**

\(n\) is in the range 7-16. For a stage 2 translation to start with a level 2 lookup, VTCR.SL0 is 0b00, and \(n = 14 - (\text{VTCR.T0SZ})\).

The following sections describe how the level of the initial lookup is determined:

- Determining the required initial lookup level for stage 1 translations.
- Determining the required initial lookup level for stage 2 translations.

Address translation examples using the VMSAv8-32 Long descriptor translation table format on page K7-5570 shows examples of full translation flows, to an entry for a 4KB memory page, for lookups starting at level 1 and lookups starting at level 2.

**Determining the required initial lookup level for stage 1 translations**

For a stage 1 translation, the required input address range, indicated by a T0SZ or T1SZ field in a translation table control register, determines the initial lookup level. The size of this input address region is \(2^{(32-\text{TxSZ})}\) bytes, and if this size is:

- Less than or equal to \(2^{30}\) bytes, the required start is at level 2, and translation requires two levels of table to map to 4KB pages. This corresponds to a TxSZ value of 2 or more.
- More than \(2^{30}\) bytes, the required start is at level 1, and translation requires three levels of table to map to 4KB pages. This corresponds to a TxSZ value that is less than 2.

For the PL1&0 stage 1 translations, the TTBCR:

- Splits the 32-bit VA input address range between TTBR0 and TTBR1, see Selecting between TTBR0 and TTBR1, VMSAv8-32 Long-descriptor translation table format on page G4-4057.
- Holds the input address range sizes for TTBR0 and TTBR1, in the TTBCR.T0SZ and TTBCR.T1SZ fields.

For the PL2 stage 1 translations, HTCR.T0SZ indicates the size of the required input address range. For example, if this field is 0b000, it indicates a 32-bit VA input address range, and translation lookup must start at level 1.

**Determining the required initial lookup level for stage 2 translations**

For a PL1&0 stage 2 translation, the output address range from the PL1&0 stage 1 translations determines the required input address range for the stage 2 translation.

VTCR.SL0 indicates the starting level for the lookup. The permitted SL0 values are:

<table>
<thead>
<tr>
<th>SL0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00</td>
<td>Stage 2 translation lookup must start at level 2.</td>
</tr>
<tr>
<td>0b01</td>
<td>Stage 2 translation lookup must start at level 1.</td>
</tr>
</tbody>
</table>

In addition, VTCR.T0SZ must indicate the required input address range. The size of the input address region is \(2^{(32-\text{T0SZ})}\) bytes.
Note

\textbf{VTCR.T0SZ} holds a four-bit signed integer value, meaning it supports values from -8 to 7. This is different from the other translation control registers, where \textbf{TnSZ} holds a three-bit unsigned integer, supporting values from 0 to 7.

The programming of \textbf{VTCR} must follow the constraints shown in Table G4-5, otherwise any attempt to perform a translation table walk that uses the stage 2 address translation generates a stage 2 level 1 Translation Fault. The table also shows how the \textbf{VTCR.SL0} and \textbf{VTCR.T0SZ} values determine the \textbf{VTTBR.BADDR} field width.

Note

If \textbf{VTCR.SL0} is programmed to a reserved value then the constraints shown in Table G4-5 are not met, and a translation table walk that uses stage 2 translation generates a stage 2 level 1 Translation fault.

Table G4-5 Input address range constraints on programming \textbf{VTCR}

<table>
<thead>
<tr>
<th>\textbf{VTCR.SL0}</th>
<th>\textbf{VTCR.T0SZ}</th>
<th>Input address range, R</th>
<th>Initial lookup level</th>
<th>BADDR[39:x] width$^a$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00</td>
<td>2 to 7</td>
<td>R \leq 2^{30} bytes</td>
<td>Level 2</td>
<td>[39:12] to [39:7]</td>
</tr>
<tr>
<td>0b00</td>
<td>-2 to 1</td>
<td>2^{30} &lt; R \leq 2^{34} bytes</td>
<td>Level 2</td>
<td>[39:16] to [39:13]</td>
</tr>
<tr>
<td>0b01</td>
<td>-2 to 1</td>
<td>2^{34} &lt; R</td>
<td>Level 1</td>
<td>[39:7] to [39:4]</td>
</tr>
<tr>
<td>0b01</td>
<td>-8 to -3</td>
<td>2^{34} &lt; R</td>
<td>Level 1</td>
<td>[39:13] to [39:8]</td>
</tr>
</tbody>
</table>

$^a$. The first range corresponds to the first T0SZ value, the second range to the second T0SZ value.

In addition, \textbf{VTCR.S} must be programmed to the value of T0SZ[3], otherwise behavior is CONSTRAINTED UNPREDICTABLE with the resulting behavior being that \textbf{VTCR.T0SZ} is treated as an UNKNOWN value.

Note

\textbf{VTCR.T0SZ} being treated as an UNKNOWN value results in a stage 2 level 1 Translation Fault if that UNKNOWN value is not consistent with the programmed value of \textbf{VTCR.SL0}.

CONSTRAINED UNPREDICTABLE behaviors associated with the \textbf{VTCR} on page K1-5474 describes these CONSTRAINTED UNPREDICTABLE behaviors.

Where necessary, the initial lookup level provides multiple concatenated translation tables, as described in Use of concatenated level 2 translation tables on page G4-4061. This section also gives more information about the alternatives, shown in Table G4-5, when R is in the range 2^{31} - 2^{34}.

\section*{G4.5.8 The algorithm for finding the translation table entries, VMSAv8-32 Long-descriptor format}

This section gives the algorithm for finding the translation table entry that corresponds to a given IA, for each required level of lookup. The algorithm encodes the descriptions of address translation given earlier in this section. The VMSAv8-32 Long-descriptor format uses a 4KB translation granule.

The description uses the following terms:

\textbf{BaseAddr} The base address for the level of lookup, as defined by:

- For the initial lookup level, the \textbf{TTBR.BADDR} base address field in the appropriate \textbf{TTBR}, see the description of \textbf{TnSZ} on page G4-4067.
- Otherwise, the translation table address returned by the previous level of lookup.

\textbf{IA} The supplied IA for this stage of translation.
### TnSZ

The translation table size for this stage of translation:

**For PL1&0 stage 1**
- Either:
  - TTBCR.T0SZ if the translation is using TTBR0.
  - TTBCR.T1SZ if the translation is using TTBR1.

**For PL1&0 stage 2**
- VTCR.T0SZ. The translation uses VTTBR.

**For PL2 stage 1**
- HTCR.T0SZ. The translation uses HTTBR.

### SL0

VTCR.SL0. Applies to the Non-secure PL1&0 stage 2 translation only.

Table G4-6 shows the translation table descriptor address, for each level of lookup. The table shows only architecturally-valid programming of the TCR. See also *Possible translation table registers programming errors* on page G4-4058.

### Table G4-6 Translation table entry addresses, VMSAv8-32 using Long-descriptor format

<table>
<thead>
<tr>
<th>Lookup level</th>
<th>Entry address and conditions</th>
<th>General conditions</th>
</tr>
</thead>
</table>
| One          | BaseAddr[39:x]:IA[30:0]:@b000  
   if 0 ≤ TnSZ ≤ 1 then x = (5 - TnSZ)  
   if SL0b == 1 then  
   y = (x + 26) | BaseAddr[39:x]:IA[30:0]:@b000  
   if SL0b == 1 then  
   y = (x + 26) |
| Two          | BaseAddr[39:x]:IA[21:0]:@b000  
   if 2 ≤ TnSZ ≤ 7 then x = (14 - TnSZ)  
   if SL0 == 0 then  
   y = (x + 17) | BaseAddr[39:x]:IA[21:0]:@b000  
   if SL0 == 0 then  
   y = (x + 17) |
| Three        | BaseAddr[39:12]:IA[20:12]:@b000  
   if 8 ≤ TnSZ ≤ 12 then x = (14 - TnSZ)  
   else x = 12 | BaseAddr[39:12]:IA[20:12]:@b000  
   if SL0 == 1 then x = 12 | - |

- This line indicates the range of permitted values for TnSZ, for a lookup that starts at this level, see *Use of concatenated translation tables for the initial stage 2 lookup* on page G4-4060.
- SL0 == 0 if the initial lookup is level 2, SL0 == 1 if the initial lookup is level 1.
- This is the case where this level of lookup is not the initial level of lookup.
G4.6 Memory access control

In addition to an output address, a translation table entry that refers to a page or region of memory includes fields that define properties of the target memory region. Information returned by a translation table lookup on page G4-4036 describes the classification of those fields as address map control, access control, and memory attribute fields. The access control fields, described in this section, determine whether the PE, in its current state, is permitted to perform the required access to the output address given in the translation table descriptor. If a translation stage does not permit the access then an MMU fault is generated for that translation stage, and no memory access is performed.

The following sections describe the memory access controls:

- **Access permissions.**
- **Execute-never restrictions on instruction fetching** on page G4-4071.
- **Domains, Short-descriptor format only** on page G4-4073.
- **The Access flag** on page G4-4074.
- **Hyp mode control of Non-secure access permissions** on page G4-4075.

### G4.6.1 Access permissions

This section gives a general description of memory access permissions. Software executing at PL1 in Non-secure state can see only the access permissions defined by the Non-secure PL1&0 stage 1 translations. However, software executing at PL2 can modify these permissions, as described in **Hyp mode control of Non-secure access permissions** on page G4-4075. This modification is invisible to Non-secure software executing at EL1 or EL0.

Access permission bits in a translation table descriptor control access to the corresponding memory region. The details of this control depend on the translation table format, as follows:

**Short-descriptor format**

This format supports two options for defining the access permissions:

- Three bits, AP[2:0], define the access permissions.
- Two bits, AP[2:1], define the access permissions, and AP[0] can be used as an Access flag.

SCTLR.AFE selects the access permissions option. Setting this bit to 1, to enable the Access flag, also selects use of AP[2:1] to define access permissions.

ARM deprecates any use of the AP[2:0] scheme for defining access permissions.

**Long-descriptor format**

AP[2:1] to control the access permissions, and the descriptors provide an AF bit for use as an Access flag. This means VMSAv8-32 behaves as if the value of SCTLR.AFE is 1, regardless of the value that software has written to this bit.

**Note**

When use of the Long-descriptor format is enabled, SCTLR.AFE is UNK/SBOP.

The Access flag on page G4-4074 describes the Access flag, for both translation table formats.

The XN and PXN bits provide additional access controls for instruction fetches, see **Execute-never restrictions on instruction fetching** on page G4-4071.

An attempt to perform a memory access that the translation table access permission bits do not permit generates a Permission fault, for the corresponding stage of translation. However, when using the Short-descriptor translation table format, it generates the fault only if the access is to memory in the Client domain, see **Domains, Short-descriptor format only** on page G4-4073.
Note

For the Non-secure PL1&0 translation regime, memory accesses are subject to two stages of translation. Each stage of translation has its own, independent, fault checking. Fault handling is different for the two stages, see Exception reporting in a VMSAv8-32 implementation on page G4-4123.

The following sections describe the two access permissions models:

- **AP[2:1] access permissions model.**
- **AP[2:0] access permissions control, Short-descriptor format only on page G4-4070.** This section includes some information on access permission control in earlier versions of the ARM VMSA.

**AP[2:1] access permissions model**

Note

ARM recommends that this model is always used, even where the AP[2:0] model is permitted. Some documentation describes the AP[2:1] model as the simplified access permissions model.

This access permissions model is used if the translation is either:

- Using the Long-descriptor translation table format.
- Using Short-descriptor translation table format, and the SCTLR.AFE bit is set to 1.

In this model:

- One bit, AP[2], selects between read-only and read/write access.
- A second bit, AP[1], selects between Application level (PL0) and System level (PL1) control.
  
  For the Non-secure PL2 stage 1 translations, AP[1] is SBO.

This provides four access combinations:

- Read-only at all privilege levels.
- Read/write at all privilege levels.
- Read-only at PL1, no access by software executing at PL0.
- Read/write at PL1, no access by software executing at PL0.

Table G4-7 shows this access control model.

**Table G4-7 VMSAv8-32 AP[2:1] access permissions model**

<table>
<thead>
<tr>
<th>AP[2], disable write access</th>
<th>AP[1], enable unprivileged access</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0(^a)</td>
<td>Read/write, only at PL1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Read/write, at any privilege level</td>
</tr>
<tr>
<td>1</td>
<td>0(^a)</td>
<td>Read-only, only at PL1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Read-only, at any privilege level</td>
</tr>
</tbody>
</table>

\(^a\) Not valid for Non-secure PL2 stage 1 translation tables. AP[1] is SBO in these tables.

**Hierarchical control of access permissions, Long-descriptor format**

The Long-descriptor translation table format introduces a mechanism that entries at one level of translation table lookup can use to set limits on the permitted entries at subsequent levels of lookup. This applies to the access permissions, and also to the restrictions on instruction fetching described in Hierarchical control of instruction fetching, Long-descriptor format on page G4-4072.

The restrictions apply only to subsequent levels of lookup at the same stage of translation. The APTable[1:0] field restricts the access permissions, as Table G4-8 on page G4-4070 shows.
As stated in the table footnote, for the Non-secure PL2 stage 1 translation tables, APTable[0] is reserved, SBZ.

### Table G4-8 Effect of APTable[1:0] on subsequent levels of lookup

<table>
<thead>
<tr>
<th>APTable[1:0]</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No effect on permissions in subsequent levels of lookup.</td>
</tr>
<tr>
<td>01&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Access at PL0 not permitted, regardless of permissions in subsequent levels of lookup.</td>
</tr>
<tr>
<td>10</td>
<td>Write access not permitted, at any exception level, regardless of permissions in subsequent levels of lookup.</td>
</tr>
</tbody>
</table>
| 11<sup>a</sup> | Regardless of permissions in subsequent levels of lookup:  
|               | • Write access not permitted, at any exception level.  
|               | • Read access not permitted at PL0. |

<sup>a</sup> Not valid for the Non-secure PL2 stage 1 translation tables. In those tables, APTable[0] is SBZ.

#### Note
The APTable[1:0] settings are combined with the translation table access permissions in the translation tables descriptors accessed in subsequent levels of lookup. They do not restrict or change the values entered in those descriptors.

The Long-descriptor format provides APTable[1:0] control only for the stage 1 translations. The corresponding bits are SBZ in the stage 2 translation table descriptors.

The effect of APTable applies to later entries in the translation table walk, and so its effects can be held in one or more TLB entries. Therefore, a change to APTable requires coarse-grained invalidation of the TLB to ensure that the effect of the change is visible to subsequent memory transactions.

### AP[2:0] access permissions control, Short-descriptor format only

This access permissions model applies when using the Short-descriptor translation tables format, and the SCTLR.AFE bit is set to 0. ARM deprecates any use of this access permissions model.

When SCTLR.AFE is set to 0, ensuring that the AP[0] bit is always set to 1 effectively changes the access model to the simpler model described in [AP[2:1] access permissions model on page G4-4069](#).

Table G4-9 shows the full AP[2:0] access permissions model:

### Table G4-9 VMSAv8-32 MMU access permissions

<table>
<thead>
<tr>
<th>AP[2]</th>
<th>AP[1:0]</th>
<th>PL1 access</th>
<th>Unprivileged access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>No access</td>
<td>No access</td>
<td>All accesses generate Permission faults</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>Read/write</td>
<td>No access</td>
<td>Access only at PL1</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>Read/write</td>
<td>Read-only</td>
<td>Writes at PL0 generate Permission faults</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>Read/write</td>
<td>Read/write</td>
<td>Full access</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>Read-only</td>
<td>No access</td>
<td>Read-only, only at PL1</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>Read-only</td>
<td>Read-only</td>
<td>Read-only at any exception level, deprecated&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>Read-only</td>
<td>Read-only</td>
<td>Read-only at any exception level&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

<sup>a</sup> From VMSAv7, ARM strongly recommends use of the 0b11 encoding for Read-only at any exception level.

<sup>b</sup> This mapping was introduced in VMSAv7, and is reserved in earlier versions of the VMSA.
Note

- VMSAv8-32 supports the full set of access permissions shown in Table G4-9 on page G4-4070 only when SCTLR.AFE is set to 0. When SCTLR.AFE is set to 1, the only supported access permissions are those described in AP[2:1] access permissions model on page G4-4069.


G4.6.2 Execute-never restrictions on instruction fetching

Execute-never (XN) controls provide an additional level of control on memory accesses permitted by the access permissions settings. These controls are:

XN, Execute-never

When the XN bit is 1, a Permission fault is generated if the PE attempts to execute an instruction from the corresponding memory region. However, when using the Short-descriptor translation table format, the fault is generated only if the access is to memory in the Client domain, see Domains, Short-descriptor format only on page G4-4073. A PE can execute instructions from a memory region only if the access permissions for its current state permit read access, and the value of the XN bit is 0.

PXN, Privileged execute-never

When the PXN bit is 1, a Permission fault is generated if the PE is executing at PL1 and attempts to execute an instruction from the corresponding memory region. As with the XN bit, when using the Short-descriptor translation table format, the fault is generated only if the access is to memory in the Client domain.

In both the Short-descriptor format and the Long-descriptor format translation tables, all descriptors for memory blocks and pages always include an XN bit.

Support for the PXN bit is as follows:

- The Long-descriptor translation table formats always include the PXN bit. However, in the Non-secure PL2 stage 1 translation tables, and in the Non-secure PL1&0 stage 2 translation tables, the PXN bit is reserved, SBZ.
- All implementations must:
  - Support the use of the PXN bit in the PL1&0 translation regime.
  - Use the Short-descriptor translation table formats that include the PXN bit.

In the Non-secure PL1&0 translation regime, a region is execute-never if the value of the XN bit is 1 in one or both of the stage 1 translation table descriptor and the stage 2 translation table descriptor. See also Hyp mode control of Non-secure access permissions on page G4-4075.

In addition, System register controls can enforce execute-never restrictions, regardless of the settings in the translation table XN and PXN fields, see:

- Restriction on Secure instruction fetch on page G4-4073.
- Preventing execution from writable locations on page G4-4073.

The execute-never controls apply also to speculative instruction fetching. This means a speculative instruction fetch from a memory region that is execute-never at the current level of privilege is prohibited.

The XN control means that, when the stage of address translation is enabled, the PE can fetch, or speculatively fetch, an instruction from a memory location only if all of the following apply:

- If using the Short-descriptor translation table format, the translation table descriptor for the location does not indicate that it is in a No access domain.
- If using the Long-descriptor translation table format, or using the Short descriptor format and the descriptor indicates that the location is in a Client domain, in the descriptor for the location the following apply:
  - XN is set to 0.
  - The access permissions permit a read access from the current PE mode.
• No other Prefetch Abort condition exists.

——— Note ————
• The PXN control applies to the PE privilege when it attempts to execute the instruction. In an implementation that fetches instructions speculatively, this might not be the privilege when the instruction was prefetched. Therefore, the architecture does not require the PXN control to prevent instruction fetching.

• Although the XN control applies to speculative fetching, on a speculative instruction fetch from an XN location, no Permission fault is generated unless the PE attempts to execute the instruction that would have been fetched from that location. This means that, if a speculative fetch from an XN location is attempted, but there is no attempt to execute the corresponding instruction, a Permission fault is not generated.

• The software that defines a translation table must mark any region of memory that is read-sensitive as XN, to avoid the possibility of a speculative fetch accessing the memory region. This means it must mark any memory region that corresponds to a read-sensitive peripheral as XN. Hardware does not prevent speculative accesses to a region of any Device memory type unless that region is also marked as execute-never for all Exception levels from which it can be accessed.

• When using the Short-descriptor translation table format, the XN attribute is not checked for domains marked as Manager. Therefore, the system must not include read-sensitive memory in domains marked as Manager, because the XN bit does not prevent speculative fetches from a Manager domain.

When no stage of address translation for the translation regime is enabled, memory regions cannot have XN or PXN attributes assigned. Behavior of instruction fetches when all associated address translations are disabled on page G4-4033 describes how disabling all MMUs affects instruction fetching.

Hierarchical control of instruction fetching, Long-descriptor format

The Long-descriptor translation table format introduces a mechanism that means entries at one level of translation tables lookup can set limits on the permitted entries at subsequent levels of lookup. This applies to the restrictions on instruction fetching, and also to the access permissions described in Hierarchical control of access permissions, Long-descriptor format on page G4-4069.

The restrictions apply only to subsequent levels of lookup at the same stage of translation, and:

• XNTable restricts the XN control:
  — When XNTable is set to 1, the XN bit is treated as 1 in all subsequent levels of lookup, regardless of the actual value of the bit.
  — When XNTable is set to 0 it has no effect.

• PXNTable restricts the PXN control:
  — When PXNTable is set to 1, the PXN bit is treated as 1 in all subsequent levels of lookup, regardless of the actual value of the bit.
  — When PXNTable is set to 0 it has no effect.

——— Note ————
The XNTable and PXNTable settings are combined with the XN and PXN bits in the translation table descriptors accessed at subsequent levels of lookup. They do not restrict or change the values entered in those descriptors.

The XNTable and PXNTable controls are provided only in the Long-descriptor translation table format, and only for stage 1 translations. The corresponding bits are SBZ in the stage 2 translation table descriptors.

The effect of XNTable or PXNTable applies to later entries in the translation table walk, and so its effects can be held in one or more TLB entries. Therefore, a change to XNTable or PXNTable requires coarse-grained invalidation of the TLB to ensure that the effect of the change is visible to subsequent memory transactions.
Preventing execution from writable locations

ARMv8 provides control bits that, when the corresponding stage 1 address translation is enabled, force writable memory to be treated as XN or PXN, regardless of the value of the XN or PXN bit. When the translation stages are controlled by an Exception level that is using AArch32:

- For PL1&0 stage 1 translations, when SCTLR.WXN is set to 1, all regions that are writable at stage 1 of the address translation are treated as XN.
- For PL1&0 stage 1 translations, when SCTLR.UWXN is set to 1, an instruction fetch is treated as accessing a PXN region if it accesses a region that software executing at PL0 can write to.
- For Non-secure PL2 stage 1 translations, when HSCTLR.WXN is set to 1, all regions that are writable at stage 1 of the address translation are treated as XN.

_____ Note ___________

- The SCTLR.WXN controls are intended to be used in systems with very high security requirements.
- Setting a WXN or UWXN bit to 1 changes the interpretation of the translation table entry, overriding a zero value of an XN or PXN field. It does not cause any change to the translation table entry.

For any given virtual machine, ARM expects WXN and UWXN to remain static in normal operation. In particular, it is IMPLEMENTATION DEFINED whether TLB entries associated with a particular VMID reflect the effect of the values of these fields. A generic sequence to ensure synchronization of a change to these fields, when that change is made without a corresponding change of VMID, is:

- Change the WXN or UWXN bit
- ISB ; This ensures synchronization of the change
- Invalidate entire TLB of associated entries
- DSB ; This completes the TLB Invalidation
- ISB ; This ensures instruction synchronization

As with all Permission fault checking, if the stage 1 translation is using the Short-descriptor translation table format, the permission checks are performed only for Client domains. For more information see Access permissions on page G4-4068.

For more information about address translation see About address translation for VMSAv8-32 on page G4-4026.

Restriction on Secure instruction fetch

EL3 provides a Secure instruction fetch bit, SCR.SIF. When this bit is set to 1, any attempt in Secure state to execute an instruction fetched from Non-secure physical memory causes a Permission fault. As with all Permission fault checking, when using the Short-descriptor format translation tables the check applies only to Client domains, see Access permissions on page G4-4068.

ARM expects SCR.SIF to be static during normal operation. In particular, whether the TLB holds the effect of the SIF bit is IMPLEMENTATION DEFINED. The generic sequence to ensure visibility of a change to the SIF bit is:

- Change the SCR.SIF bit
- ISB ; This ensures synchronization of the change
- Invalidate entire TLB
- DSB ; This completes the TLB Invalidation
- ISB ; This ensures instruction synchronization

G4.6.3 Domains, Short-descriptor format only

A domain is a collection of memory regions. The Short-descriptor translation table format supports 16 domains, and requires the software that defines a translation table to assign each VMSAv8-32 memory region to a domain. When using the Short-descriptor format:

- Level 1 translation table entries for Page tables and Sections include a domain field.
Translation table entries for Supersections do not include a domain field. The Short-descriptor format defines Supersections as being in domain 0.

Level 2 translation table entries inherit a domain setting from the parent level 1 Page table descriptor.

Each TLB entry includes a domain field.

The domain field specifies which of the 16 domains the entry is in, and a two-bit field in the DACR defines the permitted access for each domain. The possible settings for each domain are:

- **No access**: Any access using the translation table descriptor generates a Domain fault.
- **Clients**: On an access using the translation table descriptor, the access permission attributes are checked. Therefore, the access might generate a Permission fault.
- **Managers**: On an access using the translation table descriptor, the access permission attributes are not checked. Therefore, the access cannot generate a Permission fault.

See *The MMU fault-checking sequence* on page G4-4113 for more information about how, when using the Short-descriptor translation table format, the Domain attribute affects the checking of the other attributes in the translation table descriptor.

---

### Note

A single program might:
- Be a Client of some domains.
- Be a Manager of some other domains.
- Have no access to the remaining domains.

---

The Long-descriptor translation table format does not support domains. When a stage of translation is using this format, all memory is treated as being in a Client domain, and the settings in the DACR are ignored.

### G4.6.4 The Access flag

The Access flag indicates when a page or section of memory is accessed for the first time since the Access flag in the corresponding translation table descriptor was set to 0:

- If address translation is using the Short-descriptor translation table format, it must set SCTLR.AFE to 1 to enable use of the Access flag. Setting this bit to 1 redefines the AP[0] bit in the translation table descriptors as an Access flag, and limits the access permissions information in the translation table descriptors to AP[2:1], as described in *AP[2:1] access permissions model* on page G4-4069.

- The Long-descriptor format always supports an Access flag bit in the translation table descriptors, and address translation using this format behaves as if SCTLR.AFE is set to 1, regardless of the value of that bit.

In ARMv8.0, the Access flag is managed by software as described in *Software management of the Access flag*.

---

### Note

Previous version of the ARM architecture optionally supported hardware management of the Access flag. ARMv8.0 obsoletes this option.

---

### Software management of the Access flag

ARMv8.0 requires that software manages the Access flag. This means an Access flag fault is generated whenever an attempt is made to read into the TLB a translation table descriptor entry for which the value of the Access flag is 0.
Note

When using the Short-descriptor translation table format, Access flag faults are generated only if SCTLR.AFE is set to 1, to enable use of a translation table descriptor bit as an Access flag.

The Access flag mechanism expects that, when an Access flag fault occurs, software resets the Access flag to 1 in the translation table entry that caused the fault. This prevents the fault occurring the next time that memory location is accessed. Entries with the Access flag set to 0 are never held in the TLB, meaning software does not have to flush the entry from the TLB after setting the flag.

Note

If a system incorporates components that can autonomously update translation table entries that are shared with the ARM PE, then the software must be aware of the possibility that such components can update the access flag autonomously.

In such a system, system software should perform any changes of translation table entries with an Access flag of 0, other than changes to the Access flag value, by using an Load-Exclusive/Store-Exclusive loop, to allow for the possibility of simultaneous updates.

G4.6.5 Hyp mode control of Non-secure access permissions

When EL2 is using AArch32, Non-secure software executing in Hyp mode controls two sets of translation tables, both of which use the Long-descriptor translation table format:

- The translation tables that control the Non-secure PL2 stage 1 translations. These map VAs to PAs, for memory accesses made when executing in Non-secure state in Hyp mode, and are indicated and controlled by the HTTBR and HTCR.
  
  These translations have similar access controls to other Non-secure stage 1 translations using the Long-descriptor translation table format, as described in:
  
  — Execute-never restrictions on instruction fetching on page G4-4071.

  The differences from the Non-secure stage 1 translations are that:
  
  — The APTable[0], PXNTable, and PXN bits are reserved, SBZ.
  — AP[1] is reserved, SBO.

- The translation tables that control the Non-secure PL1&0 stage 2 translations. These map the IPAs from the stage 1 translation onto PAs, for memory accesses made when executing in Non-secure state at PL1 or PL0, and are indicated and controlled by the VTTBR and VTCR.

  The descriptors in the virtualization translation tables define stage 2 access permissions, that are combined with the permissions defined in the stage 1 translation. This section describes this combining of access permissions.

Note

The level 2 access permissions mean a hypervisor can define additional access restrictions to those defined by a Guest OS in the stage 1 translation tables. For a particular access, the actual access permission is the more restrictive of the permissions defined by:

- The Guest OS, in the stage 1 translation tables.
- The hypervisor, in the stage 2 translation tables.

The stage 2 access controls defined from Hyp mode:

- Affect only the Non-secure stage 1 access permissions settings.
- Take no account of whether the accesses are from a Non-secure PL1 mode or a Non-secure PL0 mode.
- Permit software executing in Hyp mode to assign a write-only attribute to a memory region.
The S2AP field in the stage 2 descriptors define the stage 2 access permissions, as Table G4-10 shows:

<table>
<thead>
<tr>
<th>S2AP</th>
<th>Access permission</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No access permitted</td>
</tr>
<tr>
<td>01</td>
<td>Read-only. Writes to the region are not permitted, regardless of the stage 1 permissions.</td>
</tr>
<tr>
<td>10</td>
<td>Write-only. Reads from the region are not permitted, regardless of the stage 1 permissions.</td>
</tr>
<tr>
<td>11</td>
<td>Read/write. The stage 1 permissions determine the access permissions for the region.</td>
</tr>
</tbody>
</table>

For more information about the S2AP field see *Attribute fields in VMSAv8-32 Long-descriptor stage 2 Block and Page descriptors* on page G4-4055.

If the stage 2 permissions cause a Permission fault, this is a stage 2 MMU fault. Stage 2 MMU faults are taken to Hyp mode, and reported in the HSR using an EC code of 0x20 or 0x24. For more information, see *Use of the HSR* on page G4-4137.

### Note

In the HSR, the combination of the EC code and the DFSC or IFSC value in the ISS indicate that the fault is a stage 2 MMU fault.

The stage 2 permissions include an XN attribute. If this is set to 1, execution from the region is not permitted, regardless of the value of the XN attribute in the stage 1 translation. If a Permission fault is generated because the stage 2 XN bit is set to 1, this is reported as a stage 2 MMU fault.

*AArch32 state prioritization of synchronous aborts from a single stage of address translation* on page G4-4120 describes the abort prioritization if both stages of a translation generate a fault.
G4.7 Memory region attributes

In addition to an output address, a translation table entry that refers to a page or region of memory includes fields that define properties of that target memory region. Information returned by a translation table lookup on page G4-4036 describes the classification of those fields as address map control, access control, and memory attribute fields. The memory region attribute fields control the memory type, Cacheability, and Shareability of the region.

The following sections describe the assignment of memory region attributes for stage 1 translations:

- Overview of memory region attributes for stage 1 translations.
- Short-descriptor format memory region attributes, without TEX remap on page G4-4078.
- Short-descriptor format memory region attributes, with TEX remap on page G4-4080.
- VMSAv8-32 Long-descriptor format memory region attributes on page G4-4083.

For an implementation that is operating in Secure state, or in Hyp mode, these assignments define the memory attributes of the accessed region.

For an implementation that is operating in a Non-secure PL1 or PL0 mode, the Non-secure PL1&0 stage 2 translation can modify the memory attributes assigned by the stage 1 translation. EL2 control of Non-secure memory region attributes on page G4-4085 describes these stage 2 assignments.

G4.7.1 Overview of memory region attributes for stage 1 translations

The description of the memory region attributes in a translation descriptor divides into:

Memory type and attributes

These are described either:

- Directly, by bits in the translation table descriptor.
- Indirectly, by registers referenced by bits in the table descriptor. This is described as remapping the memory type and attribute description.

The Short-descriptor translation table format can use either of these approaches, selected by the SCTLR.TRE bit:

TRE == 0 Remap disabled. The TEX[2:0], C, and B bits in the translation table descriptor define the memory region attributes. Short-descriptor format memory region attributes, without TEX remap on page G4-4078 describes this encoding.

Note

With the Short-descriptor format, remapping is called TEX remap, and the SCTLR.TRE bit is the TEX remap enabled bit.

The description of the TRE == 0 encoding includes information about the encoding in previous versions of the architecture.

TRE == 1 Remap enabled. The TEX[0], C, and B bits in the translation table descriptor are index bits to the remap registers, that define the memory region attributes:

- The Primary Region Remap Register, PRRR.
- The Normal Memory Remap Register, NMRR.

Short-descriptor format memory region attributes, with TEX remap on page G4-4080 describes this encoding scheme.

This scheme reassigns translation table descriptor bits TEX[2:1] for use as bits managed by the operating system.

The Long-descriptor translation table format always uses remapping. This means that when the value of TTBCR.EAE is 1, enabling use of the Long-descriptor translation table format, SCTLR.TRE is RES1.

VMSAv8-32 Long-descriptor format memory region attributes on page G4-4083 describes this encoding.
Shareability  In the Short-descriptor translation table format, the S bit in the translation table descriptor is used in determining the Shareability of the region. How the S bit is interpreted depends on whether TEX remap is enabled, see:
- *Shareability and the S bit, without TEX remap* on page G4-4079.
- *Determining the Shareability, with TEX remap* on page G4-4081.

In the Long-descriptor translation table format, the SH[1:0] field in the translation table descriptor encodes the Shareability of the region, see *Shareability, Long-descriptor format* on page G4-4083.

Note  Shareability is one of Non-shareable, Inner Shareable, and Outer Shareable. However, when using the Short-descriptor translation table format without TEX remap, VMSAv8-32 does not support any distinction between Inner Shareable and Outer Shareable memory, and a memory region is either Non-shareable or Outer Shareable.

### G4.7.2 Short-descriptor format memory region attributes, without TEX remap

When using the Short-descriptor translation table formats, TEX remap is disabled when the value of SCTLR.TRE is 0.

Note  
- The Short-descriptor format scheme without TEX remap is the scheme used in VMSAv6.
- The B (Bufferable), C (Cacheable), and TEX (Type extension) bit names are inherited from earlier versions of the architecture. These names no longer adequately describe the function of the B, C, and TEX bits.

Table G4-11 shows the C, B, and TEX[2:0] encodings when TEX remap is disabled. In the *Page Shareability* column, an entry of *S bit* indicates that the S bit in the translation table descriptor determines the Shareability, see *Shareability and the S bit, without TEX remap* on page G4-4079.

<table>
<thead>
<tr>
<th>TEX[2:0]</th>
<th>C</th>
<th>B</th>
<th>Description</th>
<th>Memory type</th>
<th>Page Shareability</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
<td>0</td>
<td>Device-nGnRnE</td>
<td>Device-nGnRnE</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Device-nGnREa</td>
<td>Device-nGnRE</td>
<td>Outer Shareablea</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Outer and Inner Write-Through, Read-Allocate No Write-Allocate</td>
<td>Normal</td>
<td>S bit</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Outer and Inner Write-Back, Read-Allocate No Write-Allocate</td>
<td>Normal</td>
<td>S bit</td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>0</td>
<td>Outer and Inner Non-cacheable</td>
<td>Normal</td>
<td>Outer Shareableb</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>IMPLEMENTATION DEFINED</td>
<td>IMPLEMENTATION DEFINED</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Outer and Inner Write-Back, Read-Allocate Write-Allocate</td>
<td>Normal</td>
<td>S bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>Device-nGnREa</td>
<td>Device-nGnRE</td>
<td>Outer Shareablea</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>
G4 The AArch32 Virtual Memory System Architecture
G4.7 Memory region attributes

See Memory types and attributes on page E2-2342 for an explanation of Normal memory, and the types of Device memory, and of the Shareability attribute.

### Cacheability attributes, without TEX remap

When the value of TEX[2] is 0, the same Cacheability attribute applies to Inner Cacheable and Outer Cacheable memory regions, and the {TEX[1:0], C, B} values identify this attribute, as Table G4-11 on page G4-4078 shows.

When the value of TEX[2] is 1, the memory described by the translation table entry is cacheable, and the rest of the encoding defines the Inner Cacheability and Outer Cacheability attributes:

- **TEX[1:0]** Define the Outer Cacheability attribute.
- **C, B** Define the Inner Cacheability attribute.

The translation table entries use the same encoding for the Outer and Inner Cacheability attributes, as Table G4-12 shows.

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Cacheability attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Non-cacheable</td>
</tr>
<tr>
<td>01</td>
<td>Write-Back, Read-Allocate Write-Allocate</td>
</tr>
<tr>
<td>10</td>
<td>Write-Through, Read Allocate No Write-Allocate</td>
</tr>
<tr>
<td>11</td>
<td>Write-Back, Read Allocate No Write-Allocate</td>
</tr>
</tbody>
</table>

**Shareability and the S bit, without TEX remap**

The Short-descriptor format translation table entries include an S bit. This bit:

- Is ignored if the entry refers to any type of Device memory, or to Normal memory that is Inner Non-cacheable, Outer Non-cacheable.
- For Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, determines whether the memory region is Outer Shareable or Non-shareable:
  - **S == 0** Normal memory region is Non-shareable.
  - **S == 1** Normal memory region is Outer Shareable.

Without TEX remapping there is no distinction between Inner Shareable and Outer Shareable memory, meaning the S bit determines whether the region is Non-shareable or Outer Shareable.
G4.7.3 Short-descriptor format memory region attributes, with TEX remap

When using the Short-descriptor translation table formats, TEX remap is enabled when the value of SCTLR.TRE is 1. In this configuration:

- The software that defines the translation tables must program the PRRR and NMRR to define seven possible memory region attributes.
- The TEX[0], C, and B bits of the translation table descriptors define the memory region attributes, by indexing PRRR and NMRR.
- Hardware makes no use of TEX[2:1], see *The OS managed translation table bits on page G4-4082.*

When TEX remap is enabled:

- For seven of the eight possible combinations of the TEX[0], C and B bits, fields in the PRRR and NMRR define the region attributes, as described in this section.
- The meaning of the eighth combination for the TEX[0], C and B bits is IMPLEMENTATION DEFINED.
- If the TEX[0], C and B bits determine that the region is a Device memory type, or is Normal Inner Non-cacheable, Outer Non-cacheable, then the region is Outer Shareable. Otherwise, the Shareability is determined by the combination of:
  - The S bit from the translation table descriptor.
  - The value of the PRRR.NS0 or PRRR.NS1 bit.
  - The value of the appropriate PRRR.NOS\(n\) bit, as shown in Table G4-13.

For more information, see *Determining the Shareability, with TEX remap on page G4-4081.*

For each of the possible encodings of the TEX[0], C, and B bits in a translation table entry, Table G4-13 shows which fields of the PRRR and NMRR registers describe the memory region attributes.

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Memory type</th>
<th>Cache attributes</th>
<th>Outer Shareable attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEX[0]</td>
<td>C</td>
<td>B</td>
<td>Inner cacheability</td>
</tr>
<tr>
<td>----------</td>
<td>---</td>
<td>---</td>
<td>---------------------</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>PRRR.TR0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>PRRR.TR1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td>PRRR.TR2</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>PRRR.TR3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td>PRRR.TR4</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>PRRR.TR5</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>PRRR.TR7</td>
</tr>
</tbody>
</table>

a. For details of the Memory type and Outer Shareable encodings see the description of the PRRR. For details of the Cache attributes encodings see the description of the NMRR.
b. Applies only if the memory type for the region is mapped as Normal memory.
c. Applies only if both of the following apply:
   - The memory type for the region is mapped as Normal memory that is not Inner Non-cacheable and Outer Non-cacheable.
   - The region is not Non-shareable.

See *Determining the Shareability, with TEX remap on page G4-4081.*
As Table G4-13 on page G4-4080 shows, when TEX remap is enabled, for a given set of \{TEX[0], C, B\} bits from a translation table descriptor:

1. The primary mapping, to memory type, is given by the PRRR.TR_{n} field as shown in the Memory type column.
2. For any region that the PRRR.TR_{n} maps as Normal memory, NMRR.IR_{n} determines the Inner cacheability attribute, and NMRR.OR_{n} determines the Outer cacheability attribute.
3. For a region that PRRR.TR_{n} maps as Normal memory, if NMRR.{IR_{n}, OR_{n}} do not map the region as Inner Non-cacheable, Outer Non-cacheable, PRRR.{NS0, NS1} and PRRR.NOS are used to determine the Shareability of the region, see Determining the Shareability, with TEX remap.

The TEX remap registers and the SCTLR.TRE bit are Banked between the Secure and Non-secure Security states. For more information, see The effect of EL3 on TEX remap on page G4-4083.

The TEX remap registers must be static during normal operation. In particular, when the remap registers are changed:

- It is IMPLEMENTATION DEFINED when the changes take effect.
- It is CONSTRAINED UNPREDICTABLE whether the TLB caches the effect of the TEX remap on translation tables, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461.

The software sequence to ensure the synchronization of changes to the TEX remap registers is:

1. Execute a DSB instruction. This ensures any memory accesses using the old mapping have completed.
2. Write the TEX remap registers or SCTLR.TRE bit.
3. Execute an ISB instruction. This ensures synchronization of the register updates.
4. Invalidate the entire TLB.
5. Execute a DSB instruction. This ensures completion of the entire TLB operation.
6. Clean and invalidate all caches. This removes any cached information associated with the old mapping.
7. Execute a DSB instruction. This ensures completion of the cache maintenance.
8. Execute an ISB instruction. This ensures instruction synchronization.

This extends the standard rules for the synchronization of changes to System registers described in Synchronization of changes to AArch32 System registers on page G4-4163, and provides implementation freedom as to whether or not the effect of the TEX remap is cached.

**Determining the Shareability, with TEX remap**

The memory type of a region, as indicated in the Memory type column of Table G4-13 on page G4-4080, provides the first level of control of the Shareability of the region:

- If the memory is any type of Device memory, then the region is Outer Shareable, and any Shareability attributes in the translation table descriptor and PRRR for that region are ignored.

This applies also to a Normal memory region that the NMRR attributes identify as Inner Non-cacheable and Outer Non-cacheable,

- If using the Short descriptor translation table format then the Shareability of the region is determined using the value of the S bit in the translation table descriptor to index one of the PRRR.{NS1, NS0} bits, as described in this section.

Table G4-14 shows how the translation table S bit indexes into the PRRR:

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Remapping when S == 0</th>
<th>Remapping when S == 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device or Normal Inner Non-cacheable, Outer Non-cacheable</td>
<td>Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Normal, not Inner Non-cacheable, Outer Non-cacheable</td>
<td>PRRR.NS0</td>
<td>PRRR.NS1</td>
</tr>
</tbody>
</table>

_Determining the Shareability attribute, with TEX remap_
For a Normal memory region that is not Inner Non-cacheable, Outer Non-cacheable, the appropriate bit of the PRRR indicates whether the region is Non-shareable, as follows:

- **PRRR.NS**\(n\) == 0  
  Non-shareable. 
  **PRRR.\{NOS7:NOS0\}** are ignored.

- **PRRR.NS**\(n\) == 1  
  The appropriate PRRR.NOS\(m\) field, as shown in Table G4-13 on page G4-4080, indicates whether the region is Inner Shareable or Outer Shareable:

  - **PRRR.NOS**\(m\) == 0  
    Region is Outer Shareable.
  - **PRRR.NOS**\(m\) == 1  
    Region is Inner Shareable.

---

**Note**

This means that TEX remapping can map a translation table entry with S == 0 as shareable memory.

---

**SCTLR.TRE, SCTLR.M, and the effect of the TEX remap registers**

When TEX remap is disabled, because the value of the SCTLR.TRE bit is 0:

- The effect of the PRRR and NMRR registers can be IMPLEMENTATION DEFINED.
- The interpretation of the fields of the PRRR and NMRR registers can differ from the description given earlier in this section. One implication of this is that the implementation can provide an IMPLEMENTATION DEFINED mechanism to interpret the PRRR.\{NOS7:NOS0\} fields.

VMSAv8-32 requires that the effect of these registers is limited to remapping the attributes of memory locations. These registers must not change whether any cache hardware or stages of address translation are enabled. The mechanism by which the TEX remap registers have an effect when the value of the SCTLR.TRE bit is 0 is IMPLEMENTATION DEFINED. The AArch32 architecture requires that from reset, if the IMPLEMENTATION DEFINED mechanism has not been invoked:

- If the PL1&0 stage 1 address translation is enabled and is using the Short-descriptor format translation tables, the architecturally-defined behavior of the TEX[2:0], C, and B bits must apply, without reference to the TEX remap functionality. In other words, memory attribute assignment must comply with the scheme described in [Short-descriptor format memory region attributes, without TEX remap](#) on page G4-4078.
- If the PL1&0 stage 1 address translation is disabled, then the architecturally-defined behavior of VMSAv8-32 with address translation disabled must apply, without reference to the TEX remap functionality. See [The effects of disabling address translation stages on VMSAv8-32 behavior](#) on page G4-4031.

Possible mechanisms for enabling the IMPLEMENTATION DEFINED effect of the TEX remap registers when the value of SCTLR.TRE is 0 include:

- A control bit in the ACTLR, or in an IMPLEMENTATION DEFINED System register.
- Changing the behavior when the PRRR and NMRR registers are changed from their IMPLEMENTATION DEFINED reset values.

In addition, if the stage of address translation is disabled and the value of the SCTLR.TRE bit is 1, the architecturally-defined behavior of the VMSAv8-32 with the stage of address translation disabled must apply without reference to the TEX remap functionality.

In an implementation that includes EL3, the IMPLEMENTATION DEFINED effect of these registers must only take effect in the Security state of the registers. See also [The effect of EL3 on TEX remap](#) on page G4-4083.

**The OS managed translation table bits**

When TEX remap is enabled, the TEX[2:1] bits in the translation table descriptors are available as two bits that can be managed by the operating system. In VMSAv8-32, as long as the SCTLR.TRE bit is set to 1, the values of the TEX[2:1] bits are IGNORED by the PE. Software can write any value to these bits in the translation tables.
The effect of EL3 on TEX remap

In an implementation that includes EL3, when EL3 is using AArch32, the TEX remap registers are Banked between the Secure and Non-secure Security states. When EL3 is using AArch32, write accesses to the Secure register for the current security state apply to all PL1&0 stage 1 translation table lookups in that state. The SCTLR.TRE bit is Banked in the Secure and Non-secure copies of the register, and the appropriate version of this bit determines whether TEX remap is applied to translation table lookups in the current security state.

Write accesses to the Secure copies of the TEX remap registers are disabled when the CP15SDISABLE input is asserted HIGH, meaning the MCR operations to access these registers are UNDEFINED. For more information, see The CP15SDISABLE input signal on page G4-4161.

G4.7.4 VMSAv8-32 Long-descriptor format memory region attributes

When a PE is using the VMSAv8-32 Long-descriptor translation table format, the AttrIndx[2:0] field in a block or page translation table descriptor for a stage 1 translation indicates the 8-bit field, in the appropriate MAIR register, that specifies the attributes for the corresponding memory region, as follows:

- AttrIndx[2] indicates the MAIR register to be used:
  - AttrIndx[2] == 0 Use MAIR0.

- AttrIndx[2:0] indicates the required Attr field, Attr, where n = AttrIndx[2:0].

Each AttrIndx field defines, for the corresponding memory region:

- The memory type, Normal or a type of Device memory.
- For Normal memory:
  - The Inner cacheability and Outer cacheability attributes, each of which is one of Non-cacheable, Write-Through Cacheable, or Write-Back Cacheable.
  - For Write-Through Cacheable and Write-Back Cacheable regions, the Read-Allocate and Write-Allocate policy hints, each of which is Allocate or No allocate.

For more information about the AttrIndx[2:0] descriptor field, see Attribute fields in VMSAv8-32 Long-descriptor stage 1 Block and Page descriptors on page G4-4054.

Shareability, Long-descriptor format

When a PE is using the Long-descriptor translation table format, the SH[1:0] field in a block or page translation table descriptor specifies the Shareability attributes of the corresponding memory region, if the MAIR entry for that region identifies it as Normal memory that is not both Inner Non-cacheable and Outer Non-cacheable. Table G4-15 shows the encoding of this field.

<table>
<thead>
<tr>
<th>SH[1:0]</th>
<th>Normal memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Non-shareable</td>
</tr>
<tr>
<td>01</td>
<td>Reserved, CONSTRAINED UNPREDICTABLE, see Reserved values in System and memory-mapped registers and translation table entries on page K1-5477 for the permitted behavior.</td>
</tr>
<tr>
<td>10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>11</td>
<td>Inner Shareable</td>
</tr>
</tbody>
</table>

See Combining the Shareability attribute on page G4-4088 for constraints on the Shareability attributes of a Normal memory region that is Inner Non-cacheable, Outer Non-cacheable.
For any type of Device memory, and for Normal Inner Non-cacheable, Outer Non-cacheable memory, the value of the SH[1:0] field of the translation table descriptor is ignored.

Other fields in the Long-descriptor translation table format descriptors

The following subsections describe the other fields in the translation table block and page descriptors when a PE is using the Long-descriptor translation table format:

• **Contiguous bit**
• **IGNORED fields**.
• **Field reserved for software use**

**Contiguous bit**

The Long-descriptor translation table format descriptors contain a Contiguous bit. Setting this bit to 1 indicates that 16 adjacent translation table entries point to a contiguous output address range. These 16 entries must be aligned in the translation table so that the top five bits of their input addresses, that index their position in the translation table, are the same. For example, to use this bit for a block of 16 entries in the level 3 translation table, bits[20:16] of the input addresses for the 16 entries must be the same.

The contiguous output address range must be aligned to size of 16 translation table entries at the same translation table level.

Use of this bit means that the TLB can cache a single entry to cover the 16 translation table entries.

This bit acts as a hint. The architecture does not require a PE to cache TLB entries in this way. To avoid TLB coherency issues, any TLB maintenance by address must not assume any optimization of the TLB tables that might result from use of this bit.

--- Note ---

The use of the contiguous bit is similar to the approach used, in the Short-descriptor translation table format, for optimized caching of Large Pages and Supersections in the TLB. However, an important difference in the contiguous bit capability is that TLB maintenance must be performed based on the size of the underlying translation table entries, to avoid TLB coherency issues. That is, any use of the contiguous bit has no effect on the minimum size of entry that must be invalidated from the TLB.

---

**IGNORED fields**

For stage 1 and stage 2 Block and Page descriptors, the architecture defines bits[63:59] and bits[58:55] as IGNORED fields, meaning the architecture guarantees that a PE makes no use of these fields. In addition:

• Bits[58:55] are reserved for software use, see **Field reserved for software use**.
• In the stage 2 Block and Page descriptors, bits[63:60] are reserved for use by a System MMU.

--- Note ---

The definition of IGNORED means there is no need to invalidate the TLB if these bits are changed.

---

**Field reserved for software use**

The architecture reserves a 4-bit field in the Block and Page table descriptors, bits[58:55], for software use. In considering migration from using the Short-descriptor format to the Long-descriptor format, this field is an extension of the Short-descriptor field described in **The OS managed translation table bits on page G4-4082**.

--- Note ---

The definition of IGNORED means there is no need to invalidate the TLB if these bits are changed.
G4.7.5 EL2 control of Non-secure memory region attributes

Software executing at EL2 controls two sets of translation tables, both of which use the Long-descriptor translation table format. These are:

- The translation tables that control Non-secure PL2 stage 1 translations. These map VAs to PAs, and when EL2 is using AArch32 they are indicated and controlled by the HTTBR and HTCR.
  These translations have exactly the same memory region attribute controls as any other stage 1 translations, as described in VMSAv8-32 Long-descriptor format memory region attributes on page G4-4083.

- The translation tables that control Non-secure PL1&0 stage 2 translations. These map the IPAs from the stage 1 translation onto PAs, and are indicated and when EL2 is using AArch32 they are controlled by the VTTBR and VTCR.
  The descriptors in the virtualization translation tables define level 2 memory region attributes, that are combined with the attributes defined in the stage 1 translation. This section describes this combining of attributes.

  VMSAv8-32 Long-descriptor translation table format descriptors on page G4-4050 describes the format of the entries in these tables.

--- Note ---

In a virtualization implementation, a hypervisor might usefully:
- Reduce the permitted Cacheability of a region.
- Increase the required Shareability of a region.

The combining of attributes from stage 1 and stage 2 translations supports both of these options.

---

In the stage 2 translation table descriptors for memory regions and pages, the MemAttr[3:0] and SH[1:0] fields describe the stage 2 memory region attributes:

- The definition of the stage 2 SH[1:0] field is identical to the same field for a stage 1 translation, see Shareability, Long-descriptor format on page G4-4083.

- MemAttr[3:2] give a top-level definition of the memory type, and of the cacheability of a Normal memory region, as Table G4-16 shows:

<table>
<thead>
<tr>
<th>MemAttr[3:2]</th>
<th>Memory type</th>
<th>Cacheability</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Device, of type determined by MemAttr[1:0]</td>
<td>Not applicable</td>
</tr>
<tr>
<td>01</td>
<td>Normal, Inner cacheability determined by</td>
<td>Outer Non-cacheable</td>
</tr>
<tr>
<td></td>
<td>MemAttr[1:0]</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>Outer Write-Through Cacheable</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>Outer Write-Back Cacheable</td>
</tr>
</tbody>
</table>
The encoding of MemAttr[1:0] depends on the Memory type indicated by MemAttr[3:2]:
— When MemAttr[3:2] == 0b00, indicating a type of Device memory, Table G4-17 shows the encoding of MemAttr[1:0]:

### Table G4-17 MemAttr[1:0] encoding for the types of Device memory

<table>
<thead>
<tr>
<th>MemAttr[1:0]</th>
<th>Meaning when MemAttr[3:2] == 0b00</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Region is Device-nGnRnE memory</td>
</tr>
<tr>
<td>01</td>
<td>Region is Device-nGnRE memory</td>
</tr>
<tr>
<td>10</td>
<td>Region is Device-nGRE memory</td>
</tr>
<tr>
<td>11</td>
<td>Region is Device-GRE memory</td>
</tr>
</tbody>
</table>

— When MemAttr[3:2] != 0b00, indicating Normal memory, Table G4-18 shows the encoding of MemAttr[1:0]:

### Table G4-18 MemAttr[1:0] encoding for Normal memory

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Reserved, CONSTRAINED UNPREDICTABLE, See Reserved values in System and memory-mapped registers and translation table entries on page K1-5477 for the permitted behavior.</td>
</tr>
<tr>
<td>01</td>
<td>Inner Non-cacheable</td>
</tr>
<tr>
<td>10</td>
<td>Inner Write-Through Cacheable</td>
</tr>
<tr>
<td>11</td>
<td>Inner Write-Back Cacheable</td>
</tr>
</tbody>
</table>

— **Note** —

The stage 2 translation does not assign any allocation hints.

The following sections describe how the memory type attributes assigned at stage 2 of the translation are combined with those assigned at stage 1:

- *Combining the memory type attribute on page G4-4087.*
- *Combining the Cacheability attribute on page G4-4087.*
- *Combining the Shareability attribute on page G4-4088.*

— **Note** —

- The following stage 2 translation table attribute settings leave the stage 1 settings unchanged:
  — MemAttr[1:0] == 0b11, Inner Write-Back Cacheable.
- In addition to the attribute combinations described in this section, *Execute-never restrictions on instruction fetching on page G4-4071* describes how the stage 1 and stage 1 XN permission fields are combined, so that a region is execute-never if the value of the XN field is 1 in at least one stage of translation.
Combining the memory type attribute

Table G4-19 shows how the stage 1 and stage 2 memory type assignments are combined:

<table>
<thead>
<tr>
<th>Assignment in stage 1</th>
<th>Assignment in stage 2</th>
<th>Resultant type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device-nGnRnE</td>
<td>Any</td>
<td>Device-nGnRnRnE</td>
</tr>
<tr>
<td>Device-nGnRE</td>
<td>Device-nGnRnE</td>
<td>Device-nGnRnRnE</td>
</tr>
<tr>
<td></td>
<td>Not Device-nGnRnE</td>
<td>Device-nGnRnRE</td>
</tr>
<tr>
<td>Device-nGRE</td>
<td>Device-nGnRnE</td>
<td>Device-nGnRnRnE</td>
</tr>
<tr>
<td></td>
<td>Device-nGnRE</td>
<td>Device-nGnRE</td>
</tr>
<tr>
<td></td>
<td>Not (Device-nGnRnE or Device-nGnRE)</td>
<td>Device-nGRE</td>
</tr>
<tr>
<td>Device-GRE</td>
<td>Device-nGnRnE</td>
<td>Device-nGnRnRnE</td>
</tr>
<tr>
<td></td>
<td>Device-nGnRE</td>
<td>Device-nGnRE</td>
</tr>
<tr>
<td></td>
<td>Device-nGRE</td>
<td>Device-nGRE</td>
</tr>
<tr>
<td></td>
<td>Device-GRE or Normal</td>
<td>Device-GRE</td>
</tr>
<tr>
<td>Normal</td>
<td>Any type of Device</td>
<td>Device type assigned at stage 2</td>
</tr>
<tr>
<td></td>
<td>Normal</td>
<td>Normal</td>
</tr>
</tbody>
</table>

See Combining the Shareability attribute on page G4-4088 for information about the Shareability of:

- A region for which the resultant type is any Device type.
- A region with a resultant type of Normal for which the resultant cacheability, described in Combining the Cacheability attribute, is Inner Non-cacheable, Outer Non-cacheable.

The combining of the memory type attribute means a translation table walk for a stage 1 translation can be made to a type of Device memory. If this occurs, then:

- If the value of HCR.PTW is 0, then the translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be done speculatively.
- If the value of HCR.PTW is 1, then the memory access generates a stage 2 Permission fault.

Combining the Cacheability attribute

For a Normal memory region, Table G4-20 shows how the stage 1 and stage 2 Cacheability assignments are combined. This combination applies, independently, for the Inner Cacheability and Outer Cacheability attributes:

<table>
<thead>
<tr>
<th>Assignment in stage 1</th>
<th>Assignment in stage 2</th>
<th>Resultant cacheability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-cacheable</td>
<td>Any</td>
<td>Non-cacheable</td>
</tr>
<tr>
<td>Any</td>
<td>Non-cacheable</td>
<td>Non-cacheable</td>
</tr>
</tbody>
</table>
Note

Only Normal memory has a Cacheability attribute.

Combining the Shareability attribute

In the following cases, a memory region is treated as Outer Shareable, regardless of any shareability assignments at either stage of translation:

• The resultant memory type attribute, described in Combining the memory type attribute on page G4-4087, is any type of Device memory.

• The resultant memory type attribute is Normal memory, and the resultant Cacheability, described in Combining the Cacheability attribute on page G4-4087, is Inner Non-cacheable Outer Non-cacheable.

For a memory region with a resultant memory type attribute of Normal that is not Inner Non-cacheable Outer Non-cacheable, Table G4-21 shows how the stage 1 and stage 2 shareability assignments are combined:

Table G4-21 Combining the stage 1 and stage 2 Shareability assignments

<table>
<thead>
<tr>
<th>Assignment in stage 1</th>
<th>Assignment in stage 2</th>
<th>Resultant Shareability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outer Shareable</td>
<td>Any</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>Inner Shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>Inner Shareable</td>
<td>Non-shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>Outer Shareable</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>Inner Shareable</td>
<td>Inner Shareable</td>
</tr>
<tr>
<td>Non-shareable</td>
<td>Non-shareable</td>
<td>Non-shareable</td>
</tr>
</tbody>
</table>
Translation Lookaside Buffers (TLBs) are an implementation technique that caches translations or translation table entries. TLBs avoid the requirement to perform a translation table walk in memory for every memory access. The ARM architecture does not specify the exact form of the TLB structures for any design. In a similar way to the requirements for caches, the architecture only defines certain principles for TLBs:

- The architecture has a concept of an entry locked down in the TLB. The method by which lockdown is achieved is IMPLEMENTATION DEFINED, and an implementation might not support lockdown.
- The architecture does not guarantee that an unlocked TLB entry remains in the TLB.
- The architecture guarantees that a locked TLB entry remains in the TLB. However, a locked TLB entry might be updated by subsequent updates to the translation tables. Therefore, when a change is made to the translation tables, the architecture does not guarantee that a locked TLB entry remains incoherent with an entry in the translation table.
- The architecture guarantees that a translation table entry that generates a Translation fault, an Address size fault, or an Access flag fault is not held in the TLB. However a translation table entry that generates a Domain fault or a Permission fault might be held in the TLB.
- When address translation is enabled, any translation table entry that does not generate a Translation fault, an Address size fault, or an Access flag fault and is not from a translation regime for an Exception level that is lower than the current Exception level can be allocated to a TLB at any time. The only translation table entries guaranteed not to be held in the TLB are those that generate a Translation fault, an Address size fault, or an Access flag fault.

--- Note ---

An TLB can hold translation table entries that do not generate a Translation fault but point to subsequent tables in the translation table walk. This can be referred to as intermediate caching of TLB entries.

---

- Software can rely on the fact that between disabling and re-enabling a stage of address translation, entries in the TLB relating to that stage of translation have not been corrupted to give incorrect translations.

The following sections give more information about TLB implementation:

- Global and process-specific translation table entries.
- TLB matching on page G4-4090.
- TLB behavior at reset on page G4-4090.
- TLB lockdown on page G4-4091.
- TLB conflict aborts on page G4-4091.

See also TLB maintenance requirements on page G4-4093.

### G4.8.1 Global and process-specific translation table entries

For VMSAv8-32, system software can divide a virtual memory map used by memory accesses at PL1 and PL0 into global and non-global regions, indicated by the nG bit in the translation table descriptors:

- nG == 0  The translation is global, meaning the region is available for all processes.
- nG == 1  The translation is non-global, or process-specific, meaning it relates to the current ASID, as defined by:
  - TTBR0.ASID or TTBR1.ASID, if using the Long-descriptor translation table format. In this case, TTBCR.A1 selects which ASID is current.
  - CONTEXTIDR.ASID, if using the Short-descriptor translation table format.

Each non-global region has an associated ASID. These identifiers mean different translation table mappings can co-exist in a caching structure such as a TLB. This means that software can create a new mapping of a non-global memory region without removing previous mappings.
For a symmetric multiprocessor cluster where a single operating system is running on the set of PEs, the architecture requires all ASID values to be assigned uniquely within any single Inner Shareable domain. In other words, each ASID value must have the same meaning to all PEs in the system.

The translation regime used for accesses made at PL2 does not support ASIDs, and all pages are treated as global. When a PE is using the Long-descriptor translation table format, and is in Secure state, a translation must be treated as non-global, regardless of the value of the nG bit, if NSTable is set to 1 at any level of the translation table walk.

For more information see Control of Secure or Non-secure memory access, VMSAv8-32 Long-descriptor format on page G4-4056.

G4.8.2 TLB matching

A TLB is a hardware caching structure for translation table information. Like other hardware caching structures, it is mostly invisible to software. However, there are some situations where it can become visible. These are associated with coherency problems caused by an update to the translation table that has not been reflected in the TLB. Use of the TLB maintenance instructions described in TLB maintenance requirements on page G4-4093 can prevent any TLB incoherency becoming a problem.

A particular case where the presence of the TLB can become visible is if the translation table entries that are in use under a particular ASID and VMID are changed without suitable invalidation of the TLB. This can occur only if the architecturally-required break-before-make sequence described in Using break-before-make when updating translation table entries on page G4-4094 is not used. If the break-before make sequence is not used, the TLB can hold two mappings for the same address, and this:

- Might generate an exception that is reported using the TLB Conflict fault code, see TLB conflict aborts on page G4-4091.
- Might lead to CONSTRAINED UNPREDICTABLE behavior. In this case, behavior will be consistent with one of the mappings held in the TLB, or with some amalgamation of the values held in the TLB, but cannot give access to regions of memory with permissions or attributes that could not be assigned by valid translation table entries in the translation regime being used for the access. See CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461.

G4.8.3 TLB behavior at reset

The ARM architecture does not require a reset to invalidate the TLBs, and recognizes that an implementation might require caches, including TLBs, to maintain context over a system reset. Possible reasons for doing so include power management and debug requirements.

Therefore, for ARMv8:

- All TLBs reset to an IMPLEMENTATION DEFINED state that might be UNKNOWN.
- All TLBs are disabled from reset. All stages of address translation that are used from the PE state entered on coming out of reset are disabled from reset, and the contents of the TLBs have no effect on address translation. For more information see Enabling stages of address translation on page G4-4033.
- An implementation can require the use of a specific TLB invalidation routine, to invalidate the TLB arrays before they are enabled after a reset. The exact form of this routine is IMPLEMENTATION DEFINED, but if an invalidation routine is required it must be documented clearly as part of the documentation of the device. ARM recommends that if an invalidation routine is required for this purpose, and the PE resets into AArch32 state, the routine is based on the AArch32 TLB maintenance instructions described in The scope of TLB maintenance instructions on page G4-4101.

Similar rules apply:

- To cache behavior, see Behavior of caches at reset on page G3-3995.
- To branch predictor behavior, see Behavior of the branch predictors at reset on page G3-4003.
G4.8.4 TLB lockdown

The ARM architecture recognizes that any TLB lockdown scheme is heavily dependent on the microarchitecture, making it inappropriate to define a common mechanism across all implementations. This means that:

• The architecture does not require TLB lockdown support.
• If TLB lockdown support is implemented, the lockdown mechanism is IMPLEMENTATION DEFINED. However, key properties of the interaction of lockdown with the architecture must be documented as part of the implementation documentation.

This means that:

• The TLB Type Register, TLBTR, does not define the lockdown scheme in use.
• In AArch32 state, a region of the \{coproc==0b1111, Crn==c1B\} encodings is reserved for IMPLEMENTATION DEFINED TLB functions, such as TLB lockdown functions. The reserved encodings are those with:
  — \(<Crn> == \{c0, c1, c4, c8\}\).
  — All values of \(<opc2>\) and \(<opc1>\).

An implementation might use some of the \{coproc==0b1111, Crn==c1B\} encodings that are reserved for IMPLEMENTATION DEFINED TLB functions to implement additional TLB control functions. These functions might include:

• Unlock all locked TLB entries.
• Preload into a specific level of TLB. This is beyond the scope of the PLI and PLD hint instructions.

The inclusion of EL2 in an implementation does not affect the TLB lockdown requirements. However, in an implementation that includes EL2, exceptions generated as a result of TLB lockdown when executing in a Non-secure PL1 mode or in Non-secure User mode can be routed to either:

• Non-secure Abort mode, using the Non-secure Data Abort exception vector.
• Hyp mode, using the Hyp Trap exception vector.

For more information, see Traps to Hyp mode of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page G1-3900.

G4.8.5 TLB conflict aborts

If an address matches multiple entries in the TLB, it is IMPLEMENTATION DEFINED whether a TLB conflict abort is generated.

An implementation can generate TLB conflict aborts on either or both instruction fetches and data accesses. A TLB conflict abort is classified as an MMU fault, see MMU faults in AArch32 state on page G4-4118. This means:

• A TLB conflict abort on an instruction fetch is reported as a Prefetch Abort exception,
• A TLB conflict abort on a data access is reported as a Data Abort exception,

Fault status encodings for TLB conflict aborts are defined for both the Short-descriptor and Long-descriptor translation table formats, see:

• PL1 fault reporting with the Short-descriptor translation table format on page G4-4128
• PL1 fault reporting with the Long-descriptor translation table format on page G4-4129.

On a TLB conflict abort, the fault address register returns the address that generated the fault. That is, it returns the address that was being looked up in the TLB.

It is IMPLEMENTATION DEFINED whether a TLB conflict abort is a stage 1 abort or a stage 2 abort.

—— Note ———

• An address can hit multiple entries in the TLB if the TLB has been invalidated inappropriately, for example if TLB invalidation required by this manual has not been performed.
• A stage 2 abort cannot be generated if the Non-secure PL1&0 stage 2 address translation is disabled.
The priority of the TLB conflict abort is IMPLEMENTATION DEFINED, because it depends on the form of any TLB that can generate the abort. However, the TLB conflict abort must have higher priority than any abort that depends on a value held in the TLB.

If an address matches multiple entries in the TLB and no TLB conflict abort not generated, the resulting behavior is CONSTRAINED UNPREDICTABLE, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461. The CONSTRAINED UNPREDICTABLE behavior must not permit access to regions of memory with permissions or attributes that mean they cannot be accessed in the current Security state at the current Privilege level.
G4.9 TLB maintenance requirements

Translation Lookaside Buffers (TLBs) on page G4-4089 describes the ARM architectural provision for TLBs. Although the ARM architecture does not specify the form of any TLB structures, it does define the mechanisms by which TLBs can be maintained. The following sections describe the VMSAv8-32 TLB maintenance instructions:

- General TLB maintenance requirements.
- Maintenance requirements on changing System register values on page G4-4097.
- Atomicity of register changes on changing virtual machine on page G4-4098.
- Synchronization of changes of ASID and TTBR on page G4-4099.
- The scope of TLB maintenance instructions on page G4-4101.

G4.9.1 General TLB maintenance requirements

TLB maintenance instructions provide a mechanism to invalidate entries from a TLB. As stated at the start of Translation Lookaside Buffers (TLBs) on page G4-4089, when address translation is enabled any translation table entry that does not generate a Translation fault, an Address size fault, or an Access flag fault can be allocated to a TLB at any time. This means that software must perform TLB maintenance between updating translation table entries that apply in a particular context and accessing memory locations whose translation is determined by those entries in that context.

--- Note ---

This requirement applies to any translation table entry at any level of the translation tables, including an entry that points to further levels of the tables, provided that the entry in that level of the tables does not cause a Translation fault, an Address size fault, or an Access flag fault.

---

In addition to any TLB maintenance requirement, when changing the cacheability attributes of an area of memory, software must ensure that any cached copies of affected locations are removed from the caches. For more information see Cache maintenance requirement created by changing translation table attributes on page G4-4108.

Because a TLB never holds any translation table entry that generates a Translation fault, an Address size fault, or an Access flag fault, a change from a translation table entry that causes a Translation, Address size, or Access flag fault to one that does not fault, does not require any TLB or branch predictor invalidation.

Special considerations apply to translation table updates that change the memory type, cacheability, or output address of an entry, see Using break-before-make when updating translation table entries on page G4-4094.

In addition, software must perform TLB maintenance after updating the System registers if the update means that the TLB might hold information that applies to a current translation context, but is no longer valid for that context. Maintenance requirements on changing System register values on page G4-4097 gives more information about this maintenance requirement.

Each of the translation regimes defined in Figure G4-1 on page G4-4024 is a different context, and:

- For the Non-secure PL1&0 regime, a change in the VMID or ASID value changes the context.
- For the Secure PL1&0 regime, a change in the ASID value changes the context.

For operation in Non-secure PL1 or PL0 modes, a change of HCR.VM, unless made at the same time as a change of VMID, requires the invalidation of all TLB entries for the Non-secure PL1&0 translation regime that apply to the current VMID. Otherwise, there is no guarantee that the effect of the change of HCR.VM is visible to software executing in the Non-secure PL1 and PL0 modes.

Any TLB maintenance instruction can affect any other TLB entries that are not locked down.

AArch32 state defines \{coproc==0b1111, Crn==c8\} System instructions for TLB maintenance instructions, and supports the following operations:

- Invalidate all unlocked entries in the TLB.
- Invalidate a single TLB entry, by VA, or VA and ASID for a non-global entry.
- Invalidate all TLB entries that match a specified ASID.
- Invalidate all TLB entries that match a specified VA, regardless of the ASID.
- Operations that apply across multiprocessors in the same Inner Shareable domain.
--- Note ---

An address-based TLB maintenance instruction that applies to the Inner Shareable domain does so regardless of the Shareability attributes of the address supplied as an argument to the instruction.

---

A TLB maintenance instruction that specifies a virtual address that would generate any MMU fault, including a virtual address that is not in the range of virtual addresses that can be translated, does not generate an abort.

EL2 provides additional TLB maintenance instructions for use in AArch32 state at PL2, and has some implications for the effect of the other TLB maintenance instructions, see The scope of TLB maintenance instructions on page G4-4101.

In an implementation that includes EL3, the TLB maintenance instructions take account of the current Security state, as part of the address translation required for the TLB maintenance instruction.

Some TLB maintenance instructions are defined as operating only on instruction TLBs, or only on data TLBs. ARMv8 AArch32 state includes these instructions for backwards compatibility. However, more recent TLB maintenance instructions do not support this distinction. From the introduction of ARMv7, ARM deprecates any use of Instruction TLB maintenance instructions, or of Data TLB maintenance instructions, and developers must not rely on this distinction being maintained in future revisions of the ARM architecture.

The ARM architecture does not dictate the form in which the TLB stores translation table entries. However, for TLB invalidate instructions, the minimum size of the table entry that is invalidated from the TLB must be at least the size that appears in the translation table entry.

The scope of TLB maintenance instructions on page G4-4101 describes the TLB maintenance instructions. The following subsections give more information about the general requirements for TLB maintenance:

- Using break-before-make when updating translation table entries
- The interaction of TLB lockdown with TLB maintenance instructions on page G4-4095
- Ordering and completion of TLB maintenance instructions on page G4-4096

Using break-before-make when updating translation table entries

To avoid possibly creating multiple TLB entries for the same address, and to avoid the effects of TLB caching possibly breaking coherency, ordering guarantees or uniprocessor semantics, or possibly failing to clear the exclusive monitors, the architecture requires the use of a break-before-make sequence when changing translation table entries whenever multiple threads of execution can use the same translation tables and the change to the translation table entries involves any of:

- A change of the memory type.
- A change of the cacheability attributes.
- A change of the output address (OA), if the OA of at least one of the old translation table entries and the new translation table entry is writable.
- A change to the size of block used by the translation system. This applies both:
  - When changing from a smaller size to a larger size, for example by replacing a table mapping with a block mapping in a stage 2 translation table.
  - When changing from a larger size to a smaller size, for example by replacing a block mapping with a table mapping in a stage 2 translation table.
- Creating a global entry when there might be non-global entries in a TLB that overlap with that global entry.
A break-before-make sequence on changing from an old translation table entry to a new translation table entry requires the following steps:

1. Replace the old translation table entry with an invalid entry, and execute a DSB instruction.
2. Invalidate the translation table entry with a broadcast TLB invalidation instruction, and execute a DSB instruction to ensure the completion of that invalidation.
3. Write the new translation table entry, and execute a DSB instruction to ensure that the new entry is visible.

This sequence ensures that at no time are both the old and new entries simultaneously visible to different threads of execution, and therefore the problems described at the start of this subsection cannot arise.

The interaction of TLB lockdown with TLB maintenance instructions

The precise interaction of TLB lockdown with the TLB maintenance instructions is IMPLEMENTATION DEFINED. However, the architecturally-defined TLB maintenance instructions must comply with these rules:

- The effect on locked entries of a TLB invalidate all unlocked entries instruction or a TLB invalidate by VA all ASID instruction is IMPLEMENTATION DEFINED. However, these instructions must implement one of the following options:
  - Have no effect on entries that are locked down.
  - Generate an IMPLEMENTATION DEFINED Data Abort exception if an entry is locked down, or might be locked down. For an invalidate instruction performed in AArch32 state, the \{coproc==0b1111, \Crn==c5\} fault status register definitions include a fault code for cache and TLB lockdown faults, see Table G4-24 on page G4-4128 for the codes used with the Short-descriptor translation table formats, or Table G4-25 on page G4-4130 for the codes used with the Long-descriptor translation table formats.

  In an implementation that includes EL2, if EL2 is using AArch32 and the value of HCR.TIDCP is 1, any such exceptions taken from a Non-secure PL1 mode are routed to Hyp mode, see Traps to Hyp mode of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations on page G1-3900.

  This permits a usage model for TLB invalidate routines, where the routine invalidates a large range of addresses, without considering whether any entries are locked in the TLB.

- The effect on locked entries of a TLB invalidate by VA instruction or a TLB invalidate by ASID match instruction is IMPLEMENTATION DEFINED. However, these instructions must implement one of the following options:
  - A locked entry is invalidated in the TLB.
  - The instruction has no effect on a locked entry in the TLB. In the case of the Invalidate single entry by VA, this means the PE treats the instruction as a NOP.
  - The instruction generates an IMPLEMENTATION DEFINED Data Abort exception if it operates on an entry that is locked down, or might be locked down. For an invalidate instruction performed in AArch32 state, the \{coproc==0b1111, \Crn==c5\} fault status register definitions include a fault code for cache and TLB lockdown faults, see Table G4-24 on page G4-4128 and Table G4-25 on page G4-4130.

Note

Any implementation that uses an abort mechanism for entries that can be locked down but are not actually locked down must:

- Document the IMPLEMENTATION DEFINED instruction sequences that perform the required invalidation on entries that are not locked down.
- Implement one of the other specified alternatives for the locked entries.

ARM recommends that, when possible, such IMPLEMENTATION DEFINED instruction sequences use the architecturally-defined maintenance instructions. This minimizes the number of customized maintenance operations required.
In addition, an implementation that uses an abort mechanism for handling TLB maintenance instructions on entries that can be locked down but are not actually locked down must also provide a mechanism that ensures that no TLB entries are locked.

Similar rules apply to cache lockdown, see The interaction of cache lockdown with cache maintenance instructions on page G3-4010.

The architecture does not guarantee that any unlocked entry in the TLB remains in the TLB. This means that, as a side-effect of a TLB maintenance instruction, any unlocked entry in the TLB might be invalidated.

Ordering and completion of TLB maintenance instructions

The following rules describe the relations between the memory order model and the TLB maintenance instructions:

- A TLB invalidate instruction is complete when all memory accesses using the invalidated TLB entries have been observed by all observers, to the extent that those accesses must be observed. The Shareability and Cacheability of the accessed memory locations determine the extent to which the accesses must be observed.

  Note
  
  For a TLB invalidate instruction that affects other PEs, the set of memory accesses that have been observed when the TLB maintenance instruction is complete must include the memory accesses from those processes that used the invalidated TLB entries.

  After the TLB invalidate instruction is complete, no new memory accesses using the invalidated TLB entries will be observed by those observers.

  Note
  
  This requirement does not mean that speculative memory accesses cannot be performed using those entries if it is impossible to tell that those memory accesses have been observed by the observers.

- A TLB maintenance instruction is only guaranteed to be complete after the execution of a DSB instruction.

- An ISB instruction, or a return from an exception, causes the effect of all completed TLB maintenance instructions that appear in program order before the ISB or return from exception to be visible to all subsequent instructions, including the instruction fetches for those instructions.

- An exception causes all completed TLB maintenance instructions, that appear in the instruction stream before the point where the exception is taken, to be visible to all subsequent instructions, including the instruction fetches for those instructions.

- All TLB maintenance instructions are executed in program order relative to each other.

- The execution of a Data or Unified TLB maintenance instruction is only guaranteed to be visible to a subsequent explicit load or store instruction after both:
  - The execution of a DSB instruction to ensure the completion of the TLB maintenance instruction.
  - Execution of a subsequent Context synchronization event.

- The execution of an Instruction or Unified TLB maintenance instruction is only guaranteed to be visible to a subsequent instruction fetch after both:
  - The execution of a DSB instruction to ensure the completion of the TLB maintenance instruction.
  - Execution of a subsequent Context synchronization event.

In all cases in this section where a DMB or DSB is referred to, it refers to a DMB or DSB whose required access type is both loads and stores. A DSB NSH is sufficient to ensure completion of TLB maintenance instructions that apply to a single PE. A DSB ISH is sufficient to ensure completion of TLB maintenance instructions that apply to PEs in the same Inner Shareable domain.

The following rules apply when writing translation table entries. They ensure that the updated entries are visible to subsequent accesses and cache maintenance instructions.
For TLB maintenance, the translation table walk is treated as a separate observer. This means:

- A write to the translation tables is only guaranteed to be seen by a translation table walk caused by an explicit load or store after the execution of both a DSB and an ISB.
  However, the architecture guarantees that any writes to the translation tables are not seen by any explicit memory access that occurs in program order before the write to the translation tables.

- A write to the translation tables is only guaranteed to be seen by a translation table walk caused by the instruction fetch of an instruction that follows the write to the translation tables after both a DSB and an ISB.

Therefore, in a uniprocessor system, an example instruction sequence for writing a translation table entry, covering changes to the instruction or data mappings is:

```assembly
STR rx, [Translation table entry] ; write new entry to the translation table
DSB ; ensures visibility of the new entry
Invalidate TLB entry by VA (and ASID if non-global) [page address]
Invalidate BTC
DSB ; ensure completion of the Invalidate TLB instruction
ISB ; ensure table changes visible to instruction fetch
```

### G4.9.2 Maintenance requirements on changing System register values

The TLB contents can be influenced by control bits in a number of System registers. This means the TLB must be invalidated after any changes to these bits, unless the changes are accompanied by a change to the VMID or ASID that defines the context to which the bits apply. The general form of the required invalidation sequence is as follows:

```assembly
; Change control bits in System registers
ISB ; Synchronize changes to the control bits
; Perform TLB invalidation of all entries that might be affected by the changed control bits
```

The System register changes that this applies to are:

- Any change to the NMRR, PRRR, MAIR0,MAIR1, HMAIR0 or HMAIR1 registers.
- Any change to the SCTLR.AFE bit, see Changing the Access flag enable on page G4-4098.
- Any change to any of the SCTLR.{TRE, WXN, UWXN} bits.
- Any change to the Translation table base 0 address in TTBR0.
- Any change to the Translation table base 1 address in TTBR1.
- Any change to HTTBR.BADDR.
- Any change to VTTBR.BADDR.
- Changing TTBCR.EAE, see Changing the current Translation table format on page G4-4098.
- In an implementation that includes EL3, any change to the SCR.SIF bit.
- In an implementation that includes EL2:
  - Any change to the HCR.VM bit.
  - Any change to HCR.PTW bit, see Changing HCR.PTW on page G4-4098.
- When using the Short-descriptor translation table format:
  - Any change to the RGN, IRGN, S, or NOS fields in TTBR0 or TTBR1.
  - Any change to the N, EAE, PD0 or PD1 fields in TTBCR
- When using the Long-descriptor translation table format:
  - Any change to the EAE, TsSZ, ORGn, IRGn, SHn, or EPDn fields in the TTBCR, where n is 0 or 1.
  - Any change to the T0SZ, ORGN0, IRGN0, or SH0 fields in the HTCR.
  - Any change to the T0SZ, ORGN0, IRGN0, or SH0 fields in the VTCR.
Changing the Access flag enable

In a PE that is using the Short-descriptor translation table format, it is CONSTRAINED UNPREDICTABLE whether the TLB caches the effect of the SCTLR.AFE bit on translation tables. This means that, after changing the SCTLR.AFE bit software must invalidate the TLB before it relies on the effect of the new value of the SCTLR.AFE bit, otherwise behavior is CONSTRAINED UNPREDICTABLE, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461.

Note

There is no enable bit for use of the Access flag when using the Long-descriptor translation table format.

Changing HCR.PTW

When EL2 is using AArch32 and the value of the Protected table walk bit, HCR.PTW, is 1, a stage 1 translation table access in the Non-secure PL1&0 translation regime, to an address that is mapped to any type of Device memory by its stage 2 translation, generates a stage 2 Permission fault. A TLB associated with a particular VMID might hold entries that depend on the effect of HCR.PTW. Therefore, if the value of HCR.PTW is changed without a change to the VMID value, all TLB entries associated with the current VMID must be invalidated before executing software in a Non-secure PL1 or PL0 mode. If this is not done, behavior is CONSTRAINED UNPREDICTABLE, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461.

Changing the current Translation table format

The effect of changing TTBCR.EAE when executing in the translation regime affected by TTBCR.EAE with any stage of address translation for that translation regime enabled is CONSTRAINED UNPREDICTABLE. This means that, when TTBCR.EAE is changed for a given context, the TLB must be invalidated before resuming execution in that context, otherwise the effect is CONSTRAINED UNPREDICTABLE, see CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461.

G4.9.3 Atomicity of register changes on changing virtual machine

From the viewpoint of software executing in a Non-secure PL1 or PL0 mode, when there is a switch from one virtual machine to another, the registers that control or affect address translation must be changed atomically. This applies to the registers for:

- Non-secure PL1&0 stage 1 address translations. This means that all of the following registers must change atomically:
  - PRRR and NMRR, if using the Short-descriptor translation table format.
  - MAIR0 and MAIR1, if using the Long-descriptor translation table format.
  - TTBR0, TTBR1, TTBCR, DACR, and CONTEXTIDR.
  - The SCTLR.
- Non-secure PL1&0 stage 2 address translations. When EL2 is using AArch32, this means that all of the following registers and register fields must change atomically:
  - VTTBR and VTCR.
  - HMAIR0 and HMAIR1.
  - The HSCTLR.

Note

Only some bits of SCTLR affect the stage 1 translation, and only some bits of HSCTLR affect the stage 2 translation. However, in each case, changing these bits requires a write to the register, and that write must be atomic with the other register updates.

These registers apply to execution in Non-secure PL1&0 modes. However, when updated as part of a switch of virtual machines they are updated by software executing in Hyp mode. This means the registers are out of context when they are updated, and no synchronization precautions are required.
Note

By contrast, a translation table change associated with a change of ASID, made by software executing at PL1, can require changes to registers that are in context. Synchronization of changes of ASID and TTBR describes appropriate precautions for such a change.

Software executing in Hyp mode, or in Secure state, must not use the registers associated with the Non-secure PL1&0 translation regime for speculative memory accesses.

G4.9.4 Synchronization of changes of ASID and TTBR

A common virtual memory management requirement is to change the ASID and TTBR together to associate the new ASID with different translation tables, without any change to the current translation regime. When using the Short-descriptor translation table format, different registers hold the ASID and the translation table base address, meaning these two values cannot be updated atomically. Since a PE can perform a speculative memory access at any time, this lack of atomicity is a problem that software must address. Such a change is complicated by:

- The depth of speculative fetch being IMPLEMENTATION DEFINED.
- The use of branch prediction.

When using the Short-descriptor translation table format, the virtual memory management operations must ensure the synchronization of changes of the ContextID and the translation table registers. For example, some or all of the TLBs, branch predictors, and other caching of ASID and translation information might become corrupt with invalid translations. Synchronization is required to avoid either:

- The old ASID being associated with translation table walks from the new translation tables.
- The new ASID being associated with translation table walks from the old translation tables.

There are a number of possible solutions to this problem, and the most appropriate approach depends on the system. Example G4-3, Example G4-4 on page G4-4100, and Example G4-5 on page G4-4100 describe three possible approaches.

Note

Another instance of the synchronization problem occurs if a branch is encountered between changing the ASID and performing the synchronization. In this case the value in the branch predictor might be associated with the incorrect ASID. Software can address this possibility using any of these approaches, but instead software might be written in a way that avoids such branches.

Example G4-3 Using a reserved ASID to synchronize ASID and TTBR changes

In this approach, a particular ASID value is reserved for use by the operating system, and is used only for the synchronization of the ASID and TTBR. This example uses the value of 0 for this purpose, but any value could be used.

This approach can be used only when the size of the mapping for any given virtual address is the same in the old and new translation tables.

The maintenance software uses the following sequence, that must be executed from memory marked as global:

1. Change ASID to 0
2. ISB
3. Change TTBR
4. ISB
5. Change ASID to new value

This approach ensures that any non-global pages fetched at a time when it is uncertain whether the old or new translation tables are being accessed are associated with the unused ASID value of 0. Since the ASID value of 0 is not used for any normal operations these entries cannot cause corruption of execution.
Example G4-4 Using translation tables containing only global mappings when changing the ASID

A second approach involves switching the translation tables to a set of translation tables that only contain global mappings while switching the ASID.

The maintenance software uses the following sequence, that must be executed from memory marked as global:

- **Change TTBR to the global-only mappings**
- **ISB**
- **Change ASID to new value**
- **ISB**
- **Change TTBR to new value**

This approach ensures that no non-global pages can be fetched at a time when it is uncertain whether the old or new ASID value will be used.

This approach works without the need for TLB invalidations in systems that have caching of intermediate levels of translation tables, as described in General TLB maintenance requirements on page G4-4093, provided that the translation tables containing only global mappings have only level 1 translation table entries of the following kinds:

- Entries that are global.
- Pointers to level 2 tables that hold only global entries, and that are the same level 2 tables that are used for accessing global entries by both:
  - The set of translation tables that were used under the old ASID value.
  - The set of translation tables that will be used with the new ASID value.
- Invalid level 1 entries.

In addition, all sets of translation tables in this example should have the same Shareability and Cacheability attributes, as held in the TTBR0.{ORGN, IRGN} or TTBR1.{ORGN, IRGN} fields.

If these rules are not followed, then the implementation might cache level 1 translation table entries that require explicit invalidation.

Example G4-5 Disabling non-global mappings when changing the ASID

In systems where only the translation tables indexed by TTBR0 hold non-global mappings, maintenance software can use the TTBCR.PD0 field to disable use of TTBR0 during the change of ASID. This means the system does not require a set of global-only mappings.

The maintenance software uses the following sequence, that must be executed from a memory region with a translation that is accessed using the base address in the TTBR1 register, and is marked as global:

- **Set TTBCR.PD0 = 1**
- **ISB**
- **Change ASID to new value**
- **Change TTBR to new value**
- **ISB**
- **Set TTBCR.PD0 = 0**

This approach ensures that no non-global pages can be fetched at a time when it is uncertain whether the old or new ASID value will be used.

When using the Long-descriptor translation table format, TTBCR.A1 holds the number, 0 or 1, of the TTBR that holds the current ASID. This means the current TTBR can also hold the current ASID, and the current translation table base address and ASID can be updated atomically when:

- **TTBR0** is the only TTBR being used. **TTBCR.A1** must be set to 0.
• TTBR0 points to the only translation tables that hold non-global entries, and TTBCR.A1 is set to 0.
• TTBR1 points to the only translation tables that hold non-global entries, and TTBCR.A1 is set to 1.

In these cases, software can update the current translation table base address and ASID atomically, by updating the appropriate TTBR, and does not require a specific routine to ensure synchronization of the change of ASID and base address.

However, in all other cases using the Long-descriptor format, the synchronization requirements are identical to those when using the Short-descriptor formats, and the examples in this section indicate how synchronization might be achieved.

Note
When using the Long-descriptor translation table format, CONTEXTIDR.ASID has no significance for address translation, and is only an extension of the Context ID value.

### G4.9.5 The scope of TLB maintenance instructions

TLB maintenance instructions provide a mechanism for invalidating entries from TLB caching structures, to ensure that changes to the translation tables are reflected correctly in the TLB caching structures. To support TLB maintenance in multiprocessor systems, there are maintenance operations that apply to the TLBs of all PEs in the same Inner Shareable domain.

The architecture permits the caching of any translation table entry that has been returned from memory without a fault and that does not, itself, cause a Translation Fault, an Address size fault, or an Access Flag fault. This means the TLB:

• Cannot hold an entry that, when used for a translation table lookup, causes a Translation fault, an Address size fault, or an Access Flag fault.
• Can hold an entry for a translation table lookup for a translation that causes a Translation Fault, an Address size fault, or an Access Flag fault at a subsequent level of translation table lookup. For example, it can hold an entry for the level 1 lookup of a translation that causes a Translation fault, an Address size fault, or an Access Flag fault at level 2 or level 3 of lookup.

This means that entries cached in the TLB can include:

• Translation table entries that point to a subsequent table to be used in the current stage of translation.
• In an implementation that includes EL2:
  — Stage 2 translation table entries that are used as part of a stage 1 translation table walk.
  — Stage 2 translation table entries for translating the output address of a stage 1 translation.

Such entries might be held in intermediate TLB caching structures that are distinct from the data caches, in that they are not required to be invalidated as the result of writes of the data. The architecture makes no restriction on the form of these intermediate TLB caching structures.

The architecture does not intend to restrict the form of TLB caching structures used for holding translation table entries. In particular for translation regimes that involve two stages of translation, it recognizes that such caching structures might contain:

• At any level of the translation table walk, entries containing information from stage 1 translation table entries.
• In an implementation that includes EL2:
  — At any level of the translation table walk, entries containing information from stage 2 translation table entries.
  — At any level of the translation table walk, entries combining information from both stage 1 and stage 2 translation table entries.

Note
For the purpose of TLB maintenance, the term **TLB entry** denotes any structure, including temporary working registers in translation table walk hardware, that holds a translation table entry.
Where a TLB maintenance instruction is:

- Required to apply to stage 1 entries, then it must apply to any cached entry in the caching structures that includes any stage 1 information that would be used to translate the address being invalidated, including any entry that combines information from both stage 1 and stage 2 translation table entries.

  **Note**
  
  - Where stage 1 information has been cached in multiple TLB entries, as could occur from splintering a page when caching in the TLB, then the invalidation must apply to each cached entry containing stage 1 information from the page that is used to translate the address being invalidated, regardless of whether or not that cached entry would be used to translate the address being invalidated.
  
  - As stated in *Global and process-specific translation table entries* on page G4-4089, translation table entries from levels of translation other than the final level are treated as being non-global. ARM expects that, in at least some implementations, cached copies of levels of the translation table walk other than the last level are tagged with their ASID, regardless of whether the final level is global. This means that TLB invalidations that involve the ASID require the ASID to match such entries to perform the required invalidation.

- Required to apply to stage 2 entries only, then:
  
  - It is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries.
  
  - It must apply to caching structures that contain information only from stage 2 translation table entries.

- Required to apply to both stage 1 and stage 2 entries, then it must apply to any entry in the caching structures that includes information from either a stage 1 translation table entry or a stage 2 translation table entry, including any entry that combines information from both stage 1 and stage 2 translation table entries.

Table G4-22 on page G4-4103 summarizes the required effect of the preferred TLB operations, for execution in AArch32 state, that operate only on TLBs on the PE that executes the instruction. Additional TLB operations:

- Apply across all PEs in the same Inner Shareable domain. Each operation shown in the table has an Inner Shareable equivalent, identified by an IS suffix. For example, the Inner Shareable equivalent of TLBIALL is TLBIALLIS. See also *EL2 upgrading of TLB maintenance instructions* on page G4-4104.

- Can apply to separate Instruction or Data TLBs, as indicated by a footnote to the table. ARM deprecates any use of these operations.

  **Note**
  
  - The architecture permits a TLB invalidation operation to affect any unlocked entry in the TLB. Table G4-22 on page G4-4103 defines only the entries that each operation must invalidate.
  
  - All TLB operations, including those that operate on a VA match, operate regardless of the value of SCTLR.M.

When interpreting the table:

**Related operations**

Each operation description applies also to any equivalent operation that either:

- Applies to all PEs in the same Inner Shareable domain.
- Applies only to a data TLB, or only to an instruction TLB.

So, for example, the TLBIALL description applies also to TLBIALLIS, ITLBIALL, and DTLBIALL.

*TLB maintenance instructions, functional group* on page G4-4202 lists all of the TLB maintenance instructions.

**Matches the VA**

Means the VA argument for the operation must match the VA value in the TLB entry.

**Matches the ASID**

Means the ASID argument for the operation must match the ASID in use when the TLB entry was assigned.
Matches the current VMID

Means the current VMID must match the VMID in use when the TLB entry was assigned.
The dependency on the VMID applies even when the value of HCR.VM is 0, including situations where there is no use of virtualization. However, VTTBR.VMID resets to zero, meaning there is a valid VMID from reset.

Execution at PL2

Descriptions of operations at PL2 apply only to implementations that include EL2.

For the definitions of the translation regimes referred to in the table see About VMMSAv8-32 on page G4-4022.

**Table G4-22 Effect of the TLB maintenance instructions**

<table>
<thead>
<tr>
<th>Operation</th>
<th>Executed from</th>
<th>Effect, must invalidate any entry that matches all stated conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIALL</td>
<td>Secure PL1</td>
<td>All entries for the Secure PL1&amp;0 translation regime. That is, all entries that were allocated in Secure state.</td>
</tr>
<tr>
<td>Non-secure PL1</td>
<td></td>
<td>All entries for stage 1 of the Non-secure PL1&amp;0 translation regime that match the current VMID.</td>
</tr>
<tr>
<td>Hyp</td>
<td></td>
<td>All entries for stage 1 or stage 2 of the Non-secure PL1&amp;0 translation regime that match the current VMID.</td>
</tr>
<tr>
<td>TLBIMVA</td>
<td>Secure PL1</td>
<td>Any entry for the Secure PL1&amp;0 translation regime that both:</td>
</tr>
<tr>
<td>Non-secure PL1</td>
<td></td>
<td>• Matches the VA argument.</td>
</tr>
<tr>
<td>Hyp</td>
<td></td>
<td>• Matches the ASID argument, or is global.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Any entry for stage 1 of the Non-secure PL1&amp;0 translation regime to which all of the following apply. The entry:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Matches the VA argument.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Matches the ASID argument, or is global.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Matches the current VMID.</td>
</tr>
<tr>
<td>TLBIASID</td>
<td>Secure PL1</td>
<td>Any entry for the Secure PL1&amp;0 translation regime that matches the specified ASID and either:</td>
</tr>
<tr>
<td>Non-secure PL1</td>
<td></td>
<td>• Is from a level of lookup above the final level.</td>
</tr>
<tr>
<td>Hyp</td>
<td></td>
<td>• Is a non-global entry from the final level of lookup.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Any entry for stage 1 of the Non-secure PL1&amp;0 translation regime that both:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Matches the specified ASID and either:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Is from a level of lookup above the final level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Is a non-global entry from the final level of lookup.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Matches the current VMID.</td>
</tr>
<tr>
<td>TLBIMVAA</td>
<td>Secure PL1</td>
<td>Any entry for the Secure PL1&amp;0 translation regime that matches the VA argument.</td>
</tr>
<tr>
<td>Non-secure PL1</td>
<td></td>
<td>Any entry for stage 1 of the Non-secure PL1&amp;0 translation regime that both:</td>
</tr>
<tr>
<td>Hyp</td>
<td></td>
<td>• Matches the VA argument.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Matches the current VMID.</td>
</tr>
<tr>
<td>TLBIALLNSNHb</td>
<td>Secure Monitor</td>
<td>All entries for stage 1 or stage 2 of the Non-secure PL1&amp;0 translation regime, regardless of the associated VMID.</td>
</tr>
<tr>
<td>Non-secure Hyp</td>
<td></td>
<td>All entries for the Non-secure PL2 translation regime. That is, any entry that was allocated in Non-secure state from Hyp mode.</td>
</tr>
</tbody>
</table>
EL2 upgrading of TLB maintenance instructions

In an implementation that includes EL2, when the value of HCR.FB is 1, the TLB maintenance instructions that are not broadcast across the Inner Shareable domain are upgraded to operate across the Inner Shareable domain when performed in a Non-secure PL1 mode. For example, when the value of HCR.FB is 1, a TLBIMVAI operation performed in a Non-secure PL1 mode operates as a TLBIMVAIS operation.
TLB maintenance with different translation granule sizes

If a TLB maintenance instruction specifying a virtual address affecting the PL2 translation regime is broadcast from a PE using AArch32 to a PE using AArch64 using a translation granule size that is different from the AArch32 translation granule size for that same translation regime, the TLB maintenance instruction is not required to perform any invalidation on the recipient PE.

If a TLB maintenance instruction specifying a virtual address affecting the PL1 translation regime is broadcast from a PE using AArch32 using one translation granule size for that translation regime for a particular ASID, VMID (if applicable), and Security state, to a PE using AArch64 where EL1 for the same ASID, VMID (if applicable), and Security state, is using a translation granule size that is different from the AArch32 translation granule size, the TLB maintenance instruction is not required to perform any invalidation on the recipient PE.
### G4.10 Caches in VMSAv8-32

The ARM architecture describes the required behavior of an implementation of the architecture. As far as possible it does not restrict the implemented microarchitecture, or the implementation techniques that might achieve the required behavior.

Maintaining this level of abstraction is difficult when describing the relationship between memory address translation and caches, especially regarding the indexing and tagging policy of caches. This section:

- Summarizes the architectural requirements for the interaction between caches and memory translation.
- Gives some information about the likely implementation impact of the required behavior.

The following sections give this information:

- **Data and unified caches**
- **Instruction caches**

In addition, [Cache maintenance requirement created by changing translation table attributes on page G4-4108](#) describes the cache maintenance required after updating the translation tables to change the attributes of an area of memory.

For more information about cache maintenance see:

- **AArch32 cache and branch predictor support on page G3-3989.** This section describes the ARM cache maintenance instructions.
- **Cache maintenance instructions, functional group on page G4-4201.** This section summarizes the System register encodings used for these operations when executing in AArch32 state.

#### G4.10.1 Data and unified caches

For data and unified caches, the use of memory address translation is entirely transparent to any data access other than as described in [Mismatched memory attributes on page E2-2352](#).

This means that the behavior of accesses from the same observer to different VAs, that are translated to the same PA with the same memory attributes, is fully coherent. This means these accesses behave as follows, regardless of which VA is accessed:

- Two writes to the same PA occur in program order.
- A read of a PA returns the value of the last successful write to that PA.
- A write to a PA that occurs, in program order, after a read of that PA, has no effect on the value returned by that read.

The memory system behaves in this way without any requirement to use barrier or cache maintenance instructions. In addition, if cache maintenance is performed on a memory location, the effect of that cache maintenance is visible to all aliases of that physical memory location.

These properties are consistent with implementing all caches that can handle data accesses as **Physically-indexed, physically-tagged (PIPT)** caches.

#### G4.10.2 Instruction caches

In the ARM architecture, an instruction cache is a cache that is accessed only as a result of an instruction fetch. Therefore, an instruction cache is never written to by any load or store instruction executed by the PE.

The ARM architecture supports three different behaviors for instruction caches. For ease of reference and description these are identified by descriptions of the associated expected implementation, as follows:

- PIPT instruction caches.
- **Virtually-indexed, physically-tagged (VIPT)** instruction caches.
- ASID and VMID tagged **Virtually-indexed, virtually-tagged (VIVT)** instruction caches.
In AArch32 state, the CTR identifies the form of the instruction caches, see CTR, Cache Type Register on page G6-4293.

The following subsections describe the behavior associated with these cache types, including any occasions where explicit cache maintenance is required to make the use of memory address translation transparent to the instruction cache:

• PIPT instruction caches.
• VIPT instruction caches.
• ASID and VMID tagged VIVT instruction caches.
• The IVIPT architecture Extension on page G4-4108.

Note
For software to be portable between implementations that might use any of PIPT instruction caches, VIPT instruction caches, or ASID and VMID tagged VIVT instruction caches, the software must invalidate the instruction cache whenever any condition occurs that would require instruction cache maintenance for at least one of the instruction cache types.

PIPT instruction caches
For PIPT instruction caches, the use of memory address translation is entirely transparent to all instruction fetches other than as described in Mismatched memory attributes on page E2-2352.

If cache maintenance is performed on a memory location, the effect of that cache maintenance is visible to all aliases of that physical memory location.

An implementation that provides PIPT instruction caches implements the IVIPT Extension, see The IVIPT architecture Extension on page G4-4108.

VIPT instruction caches
For VIPT instruction caches, the use of memory address translation is transparent to all instruction fetches other than for the effect of memory address translation on instruction cache invalidate by address operations or as described in Mismatched memory attributes on page E2-2352.

Note
Cache invalidation is the only cache maintenance instruction that can be performed on an instruction cache.

If instruction cache invalidation by address is performed on a memory location, the effect of that invalidation is visible only to the virtual address supplied with the operation. The effect of the invalidation might not be visible to any other virtual address aliases of that physical memory location.

The only architecturally-guaranteed way to invalidate all aliases of a physical address from a VIPT instruction cache is to invalidate the entire instruction cache.

An implementation that provides VIPT instruction caches implements the IVIPT Extension, see The IVIPT architecture Extension on page G4-4108.

ASID and VMID tagged VIVT instruction caches
For ASID and VMID tagged VIVT instruction caches, if the instructions at any virtual address change, for a given translation regime and a given ASID and VMID, as appropriate, then instruction cache maintenance is required to ensure that the change is visible to subsequent execution. This maintenance is required when writing new values to instruction locations. It can also be required as a result of any of the following situations that change the translation of a virtual address to a physical address, if, as a result of the change to the translation, the instructions at the virtual addresses change:

• For any translation regime other than the Non-secure PL1&0 translation regime, enabling or disabling stage 1 translations.
• For the Non-secure PL1&0 translation regime:
  — When stage 2 translations are enabled, enabling or disabling stage 1 translations unless accompanied
    by a change of VMID.
  — When stage 2 translations are disabled, enabling or disabling stage 1 translations.
  — Enabling or disabling stage 2 translations.

• Writing new mappings to the translation tables.

• In AArch32 state, any change to the TTBR0, TTBR1, or TTBCR registers, unless:
  — For a change to the Secure PL1&0 translation regime, the change is accompanied by a change to the
    ASID.
  — For a change to the stage 1 translations of the Non-secure PL1&0 translation regime, the change is
    accompanied by a change to the ASID or a change to the VMID.

• In AArch32 state, any change to the VTTBR or VTCR registers, unless accompanied by a change to the
  VMID.

Note

For ASID and VMID tagged VIVT instruction caches only, for a given translation regime and a given ASID and
VMID, as appropriate, invalidation is not required if a change to the translations is such that the instructions
associated with the non-faulting translations of a virtual address remain unchanged through the change to the
translations, even if the physical locations being mapped to by the changed translation have been written as part of
changing the translation.

Examples of situations where this might occur include:

• Copy-on-Write.
• Demand Paging of memory locations to/from disk.

This does not apply for VIPT or PIPT instruction caches, because those caches hold copies of physical addresses,
and therefore must be invalidated when the contents are written to, to avoid the use of stale entries.

If instruction cache invalidation by address is performed on a memory location, the effect of that invalidation is
visible only to the virtual address supplied with the operation. The effect of the invalidation might not be visible to
any other virtual address aliases of that physical memory location.

The only architecturally-guaranteed way to invalidate all aliases of a physical address from an ASID and VMID
tagged VIVT instruction cache is to invalidate the entire instruction cache.

The IVIPT architecture Extension

An implementation in which the instruction cache exhibits the behaviors described in PIPT instruction caches on
page G4-4107, or those described in VIPT instruction caches on page G4-4107, is said to implement the IVIPT
Extension to the ARM architecture.

The formal definition of the IVIPT Extension to the ARM architecture is that it reduces the instruction cache
maintenance requirement to the following condition:

• Instruction cache maintenance is required only after writing new data to a physical address that holds an
  instruction.

G4.10.3 Cache maintenance requirement created by changing translation table attributes

Any change to the translation tables to change the attributes of an area of memory can require maintenance of the
translation tables, as described in General TLB maintenance requirements on page G4-4093. If the change affects
the cacheability attributes of the area of memory, including any change between Write-Through and Write-Back
attributes, software must ensure that any cached copies of affected locations are removed from the caches, typically
by cleaning and invalidating the locations from the levels of cache that might hold copies of the locations affected by the attribute change. Any of the following changes to the inner cacheability or outer cacheability attribute creates this maintenance requirement:

- Write-Back to Write-Through.
- Write-Back to Non-cacheable.
- Write-Through to Non-cacheable.
- Write-Through to Write-Back.

The cache clean and invalidate avoids any possible coherency errors caused by mismatched memory attributes.

Similarly, to avoid possible coherency errors caused by mismatched memory attributes, the following sequence must be followed when changing the Shareability attributes of a cacheable memory location:

1. Make the memory location Non-cacheable, Outer Shareable.
2. Clean and invalidate the location from the cache.
3. Change the Shareability attributes to the required new values.
G4.11 VMSAv8-32 memory aborts

In a VMSAv8-32 implementation, the following mechanisms cause a PE to take an exception on a failed memory access:

- **Debug exception**: An exception caused by the debug configuration, see Chapter G2 AArch32 Self-hosted Debug.
- **Alignment fault**: An Alignment fault is generated if the address used for a memory access does not have the required alignment for the operation. For more information see Unaligned data access on page E2-2323 and Alignment faults on page G4-4117.
- **MMU fault**: An MMU fault is a fault generated by the fault checking sequence for the current translation regime. See MMU faults in AArch32 state on page G4-4118.
- **External abort**: Any memory system fault other than a Debug exception, an Alignment fault, or an MMU fault.

Collectively, these mechanisms are called aborts. Chapter G2 AArch32 Self-hosted Debug and Chapter H3 Halting Debug Events describe Debug exceptions, and the remainder of this section describes Alignment faults, MMU faults, and External aborts.

The exception generated on a synchronous memory abort:
- On an instruction fetch is called the Prefetch Abort exception.
- On a data access is called the Data Abort exception.

**Note**
The Prefetch Abort exception applies to any synchronous memory abort on an instruction fetch. It is not restricted to speculative instruction fetches.

In AArch32 state, asynchronous memory aborts are a type of External abort, and are treated as a type of Data Abort exception.

The following sections describe the abort mechanisms:
- Routing of aborts taken to AArch32 state.
- VMSAv8-32 MMU fault terminology on page G4-4113.
- The MMU fault-checking sequence on page G4-4113.
- Alignment faults on page G4-4117.
- MMU faults in AArch32 state on page G4-4118.
- External abort on a translation table walk on page G4-4120.
- AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120.

An access that causes an abort is said to be aborted. On an abort, System registers are used to record context information. For more information see Exception reporting in a VMSAv8-32 implementation on page G4-4123.

G4.11.1 Routing of aborts taken to AArch32 state

A memory abort is either a Data Abort exception or a Prefetch Abort exception. When executing in AArch32 state, depending on the cause of the abort, and possibly on configuration settings, an abort is taken either:

- To the Exception level of the PE mode from which the abort is taken. In this case the abort is taken to AArch32 state.
- To a higher Exception level. In this case the Exception level to which the abort is taken is either:
  - Using AArch32. In this case, this chapter describes how the abort is handled.
  - Using AArch64. In this case, Chapter D4 The AArch64 Virtual Memory System Architecture describes how the abort is handled.
For an abort taken to an Exception level that is using AArch32, the mode to which a memory abort is taken depends on the reason for the exception, the mode the PE is in when it takes the exception, and configuration settings, as follows:

**Memory aborts taken to Monitor mode**

If an implementation includes EL3, when the value of SCR.EA is 1, all External aborts are taken to EL3, and if EL3 is using AArch32 they are taken to Monitor mode. This applies to aborts taken from Secure modes and from Non-secure modes. For more information see *Asynchronous exception routing controls* on page G1-3841.

--- **Note** ---

* Although the referenced section mostly describes the routing of asynchronous exceptions, it includes the SCR.EA control that applies to both synchronous external aborts and SError interrupts.
* The SCR is implemented only as part of EL3.

--- **Note** ---

The only memory aborts that can be routed to Monitor mode are External aborts.

--- **Note** ---

**Memory aborts taken to Secure Abort mode**

If an implementation includes EL3, when the PE is executing in Secure state, all memory aborts that are not routed to EL3 are taken to Secure Abort mode.

--- **Note** ---

**Memory aborts taken to Hyp mode**

If an implementation includes EL2, when the PE is executing in Non-secure state, the following aborts are taken to EL2. If EL2 is using AArch32 this means they are taken to Hyp mode:

* Alignment faults taken:
  * When the PE is in Hyp mode.
  * When the PE is in a Non-secure PL1 or PL0 mode and the exception is generated because the Non-secure PL1&0 stage 2 translation identifies the target of an unaligned access as any type of Device memory.
  * When the PE is in Non-secure User mode and HCR.TGE is set to 1. For more information see *Abort exceptions, when the value of HCR.TGE is 1* on page G1-3830.

* When the PE is using the Non-secure PL1&0 translation regime:
  * MMU faults from stage 2 translations, for which the stage 1 translation did not cause an MMU fault.
  * Any abort taken during the stage 2 translation of an address accessed in a stage 1 translation table walk that is not routed to Secure Monitor mode, see *Stage 2 fault on a stage 1 translation table walk* on page G4-4117.

* When the PE is using the Non-secure PL2 translation regime, MMU faults from stage 1 translations.

--- **Note** ---

The Non-secure PL2 translation regime has only one stage of translation.
External aborts, if SCR.EA is set to 0 and any of the following applies:

- The PE was executing in Hyp mode when it took the exception.
- The PE was executing in a Non-secure PL0 or PL1 mode when it took the exception, the abort is asynchronous, and HCR.AMO is set to 1. For more information see Asynchronous exception routing controls on page G1-3841.
- The PE was executing in the Non-secure User mode when it took the exception, the abort is synchronous, and HCR.TGE is set to 1. For more information see Abort exceptions, when the value of HCR.TGE is 1 on page G1-3830.
- The abort occurred on a stage 2 translation table walk.

- Debug exceptions, if HDCR.TDE is set to 1. For more information, see Routing debug exceptions to EL2 on page G1-3833.

Memory aborts taken to Non-secure Abort mode

In an implementation that does not include EL3, all memory aborts that are taken to an Exception level that is using AArch32 are taken to Abort mode.

Otherwise, when the PE is executing in Non-secure state, the following aborts are taken to Non-secure Abort mode:

- When the PE is in a Non-secure PL1 or PL0 mode, Alignment faults taken for any of the following reasons:
  - SCTLR.A is set to 1.
  - An instruction that does not support unaligned accesses is committed for execution, and the instruction accesses an unaligned address.
  - The PL1&0 stage 1 translation identifies the target of an unaligned access as any type of Device memory.

  **Note**

  In an implementation that does not include EL2, this case results in a CONSTRANDED UNPREDICTABLE memory access, see Cases where unaligned accesses are CONSTRANDED UNPREDICTABLE on page E2-2324 and Loads and Stores to unaligned locations on page K1-5458.

  If an implementation includes EL2 and the PE is in Non-secure User mode, these exceptions are taken to Abort mode only if the value of HCR.TGE is 0.

- When the PE is using the Non-secure PL1&0 translation regime, an MMU fault from a stage 1 translation.

- External aborts, if all of the following apply:
  - The abort is not on a stage 2 translation table walk.
  - The PE is not in Hyp mode.
  - The value of SCR.EA is 0.
  - The abort is asynchronous, and HCR.AMO is set to 0.
  - The abort is synchronous, and HCR.TGE is set to 0.

- Virtual Aborts, see Virtual exceptions when an implementation includes EL2 on page G1-3839.

- When the value of HDCR.TDE is 0, Debug exceptions. For more information, see Routing debug exceptions to EL2 on page G1-3833.

  **Note**

  If EL0 is using AArch32 and EL1 is using AArch64 then any of these memory aborts taken from User mode are taken to EL1 as described in Chapter D4 The AArch64 Virtual Memory System Architecture.
Memory aborts with IMPLEMENTATION DEFINED behavior

In addition, a PE can generate an abort for an IMPLEMENTATION DEFINED reason associated with lockdown. In an implementation that includes EL2, whether such an abort is taken to Non-secure Abort mode or is taken to EL2 is IMPLEMENTATION DEFINED, and an implementation might include a mechanism to select whether the abort is routed to Non-secure Abort mode or to EL2.

When the PE is in a Non-secure mode other than Hyp mode, if multiple factors cause an Alignment fault, the abort is taken to Non-secure Abort mode if any of the factors require the abort to be taken to Abort mode. For example, if the SCTLR.A bit is set to 1, and the access is an unaligned access to an address that the stage 2 translation tables mark as Device-nGnRnE, then the abort is taken to Non-secure Abort mode.

For more information see Handling exceptions that are taken to an Exception level using AArch32 on page G1-3812.

G4.11.2 VMSAv8-32 MMU fault terminology

The ARMv7 Large Physical Address Extension introduced new terminology for faults on a stage of address translation, to provide consistent terminology across all implementations. Table G4-23 shows the terminology used in this manual for an MMU faults, compared with older ARM documentation. The current terms are the same for faults that occur with the Short-descriptor translation table format and with the Long-descriptor format, and also apply to faults in a level 3 lookup when using the Long-descriptor translation table format.

Table G4-23 MMU fault terminology

<table>
<thead>
<tr>
<th>Current term</th>
<th>Old term</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Level 1 Translation fault</td>
<td>Section Translation fault</td>
<td>-</td>
</tr>
<tr>
<td>Level 2 Translation fault</td>
<td>Page Translation fault</td>
<td>-</td>
</tr>
<tr>
<td>Level 3 Translation fault</td>
<td></td>
<td>Long-descriptor translation table format only.</td>
</tr>
<tr>
<td>Level 1 Access flag fault</td>
<td>Section Access flag fault</td>
<td>-</td>
</tr>
<tr>
<td>Level 2 Access flag fault</td>
<td>Page Access flag fault</td>
<td>-</td>
</tr>
<tr>
<td>Level 3 Access flag fault</td>
<td></td>
<td>Long-descriptor translation table format only.</td>
</tr>
<tr>
<td>Level 1 Domain fault</td>
<td>Section Domain fault</td>
<td>Short-descriptor translation table format only, except for reporting faults on address translation instructions in the 64-bit PAR, see Determining the PAR format on page G4-4145. Cannot occur at level 3.</td>
</tr>
<tr>
<td>Level 2 Domain fault</td>
<td>Page Domain fault</td>
<td></td>
</tr>
<tr>
<td>Level 1 Permission fault</td>
<td>Section Permission fault</td>
<td>-</td>
</tr>
<tr>
<td>Level 2 Permission fault</td>
<td>Page Permission fault</td>
<td>-</td>
</tr>
<tr>
<td>Level 3 Permission fault</td>
<td></td>
<td>Long-descriptor translation table format only.</td>
</tr>
</tbody>
</table>

In an implementation that includes EL2, MMU faults are also classified by the translation stage at which the fault is generated. This means that a memory access from a Non-secure PL1 or PL0 mode can generate:

- A stage 1 MMU fault, for example, a stage 1 Translation fault.
- A stage 2 MMU fault, for example, a stage 2 Translation fault.

G4.11.3 The MMU fault-checking sequence

This section describes the MMU checks made for the memory accesses required for instruction fetches and for explicit memory accesses:

- If an instruction fetch faults it generates a Prefetch Abort exception.
- If an data memory access faults it generates a Data Abort exception.
For more information about Prefetch Abort exceptions and Data Abort exceptions see *Handling exceptions that are taken to an Exception level using AArch32* on page G1-3812.

In VMSAv8-32, all memory accesses require VA to PA translation. Therefore, when a corresponding stage of address translation is enabled, each access requires a lookup of the translation table descriptor for the accessed VA. For more information, see *Translation tables* on page G4-4035 and subsequent sections of this chapter. MMU fault checking is performed for each level of translation table lookup. If an implementation includes EL2 and is operating in Non-secure state, MMU fault checking is performed for each stage of address translation.

--- Note ---

In an implementation that includes EL2, if a PE is executing in Non-secure state, the operating system or similar Non-secure system software defines the stage 1 translation tables in the IPA address space, and typically is unaware of the stage 2 translation from IPA to PA. However, each Non-secure stage 1 translation table access is subject to stage 2 address translation, and might be faulted at that stage.

The MMU fault checking sequence is largely independent of the translation table format, as the figures in this section show. The differences are:

**When using the Short-descriptor format**

- There are one or two levels of lookup.
- Lookup always starts at level 1.
- The final level of lookup checks the Domain field of the descriptor and:
  - Faults if there is no access to the Domain.
  - Checks the access permissions only for Client domains.

**When using the Long-descriptor format**

- There are one, two, or three levels of lookup.
- Lookup starts at either level 1 or level 2.
- Domains are not supported. All accesses are treated as Client domain accesses.

The fault-checking sequence shows a translation from an Input address to an Output address. For more information about this terminology, see *About address translation for VMSAv8-32* on page G4-4026.

--- Note ---

The descriptions in this section do not include the possibility that the attempted address translation generates a TLB conflict abort, as described in *TLB conflict aborts* on page G4-4091.

*MMU faults in AArch32 state on page G4-4118* describes the faults that an MMU fault-checking sequence can report.

*Figure G4-17 on page G4-4115* shows the process of fetching a descriptor from the translation table. For the top-level fetch for any translation, the descriptor is fetched only if the input address passes any required alignment check. As the figure shows, in an implementation that includes EL2, if the translation is stage 1 of the Non-secure PL1&0 translation regime, then the descriptor address is in the IPA address space, and is subject to a stage 2 translation to obtain the required PA. This stage 2 translation requires a recursive entry to the fault checking sequence.

--- Note ---

*Figure G4-17 on page G4-4115* and *Figure G4-18 on page G4-4116* give an overview of the fault checking performed by the MMU. See *AArch32 state prioritization of synchronous aborts from a single stage of address translation* on page G4-4120 for the complete set of possible faults and their prioritization.
Figure G4-17 Fetching the descriptor in a VMSAv8-32 translation table walk
Figure G4-18 shows the full VMSAv8-32 fault checking sequence, including the alignment check on the initial access.
Stage 2 fault on a stage 1 translation table walk

When an implementation that includes EL2 is operating in a Non-secure PL1 or PL0 mode, any memory access goes through two stages of translation:

• Stage 1, from VA to IPA.
• Stage 2, from IPA to PA.

Note

In a virtualized system that is using AArch32, typically, a Guest OS operating in a Non-secure PL1 mode defines the translation tables and translation table register entries controlling the Non-secure PL1&0 stage 1 translations. A Guest OS has no awareness of the stage 2 address translation, and therefore believes it is specifying translation table addresses in the physical address space. However, it actually specifies these addresses in its IPA space. Therefore, to support virtualization, translation table addresses for the Non-secure PL1&0 stage 1 translations are always defined in the IPA address space.

On performing a translation table walk for the stage 1 translations, the descriptor addresses must be translated from IPA to PA, using a stage 2 translation. This means that a memory access made as part of a stage 1 translation table lookup might generate, on a stage 2 translation:

• A Translation fault, Access flag fault, or Permission fault.
• A synchronous external abort on the memory access.

If SCR.EA is set to 1, a synchronous external abort is taken to EL3, and if EL3 is using AArch32 it is taken to Secure Monitor mode. Otherwise, these faults are reported as stage 2 memory aborts. When EL2 is using AArch32, HSR.ISS[7] is set to 1, to indicate a stage 2 fault during a stage 1 translation table walk, and the part of the ISS field that might contain details of the instruction is invalid. For more information see Use of the HSR on page G4-4137.

Alternatively, a memory access made as part of a stage 1 translation table lookup might target an area of memory with the any type of Device memory attribute assigned on the stage 2 translation of the address accessed. When the value of the HCR.PTW bit is 1, such an access generates a stage 2 Permission fault.

Note

• On most systems, such a mapping to a Device memory type on the stage 2 translation is likely to indicate a Guest OS error, where the stage 1 translation table is corrupted. Therefore, it is appropriate to trap this access to the hypervisor.

A TLB might hold entries that depend on the effect of HCR.PTW. Therefore, if HCR.PTW is changed without changing the current VMID, the TLBs must be invalidated before executing in a Non-secure PL1 or PL0 mode. For more information see Changing HCR.PTW on page G4-4098.

A cache maintenance instruction performed from a Non-secure PL1 mode can cause a stage 1 translation table walk that might generate a stage 2 Permission fault, as described in this section. This is an exception to the general rule that a cache maintenance instruction cannot generate a Permission fault.

G4.11.4  Alignment faults

The ARM memory architecture requires support for strict alignment checking. This checking is controlled by SCTLR.A. In addition, some instructions do not support unaligned accesses, regardless of the value of SCTLR.A. Unaligned data access on page E2-2323 defines when Alignment faults are generated, for both values of SCTLR.A.

An Alignment fault can occur on an access for which the stage of address translation is disabled.

Any unaligned access to memory region with any Device memory type attribute generates an Alignment fault.

Routing of aborts taken to AArch32 state on page G4-4110 defines the mode to which an Alignment fault is taken.

The prioritization of Alignment faults depends on whether the fault was generated because of an access to a Device memory type, or for another reason. For more information see AArch32 state prioritization of synchronous aborts from a single stage of address translation on page G4-4120.
G4.11.5 MMU faults in AArch32 state

This section describes the faults that might be detected during one of the fault-checking sequences described in The MMU fault-checking sequence on page G4-4113. Unless indicated otherwise, information in this section applies to the fault checking sequences for both the Short-descriptor translation table format and the Long-descriptor translation table format.

MMU faults are always synchronous.

When an MMU fault generates an abort for a region of memory, no memory access is made if that region is or could be marked as any type of Device memory.

The following subsections describe the MMU faults that might be detected during a fault checking sequence:

• Permission fault
• Translation fault on page G4-4119.
• Address size fault on page G4-4119.
• Access flag fault on page G4-4119.
• Domain fault, Short-descriptor format translation tables only on page G4-4120.
• TLB conflict aborts on page G4-4091.

See also External abort on a translation table walk on page G4-4120.

Note

Although the TLB conflict abort is classified as an MMU fault, it is described in the section Translation Lookaside Buffers (TLBs) on page G4-4089.

In VMSAv8-64 an external abort on a translation table walk is classified as an MMU fault. However, in VMSAv8-32, for consistency with earlier versions of the architecture these aborts are not classified as MMU faults.

Permission fault

A Permission fault can be generated at any level of lookup, and the reported fault code identifies the lookup level. See Access permissions on page G4-4068 for information about conditions that cause a Permission fault.

Note

When using the Short-descriptor translation table format, the translation table descriptors are checked for Permission faults only for accesses to memory regions in Client domains.

A TLB might hold a translation table entry that cause a Permission fault. Therefore, if the handling of a Permission fault results in an update to the associated translation tables, the software that updates the translation tables must invalidate the appropriate TLB entry, to prevent the stale information in the TLB being used on a subsequent memory access. For more information, see the translation table entry update examples in Ordering and completion of TLB maintenance instructions on page G4-4096.

Note

In an implementation that includes EL2, this maintenance requirement applies to Permission faults in both stage 1 and stage 2 translations.

Cache or branch predictor maintenance operations cannot cause a Permission fault, except that:

• A stage 1 translation table walk performed as part of a cache or branch predictor maintenance operation can generate a stage 2 Permission fault as described in Stage 2 fault on a stage 1 translation table walk on page G4-4117.

• A DCIMVAC issued in Non-secure state that attempts to update a location for which it does not have stage 2 write access can generate a stage 2 Permission fault, as described in AArch32 data cache maintenance instructions (DC*) on page G3-4001.
Translation fault

A Translation fault can be generated at any level of lookup, and the reported fault code identifies the lookup level. A Translation fault is generated if bits[1:0] of a translation table descriptor identify the descriptor as either a Fault encoding or a reserved encoding. For more information see:

- [VMSAv8-32 Short-descriptor translation table format descriptors](#) on page G4-4041.
- [VMSAv8-32 Long-descriptor translation table format descriptors](#) on page G4-4050.

In addition, a Translation fault is generated if the input address for a translation either does not map onto an address range of a TTBR, or the TTBR range that it maps onto is disabled. In these cases the fault is reported as a level 1 Translation fault on the translation stage at which the mapping to a region described by a TTBR failed.

The architecture guarantees that any translation table entry that causes a Translation fault is not cached, meaning the TLB never holds such an entry. Therefore, when a Translation fault occurs, the fault handler does not have to perform any TLB maintenance instructions to remove the faulting entry.

A data or unified cache maintenance instruction by VA can generate a Translation fault. It is IMPLEMENTATION DEFINED whether an instruction cache invalidate by VA operation can generate a Translation fault.

It is IMPLEMENTATION DEFINED whether a branch predictor maintenance operation can generate a Translation fault.

Address size fault

An Address size fault can be generated at any level of lookup, and the reported fault code identifies the lookup level.

An Address size fault is generated if the translation table entries or the TTBR for the stage of translation have nonzero address bits above the most significant bit of the maximum output address size. Because VMSAv8-32 supports a maximum PA and IPA size of 40 bits, this means any case where a translation table entry or the TTBR holds an address for which A[47:40] is nonzero generates an Address size fault.

A data or unified cache maintenance instruction by VA can generate an Address size fault. It is IMPLEMENTATION DEFINED whether an instruction cache invalidate by VA operation can generate an Address size fault.

It is IMPLEMENTATION DEFINED whether a branch predictor maintenance operation can generate an Address size fault.

The architecture guarantees that any translation table entry that causes an Address size fault is not cached, meaning the TLB never holds such an entry. Therefore, when an Address size fault occurs, the fault handler does not have to perform any TLB maintenance instructions to remove the faulting entry.

Access flag fault

An Access flag fault can be generated at any level of lookup, and the reported fault code identifies the lookup level. An Access flag fault is generated only if all of the following apply:

- The translation tables support an Access flag bit:
  - The Short-descriptor format supports an Access flag only when SCTLR.AFE is set to 1.
  - The Long-descriptor format always supports an Access flag.
- A translation table descriptor with the Access flag bit set to 0 is loaded.

For more information about the Access flag bit see:

- [VMSAv8-32 Short-descriptor translation table format descriptors](#) on page G4-4041
- [VMSAv8-32 Long-descriptor translation table format descriptors](#) on page G4-4050.

The architecture guarantees that any translation table entry that causes an Access flag fault is not cached, meaning the TLB never holds such an entry. Therefore, when an Access flag fault occurs, the fault handler does not have to perform any TLB maintenance instructions to remove the faulting entry.

Whether any cache maintenance instruction by VA can generate Access flag faults is IMPLEMENTATION DEFINED.

Whether branch predictor invalidate by VA operations can generate Access flag faults is IMPLEMENTATION DEFINED.

For more information, see The Access flag on page G4-4074.
Domain fault, Short-descriptor format translation tables only

When using the Short-descriptor translation table format, a Domain fault can be generated at level 1 or level 2 of lookup. The reported fault code identifies the lookup level. The conditions for generating a Domain fault are:

**Level 1**
- When a level 1 descriptor fetch returns a valid Section level 1 descriptor, the domain field of that descriptor is checked against the DACR. A level 1 Domain fault is generated if this check fails.

**Level 2**
- When a level 2 descriptor fetch returns a valid level 2 descriptor, the domain field of the level 1 descriptor that required the level 2 fetch is checked against the DACR, and a level 2 Domain fault is generated if this check fails.

For more information, see *Domains, Short-descriptor format only* on page G4-4073.

Domain faults cannot occur on cache or branch predictor maintenance operations.

A TLB might hold a translation table entry that cause a Domain fault. Therefore, if the handling of a Domain fault results in an update to the associated translation tables, the software that updates the translation tables must invalidate the appropriate TLB entry, to prevent the stale information in the TLB being used on a subsequent memory access. For more information, see the translation table entry update examples in *Ordering and completion of TLB maintenance instructions* on page G4-4096.

Any change to the DACR must be synchronized by a Context synchronization event. For more information see *Synchronization of changes to AArch32 System registers* on page G4-4163.

G4.11.6 External abort on a translation table walk

An external abort on a translation table walk can be either synchronous or asynchronous. For more information on external aborts, see *External aborts* on page G3-4014.

An external abort on a translation table walk is reported:
- If the external abort is synchronous, using:
  - A synchronous Prefetch Abort exception if the translation table walk is for an instruction fetch.
  - A synchronous Data Abort exception if the translation table walk is for a data access.
- If the external abort is asynchronous, using an SError interrupt, which is taken as an asynchronous Data Abort exception.

If an implementation reports the error in the translation table walk asynchronously from executing the instruction whose instruction fetch or memory access caused the translation table walk, these aborts behave essentially as interrupts. The aborts are masked when PSTATE.A is set to 1, otherwise they are reported using the Data Abort exception.

Behavior of external aborts on a translation table walk caused by address translation instructions

The address translation instructions summarized in *Address translation instructions, functional group* on page G4-4204 require translation table walks. An external abort can occur in the translation table walk. The abort generates a Data Abort exception, and can be synchronous or asynchronous. For more information, see *Handling of faults and aborts during an address translation instruction* on page G4-4146.

G4.11.7 AArch32 state prioritization of synchronous aborts from a single stage of address translation

*Exception prioritization for exceptions taken to AArch32 state* on page G1-3816 describes the prioritization of exceptions taken from an Exception level that is using AArch32. This section gives additional information about the prioritization of MMU faults from VMSAv8-32 translation regimes.

If a single instruction generates aborts on more than one memory access, the architecture does not define any prioritization between those aborts.

In general, the ARM architecture does not define when asynchronous events are taken, and therefore the prioritization of asynchronous events is IMPLEMENTATION DEFINED.
The priority numbering in this list only shows the relative priorities of aborts from a single stage of address translation in a VMSAv8-32 translation regime. This numbering has no global significance and, for example, does not correlate with the equivalent AArch64 list in AArch64 state prioritization of synchronous aborts from a single stage of address translation on page D4-1807.

For a single stage of translation in a VMSAv8-32 translation regime, the following numbered list shows the priority of the possible memory management faults on a memory access. In this list:

- For memory accesses that undergo two stages of translation, the italic entries show where the faults from the stage 2 translation can occur. A stage 2 fault within a stage 1 translation table walk follows the same prioritization of faults.
- For synchronous external aborts from translation table walks see also Synchronous external abort errors from address translation caching structures on page G4-4122.

The priority order, from highest priority to lowest priority, is:

1. Alignment fault not caused by memory type. This is possible for a stage 1 translation only.
2. Translation fault due to the input address being out of the address range to be translated or requiring an AArch32 TTBR that is disabled. This includes VTCR.SL0 being inconsistent with VTCR.T0SZ or programmed to a reserved value.
3. Address size fault on an AArch32 TTBR caused by the physical address being out of the range implemented.
4. Second stage abort on a level 1 lookup of a a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the physical address being out of the range implemented. This is second stage abort during a first stage translation table walk.
5. Synchronous parity or ECC error on a level 1 lookup of a translation table walk.
6. Synchronous external abort on a level 1 lookup level of a translation table walk.
7. Translation fault on a level 1 translation table entry.
8. Address size fault on a level 1 lookup translation table entry caused by the output address being out of the range implemented.
9. Second stage abort on a level 2 lookup of a a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the physical address being out of the range implemented. This is second stage abort during a first stage translation table walk.
10. Synchronous parity or ECC error on a level 2 lookup of a translation table walk.
11. Synchronous external abort on a level 2 lookup level of a translation table walk.
12. Translation fault on a level 2 translation table entry.
13. Address size fault on a level 2 lookup translation table entry caused by the output address being out of the range implemented.
14. Second stage abort on a level 3 lookup of a a stage 1 table walk. When stage 2 address translation is enabled this includes an Address size fault caused by the physical address being out of the range implemented. This is second stage abort during a first stage translation table walk.
15. Synchronous parity or ECC error on a level 3 lookup of a translation table walk.
16. Synchronous external abort on a level 3 lookup level of a translation table walk.
17. Translation fault on a level 3 translation table entry.
18. Address size fault on a level 3 lookup translation table entry caused by the output address being out of the range implemented.
19. Access Flag fault.
20. Alignment fault caused by the memory type.

--- Note ---
Domain faults are possible only when using the VMSAv8-32 Short-descriptor translation table format, see Domain fault, Short-descriptor format translation tables only on page G4-4120.

---

22. Permission fault.
23. A fault from the stage 2 translation of the memory access. When stage 2 address translation is enabled this includes an Address size fault caused by the physical address being out of the range implemented.
24. Synchronous parity or ECC error on the memory access.
25. Synchronous External Abort on the memory access.

--- Note ---
• The prioritization of TLB Conflict aborts is IMPLEMENTATION DEFINED, as the exact cause of these aborts depends on the form of TLBs implemented. However, the TLB conflict abort must have higher priority than any abort that depends on a value held in the TLB.
• The prioritization of IMPLEMENTATION DEFINED MMU faults for a Load-Exclusive or Store-Exclusive to an unsupported memory type is IMPLEMENTATION DEFINED.

---

See also The MMU fault-checking sequence on page G4-4113.

Synchronous external abort errors from address translation caching structures

A caching structure used for caching translation table walks might support:
• An arbitrary number of levels of translation table lookup.
• One or more stages of translation, that might not correspond to the stages of an address translation lookup.

This might mean that, on a synchronous external abort arising from the caching structure, such as from a parity or ECC error, the PE cannot precisely determine one or both of the translation stage and level of lookup at which the error occurred. In this case:
• If the PE cannot determine precisely the translation stage at which the error occurred, it is reported and prioritized as a stage 1 error.
• If the PE cannot determine precisely the lookup level at which the error occurred, the level is reported and prioritized as either:
  — The lowest-numbered level that could have given rise to the error.
  — Level 1 if it the PE cannot determine any information about the level.
G4.12 Exception reporting in a VMSAv8-32 implementation

This section describes exception reporting, in AArch32 state, in a VMSAv8-32 implementation. That is, it describes only the reporting of exceptions that are taken to an Exception level that is using AArch32. EL2 provides an enhanced reporting mechanism for exceptions taken to the Non-secure EL2 mode, Hyp mode. This means that, for VMSAv8-32, the exception reporting depends on the mode to which the exception is taken.

--- Note ---

The enhanced reporting mechanism for exceptions that are taken to Hyp mode is generally similar to the reporting of exceptions that are taken to an Exception level that is using AArch64.

---

About exception reporting introduces the general approach to exception reporting, and the following sections then describe exception reporting at different privilege levels:

• Reporting exceptions taken to PL1 modes on page G4-4124.
• Fault reporting in PL1 modes on page G4-4127.
• Summary of register updates on faults taken to PL1 modes on page G4-4131.
• Reporting exceptions taken to Hyp mode on page G4-4133.
• Use of the HSR on page G4-4137.
• Summary of register updates on exceptions taken to Hyp mode on page G4-4140.

--- Note ---

The registers used for exception reporting also report information about debug exceptions. For more information see:

• Data Abort exceptions, taken to a PL1 mode on page G4-4125.
• Prefetch Abort exceptions, taken to a PL1 mode on page G4-4127.
• Reporting exceptions taken to Hyp mode on page G4-4133.

---

G4.12.1 About exception reporting

In an implementation that includes EL2 and EL3, exceptions can be taken to:

• Monitor mode, if EL3 is using AArch32.
• Hyp mode, if EL2 is using AArch32.
• A Secure or Non-secure PL1 mode.

Monitor mode is a PL1 mode, but:

• It is accessible only when EL3 is using AArch32.
• It is present only in Secure state.
• When EL3 is using AArch32, System register controls route some exceptions from Non-secure state to Monitor mode. These are the only cases where taking an exception to an Exception level that is using AArch32 changes the Security state of the PE.

Exception reporting in Hyp mode differs significantly from that in the other modes, but in general, exception reporting returns:

• Information about the exception:
  — On taking an exception to Hyp mode, the Hyp Syndrome Register, HSR, returns syndrome information.
  — On taking an exception to any other mode, a Fault Status Register (FSR) returns status information.
• For synchronous exceptions, one or more addresses associated with the exceptions, returned in Fault Address Registers (FARs). For a permitted exception to this requirement see Fault address reporting on synchronous external aborts on page G4-4124.

In all modes, additional IMPLEMENTATION DEFINED registers can provide additional information about exceptions.
--- Note ---

- **PE mode for taking exceptions** on page G1-3822 describes how the mode to which an exception is taken is determined.
- **EL2 provides:**
  - Specific exception types, that can only be taken from Non-secure PL1 and PL0 modes, and are always taken to Hyp mode.
  - Routing controls that can route some exceptions from Non-secure PL1 and PL0 modes to Hyp mode.

These exceptions are reported using the same mechanism as the Hyp mode reporting of VMSAv8-32 memory aborts, as described in this section.

Memory system faults generate either a Data Abort exception or a Prefetch Abort exception, as summarized in:
- **Reporting exceptions taken to PL1 modes.**
- **Memory fault reporting in Hyp mode** on page G4-4135.

On an access that might have multiple aborts, the MMU fault checking sequence and the prioritization of aborts determine which abort occurs. For more information, see *The MMU fault-checking sequence* on page G4-4113 and *AArch32 state prioritization of synchronous aborts from a single stage of address translation* on page G4-4120.

### Fault address reporting on synchronous external aborts

The general architectural requirement is that, on a synchronous abort, the faulting address is recorded in a *Fault Address Register* (FAR). This requirement is relaxed for the case of a synchronous external abort that is not a synchronous external abort on a translation table walk. In this case only:
- It is IMPLEMENTATION DEFINED whether the faulting address is recorded in a FAR.
- A bit in a fault reporting register, the FnV bit, indicates whether a valid address is recorded.

For exceptions taken to an Exception level that is using AArch32, the details of this reporting depend on whether the exception is taken to:
- A PL1 mode, as described in *Reporting exceptions taken to PL1 modes.*
- Hyp mode, as described in *Reporting exceptions taken to Hyp mode* on page G4-4133.

#### G4.12.2 Reporting exceptions taken to PL1 modes

The following sections give general information about the reporting of exceptions when they are taken to a Secure or Non-secure PL1 mode:
- **Registers used for reporting exceptions taken to PL1 modes** on page G4-4125.
- **Data Abort exceptions, taken to a PL1 mode** on page G4-4125.
- **Prefetch Abort exceptions, taken to a PL1 mode** on page G4-4127.

*Fault reporting in PL1 modes* on page G4-4127 then describes the fault reporting in these modes, including the encodings used for reporting the faults.

--- Note ---

*Security state, Exception levels, and AArch32 execution privilege* on page G1-3792 describes how the Secure and Non-secure PL1 modes map onto the Exception levels.
Registers used for reporting exceptions taken to PL1 modes

AArch32 state defines the following registers, and register encodings, for exceptions taken to PL1 modes:

- The DFSR holds information about a Data Abort exception.
- The DFAR holds the faulting address for some synchronous Data Abort exceptions.
- The IFSR holds information about a Prefetch Abort exception.
- The IFAR holds the faulting address for some synchronous Prefetch Abort exceptions.

In addition, if implemented, the optional ADFSR and AIFSR can provide additional fault information, see Auxiliary Fault Status Registers.

Auxiliary Fault Status Registers

AArch32 state defines the following Auxiliary Fault Status Registers:

- The Auxiliary Data Fault Status Register, ADFSR.
- The Auxiliary Instruction Fault Status Register, AIFSR.

The position of these registers is architecturally-defined, but the content and use of the registers is IMPLEMENTATION DEFINED. An implementation can use these registers to return additional fault status information. An example use of these registers is to return more information for diagnosing parity or ECC errors.

An implementation that does not need to report additional fault information must implement these registers as UNK/SBZP. This ensures that an attempt to access these registers from software executing at PL1 does not cause an Undefined Instruction exception.

Data Abort exceptions, taken to a PL1 mode

On taking a Data Abort exception to a PL1 mode:

- If the exception is on an instruction cache or branch predictor maintenance operation by VA, its reporting depends on the value of TTBCR.EAE. For more information about the registers used when reporting the exception, see Data Abort on an instruction cache or branch predictor maintenance instruction by VA on page G4-4126.

- Otherwise, the DFSR is updated with details of the fault, including the appropriate fault status code. If the Data Abort exception is synchronous, DFSR.WnR is updated to indicate whether the faulted instruction was a read or a write. However, if the fault is on a cache maintenance instruction, or on an address translation instruction, WnR is set to 1, to indicate a fault on a write instruction, and the CM bit is set to 1. See the register description for more information about the returned fault information. See also Data Abort on a Watchpoint exception on page G4-4126.

  If the Data Abort exception is
  — Synchronous, the DFAR is updated with the VA that caused the exception, but see Fault address reporting on synchronous external aborts on page G4-4124 for a permitted exception to this requirement.
  — Asynchronous, the DFAR becomes UNKNOWN.

DFSR.WnR and DFSR.CM are UNKNOWN on an asynchronous Data Abort exception.

For all Data Abort exceptions, if the implementation includes EL3, the Security state of the PE in the mode to which the Data Abort exception is taken determines whether the Secure or Non-secure DFSR and DFAR are updated.
Data Abort on an instruction cache or branch predictor maintenance instruction by VA

If an instruction cache invalidation by VA or branch predictor invalidation by VA operation generates a Data Abort exception that is taken to a PL1 mode, the DFAR is updated to hold the faulting VA. However, the reporting of the fault depends on the value of TTBCR.EAE:

TTBCR.EAE == 0

When the value of TTBCR.EAE is 0, it is IMPLEMENTATION DEFINED which of the following is used when reporting the fault:

• The DFSR indicates an Instruction cache maintenance instruction fault, and the IFSR is valid and indicates the cause of the fault, a Translation fault or Access flag fault.
• The DFSR indicates the cause of the fault, a Translation fault or Access flag fault. The IFSR is UNKNOWN.

In either case:
• DFSR.WnR is set to 1.
• DFSR.CM is set to 1, to indicate a fault on a cache maintenance instruction.

TTBCR.EAE == 1

When the value of TTBCR.EAE is 1:
• DFSR.CM is set to 1, to indicate a fault on a cache maintenance instruction.
• DFSR.STATUS indicates the cause of the fault, a Translation or Access flag fault.
• DFSR.WnR is set to 1.
• The IFSR is UNKNOWN.

Data Abort on a Watchpoint exception

On taking a Data Abort exception caused by a watchpoint:
• DFSR.FS is updated to indicate a debug exception.
• DFSR.{WnR, Domain} are UNKNOWN.
• DFAR is set to the address that generated the watchpoint

Note

• LR_abt indicates the address of the instruction that triggered the watchpoint.
• In some ARMv7 AArch32 implementations, the DBGWFAR is set to the address of the instruction that triggered the watchpoint. In ARMv8 this register is RES0.

A watchpointed address can be any byte-aligned address. The address reported in DFAR might not be the watchpointed address, and:

• For a watchpoint due to an operation other than a Data Cache maintenance instruction, can be any address between and including:
  — The lowest address accessed by the instruction that triggered the watchpoint.
  — The highest watchpointed address accessed by that instruction.

If multiple watchpoints are set in this range, there is no guarantee of which watchpoint is generated. The address must also be within a naturally-aligned block of memory of an IMPLEMENTATION DEFINED power-of-two size, containing a watchpoint address accessed by that location.

Note

— In particular, there is no guarantee of generating the watchpoint with the lowest address in the range.
— The IMPLEMENTATION DEFINED power-of-two size must be no larger than the block size of the AArch64 DC ZVA operation.
• For a watchpoint due to a Data Cache operation, the address is the address passed to the instruction. This might be an address that is above the watchpointed location.

**Prefetch Abort exceptions, taken to a PL1 mode**

For a Prefetch Abort exception generated by an instruction fetch, the Prefetch Abort exception is taken synchronously with the instruction that the abort is reported on. This means:

• If the PE attempts to execute the instruction a Prefetch Abort exception is generated.

• If an instruction fetch is issued but the PE does not attempt to execute the prefetched instruction, no Prefetch Abort exception is generated for that instruction. For example, if the execution flow branches round a prefetched instruction, no Prefetch Abort exception is generated.

In addition, Breakpoint Instruction, Breakpoint, and Vector Catch exceptions, generate a Prefetch Abort exception, see the following for more information:

- Exception syndrome information and preferred return address on page G2-3936 for Breakpoint Instruction exceptions.
- Exception syndrome information and preferred return address on page G2-3958 for Breakpoint exceptions.
- Exception syndrome information and preferred return address on page G2-3980 for Vector Catch exceptions.

On taking a Prefetch Abort exception to a PL1 mode:

• The IFSR is updated with details of the fault, including the appropriate fault code. If appropriate, the fault code indicates that the exception was generated by a debug exception. See the register description for more information about the returned fault information.

• For a Prefetch Abort exception generated by an instruction fetch, the IFAR is updated with the VA that caused the exception, but see Fault address reporting on synchronous external aborts on page G4-4124 for a permitted exception to this requirement.

• For a Prefetch Abort exception generated by a debug exception, the IFAR is UNKNOWN.

If the implementation includes EL3, the security state of the PE in the mode to which it takes the Prefetch Abort exception determines whether the exception updates the Secure or Non-secure IFSR and IFAR.

**G4.12.3 Fault reporting in PL1 modes**

The FSRs provide fault information, including an indication of the fault that occurred. The following subsections describe fault reporting in PL1 modes for each of the translation table formats:

• PL1 fault reporting with the Short-descriptor translation table format on page G4-4128.

• PL1 fault reporting with the Long-descriptor translation table format on page G4-4129.

Reserved encoding in the IFSR and DFSR encodings tables on page G4-4131 gives some additional information about the encodings for both formats.

Summary of register updates on faults taken to PL1 modes on page G4-4131 shows which registers are updated on each of the reported faults.

Reporting of External aborts taken from Non-secure state to Monitor mode describes how the fault status register format is determined for those aborts. For all other aborts, the current translation table format determines the format of the fault status registers.

**Reporting of External aborts taken from Non-secure state to Monitor mode**

When an External abort is taken from Non-secure state to Monitor mode:

• For a Data Abort exception, the Secure DFSR and DFAR hold information about the abort.

• For a Prefetch Abort exception, the Secure IFSR and IFAR hold information about the abort.

• The abort does not affect the contents of the Non-secure copies of the fault reporting registers.
Normally, the current translation table format determines the format of the DFSR and IFSR. However, when SCR.EA is set to 1, to route external aborts to Monitor mode, and an external abort is taken from Non-secure state, this section defines the DFSR and IFSR format.

For an External abort taken from Non-secure state to Monitor mode, the DFSR or IFSR uses the format associated with the Long-descriptor translation table format, as described in PL1 fault reporting with the Long-descriptor translation table format on page G4-4129, if any of the following applies:

- The Secure TTBCR.EAE bit is set to 1.
- The External abort is synchronous and either:
  - It is taken from Hyp mode.
  - It is taken from a Non-secure PL1 or PL0 mode, and the Non-secure TTBCR.EAE bit is set to 1.

Otherwise, the DFSR or IFSR uses the format associated with the Short-descriptor translation table format, as described in PL1 fault reporting with the Short-descriptor translation table format.

PL1 fault reporting with the Short-descriptor translation table format

This subsection describes the fault reporting for a fault taken to a PL1 when address translation is using the Short-descriptor translation table format.

On taking an exception, bit[9] of the FSR is RAZ, or set to 0, if the PE is using this FSR format.

An FSR encodes the fault in a 5-bit FS field, that comprises FSR[10, 3:0]. Table G4-24 shows the encoding of that field. Summary of register updates on faults taken to PL1 modes on page G4-4131 shows:

- Whether the corresponding FAR is updated on the fault. That is:
  - For a fault reported in the IFSR, whether the IFAR holds a valid address.
  - For a fault reported in the DFSR, whether the DFAR holds a valid address.
- For faults that update DFSR, whether DFSR.Domain is valid

When reading Table G4-24:

- FS values not shown in the table are reserved.
- FS values shown as DFSR only are reserved for the IFSR.

<table>
<thead>
<tr>
<th>FS</th>
<th>Source</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>00001</td>
<td>Alignment fault</td>
<td>DFSR only. Fault on initial lookup</td>
</tr>
<tr>
<td>00100</td>
<td>Fault on instruction cache maintenance</td>
<td>DFSR only</td>
</tr>
<tr>
<td>01100</td>
<td>Synchronous external abort on translation table walk&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 1</td>
</tr>
<tr>
<td>01110</td>
<td>Synchronous parity or ECC error on translation table walk&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 2</td>
</tr>
<tr>
<td>11100</td>
<td>Synchronous parity or ECC error on translation table walk&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 1</td>
</tr>
<tr>
<td>11110</td>
<td>Synchronous parity or ECC error on translation table walk&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 2</td>
</tr>
<tr>
<td>00101</td>
<td>Translation fault&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 1</td>
</tr>
<tr>
<td>00111</td>
<td>Translation fault&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 2</td>
</tr>
<tr>
<td>00011</td>
<td>Access flag fault&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 1</td>
</tr>
<tr>
<td></td>
<td>Access flag fault&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 2</td>
</tr>
<tr>
<td>01001</td>
<td>Domain fault&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 1</td>
</tr>
<tr>
<td>01011</td>
<td>Domain fault&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Level 2</td>
</tr>
</tbody>
</table>

<sup>a</sup> Level 1

<sup>b</sup> Level 2
The lookup level associated with MMU faults on a Short-descriptor translation table lookup

The lookup level associated with a fault is:

- For a fault generated on a translation table walk, the lookup level of the walk being performed.
- For a Translation fault, the lookup level of the translation table that gave the fault. If a fault occurs because a stage of address translation is disabled, or because the input address is outside the range specified by the appropriate base address register or registers, the fault is reported as a level 1 fault.
- For an Access flag fault, Permission fault, or Domain fault, the lookup level of the final level of translation table accessed for the translation. That is, the lookup level of the translation table that returned a Supersection, Section, or Page descriptor.

Also see Synchronous external abort errors from address translation caching structures on page G4-4122.

The Domain field in the DFSR

The DFSR includes a Domain field. This is inherited from previous versions of the VMSA. The IFSR does not include a Domain field. Summary of register updates on faults taken to PL1 modes on page G4-4131 describes when DFSR.Domain is valid.

ARM deprecates any use of the Domain field in the DFSR. The Long-descriptor translation table format does not support a Domain field, and future versions of the ARM architecture might not support a Domain field in the Short-descriptor translation table format. ARM strongly recommends that new software does not use this field.

For both Data Abort exceptions and Prefetch Abort exceptions, software can find the domain information by performing a translation table read for the faulting address and extracting the Domain field from the translation table entry.

PL1 fault reporting with the Long-descriptor translation table format

This subsection describes the fault reporting for a fault taken to a PL1 mode when address translation is using the Long-descriptor translation table format.

When the PE takes an exception, bit[9] of the FSR is set to 1 if the PE is using this FSR format.
The FSRs encode the fault in a 6-bit STATUS field, that comprises FSR[5:0]. Table G4-25 shows the encoding of that field. In addition:

- For a fault taken to a PL1 mode, Summary of register updates on faults taken to PL1 modes on page G4-4131 shows whether the corresponding FAR is updated on the fault. That is:
  - For a fault reported in the IFSR, whether the IFAR holds a valid address.
  - For a fault reported in the DFSR, whether the DFAR holds a valid address.

- For a fault taken to the Hyp mode, Summary of register updates on exceptions taken to Hyp mode on page G4-4140 shows what registers are updated on the fault.

**Table G4-25 FSR encodings when using the Long-descriptor translation table format**

<table>
<thead>
<tr>
<th>STATUSa</th>
<th>Source</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000LL</td>
<td>Address size fault. LL bits indicate levelb.</td>
<td>MMU fault</td>
</tr>
<tr>
<td>0001LL</td>
<td>Translation fault. LL bits indicate levelb.</td>
<td>MMU fault</td>
</tr>
<tr>
<td>0010LL</td>
<td>Access flag fault. LL bits indicate levelb.</td>
<td>MMU fault</td>
</tr>
<tr>
<td>0011LL</td>
<td>Permission fault. LL bits indicate levelb.</td>
<td>MMU fault</td>
</tr>
<tr>
<td>010000</td>
<td>Synchronous external abort.</td>
<td>-</td>
</tr>
<tr>
<td>011000</td>
<td>Synchronous parity or ECC error on memory access.</td>
<td>-</td>
</tr>
<tr>
<td>010001</td>
<td>SError interruptc.</td>
<td>DFSR only</td>
</tr>
<tr>
<td>011001</td>
<td>SError interruptc from a parity or ECC error on memory access.</td>
<td>DFSR only</td>
</tr>
<tr>
<td>0101LL</td>
<td>Synchronous external abort on translation table walk. LL bits indicate levelb.</td>
<td>-</td>
</tr>
<tr>
<td>0111LL</td>
<td>Synchronous parity or ECC error on memory access on translation table walk. LL bits indicate levelb.</td>
<td>-</td>
</tr>
<tr>
<td>100001</td>
<td>Alignment fault.</td>
<td>Fault on initial lookup</td>
</tr>
<tr>
<td>100010</td>
<td>Debug exception.</td>
<td>See Chapter G2 AArch32 Self-hosted Debug</td>
</tr>
<tr>
<td>110000</td>
<td>TLB conflict abort.</td>
<td>See TLB conflict aborts on page G4-4091</td>
</tr>
<tr>
<td>110100</td>
<td>IMPLEMENTATION DEFINED.</td>
<td>Lockdown, DFSR only</td>
</tr>
<tr>
<td>110101</td>
<td>IMPLEMENTATION DEFINED.</td>
<td>Unsupported Exclusive access</td>
</tr>
<tr>
<td>1111LL</td>
<td>Domain fault. LL bits indicate levelb.</td>
<td>MMU fault. 64-bit PAR only, level 1 or level 2 only. Never used in DFSR, IFSR, or HSRd</td>
</tr>
</tbody>
</table>

a. STATUS values not shown in this table are reserved. STATUS values not supported in the IFSR or DFSR are reserved for the register or registers in which they are not supported.

b. See The level associated with MMU faults on a Long-descriptor translation table lookup on page G4-4131.

c. Including asynchronous external abort on a data access, a translation table walk, or an instruction fetch.

d. A Domain fault can be reported using the Long-descriptor STATUS encodings only as a result of a fault on an address translation instruction. For more information see MMU fault on an address translation instruction on page G4-4146.
The level associated with MMU faults on a Long-descriptor translation table lookup

For MMU faults, Table G4-26 shows how the LL bits in the xFSR.STATUS field encode the lookup level associated with the fault.

Table G4-26 Use of LL bits to encode the lookup level at which the fault occurred

<table>
<thead>
<tr>
<th>LL bits</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Address size fault</td>
</tr>
<tr>
<td></td>
<td>Address size fault in TTBR0 or TTBR1.</td>
</tr>
<tr>
<td></td>
<td>All other faults</td>
</tr>
<tr>
<td></td>
<td>Reserved.</td>
</tr>
<tr>
<td>01</td>
<td>Level 1.</td>
</tr>
<tr>
<td>10</td>
<td>Level 2.</td>
</tr>
<tr>
<td>11</td>
<td>Level 3. When xFSR.STATUS indicates a Domain fault, this value is reserved.</td>
</tr>
</tbody>
</table>

The lookup level associated with a fault is:

- For a fault generated on a translation table walk, the lookup level of the walk being performed.
- For a Translation fault, the lookup level of the translation table that gave the fault. If a fault occurs because a stage of address translation is disabled, or because the input address is outside the range specified by the appropriate base address register or registers, the fault is reported as a level 1 fault.
- For an Access flag fault, the lookup level of the translation table that gave the fault.
- For a Permission fault, including a Permission fault caused by hierarchical permissions, the lookup level of the final level of translation table accessed for the translation. That is, the lookup level of the translation table that returned a Block or Page descriptor.

Also see Synchronous external abort errors from address translation caching structures on page G4-4122.

Reserved encoding in the IFSR and DFSR encodings tables

With both the Short-descriptor and the Long-descriptor FSR format, the fault encodings reserve a single encoding for Cache and TLB lockdown faults. The details of these faults and any associated subsidiary registers are IMPLEMENTATION DEFINED.

G4.12.4 Summary of register updates on faults taken to PL1 modes

For faults that generate exceptions that are taken to a PL1 mode, Table G4-27 on page G4-4132 shows the registers affected by each fault. In this table:

- Yes indicates that the register is updated.
- UNK indicates that the fault makes the register value UNKNOWN.
- A null entry, -, indicates that the fault does not affect the register.
For faults that update the DFSR using the Short-descriptor format FSR encodings, Table G4-28 on page G4-4133 shows whether DFSR.Domain is valid.

### Table G4-27 Effect of a fault taken to a PL1 mode on the reporting registers

<table>
<thead>
<tr>
<th>Fault</th>
<th>IFSR</th>
<th>IFAR</th>
<th>DFSR</th>
<th>DFAR</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Faults reported as Prefetch Abort exceptions:</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MMU fault, always synchronous</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Synchronous external abort on translation table walk</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Synchronous parity or ECC error on translation table walk</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Synchronous external abort</td>
<td>Yes</td>
<td>IMP DEF a</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Synchronous parity or ECC error on memory access</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TLB conflict abort</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td><strong>Fault reported as Data Abort exception:</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Alignment fault, always synchronous</td>
<td>-</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>MMU fault, always synchronous</td>
<td>-</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Fault on instruction cache maintenance, when using Long-descriptor translation table format b</td>
<td>UNK</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
| Fault on instruction cache maintenance, when using Short descriptor translation table format c | **either** Yes  | -    | Yes  | Yes  
|                                                   **or** UNK  | -    | Yes  | Yes  |
| Synchronous external abort on translation table walk | -    | -    | Yes  | Yes  |
| Synchronous parity or ECC error on translation table walk | -    | -    | Yes  | Yes  |
| Synchronous external abort                  | -    | -    | Yes  | IMP DEF a |
| Synchronous parity or ECC error on memory access | -    | -    | Yes  | Yes  |
| SError interrupt                            | -    | -    | Yes  | UNK   |
| SError interrupt from a parity or ECC error on memory access | -    | -    | Yes  | UNK   |
| TLB conflict abort                           | -    | -    | Yes  | Yes  |
| **Debug exceptions:**                       |      |      |      |      |
| Breakpoint, Breakpoint Instruction, or Vector Catch d | Yes  | UNK  | -    | -    |
| Watchpoint e                                | -    | -    | Yes  | Yes  |

---

a. IMPLEMENTATION DEFINED. The IFSR.FnV or DFSR.FnV bit indicates whether the register holds a valid address. See Fault address reporting on synchronous external aborts on page G4-4124.

b. When using the Long-descriptor translation table format, there is not a specific fault code for a fault on an instruction cache maintenance instruction. For more information see Data Abort on an instruction cache or branch predictor maintenance instruction by VA on page G4-4126.

c. The two lines of this entry show the alternative ways of reporting the fault when using the Short-descriptor translation table format. It is IMPLEMENTATION DEFINED which methods is used, see Data Abort on an instruction cache or branch predictor maintenance instruction by VA on page G4-4126.

d. Generates a Prefetch Abort exception.
e. Generates a Data Abort exception.
For those faults for which Table G4-27 on page G4-4132 shows that the DFSR is updated, if the fault is reported using the Short-descriptor FSR encodings, Table G4-28 shows whether DFSR.Domain is valid. In this table, UNK indicates that the fault makes DFSR.Domain UNKNOWN.

<table>
<thead>
<tr>
<th>DFSR.FS</th>
<th>Source</th>
<th>DFSR.Domain</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>00001</td>
<td>Alignment fault</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>00100</td>
<td>Fault on instruction cache maintenance instruction</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>01100</td>
<td>Synchronous external abort on translation table walk</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>01110</td>
<td>Synchronous parity or ECC error on translation table walk</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>00101</td>
<td>Translation fault</td>
<td>Level 1</td>
<td>MMU fault</td>
</tr>
<tr>
<td>00111</td>
<td>Access flag fault</td>
<td>Level 1</td>
<td>MMU fault</td>
</tr>
<tr>
<td>00110</td>
<td>Domain fault</td>
<td>Level 1</td>
<td>MMU fault</td>
</tr>
<tr>
<td>01101</td>
<td>Permission fault</td>
<td>Level 1</td>
<td>MMU fault</td>
</tr>
<tr>
<td>01111</td>
<td>Synchronous external abort</td>
<td>Level 1</td>
<td></td>
</tr>
<tr>
<td>00000</td>
<td>TLB conflict abort</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>11001</td>
<td>Synchronous parity or ECC error on memory access</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>10110</td>
<td>SError interrupt^b</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>11000</td>
<td>SError interrupt^b from a parity or ECC error on memory access</td>
<td>UNK</td>
<td>-</td>
</tr>
<tr>
<td>00010</td>
<td>Watchpoint</td>
<td>UNK</td>
<td>-</td>
</tr>
</tbody>
</table>

a. Previously, this encoding was a deprecated encoding for Alignment fault. The extensive changes in the memory model in VMSAv8-32 mean there should be no possibility of confusing the new use of this encoding with its previous use.

b. Including asynchronous external abort on a data access, a translation table walk, or an instruction fetch.

### G4.12.5 Reporting exceptions taken to Hyp mode

Hyp mode is the Non-secure EL2 mode. It is entered by taking an exception to Hyp mode.

**Note**

Software executing in Monitor mode, or at EL3 when EL3 is using AArch64, can perform an exception return to Hyp mode. This means Hyp mode can be entered either by taking an exception, or by a permitted exception return.

When EL2 is using AArch32, the following exceptions are taken to Hyp mode:

- SError interrupt exceptions, IRQ exceptions, and FIQ exceptions, from Non-secure PL0 and PL1 modes, if not routed to Secure Monitor mode, and if configured by the AMO, FMO or IMO bits. For more information see *Asynchronous exception routing controls* on page G1-3841.

- When HCR.TGE is set to 1, all exceptions that would be routed to Non-secure PL1 modes.
For more information, see *Routing exceptions from Non-secure EL0 to EL2* on page G1-3828.

- When HDCR.TDE is set to 1, any debug exception that would otherwise be taken to a Non-secure PL1 mode, see *Routing debug exceptions to EL2* on page G1-3833.

- The privilege rules for taking exceptions mean that any exception taken from Hyp mode, if not routed to EL3, must be taken to Hyp mode.

- Hypervisor Call exceptions, and Hyp Trap exceptions, are always taken to Hyp mode. These exceptions are supported only as part of EL2.

  When EL2 is implemented, various operations from Non-secure PL0 and PL1 modes can be *trapped* to Hyp mode, using the Hyp Trap exception. For more information, see *EL2 configurable controls* on page G1-3894.

These exceptions include any memory system fault that occurs:

- On a memory access from Hyp mode.
- On memory access from a Non-secure PL0 or PL1 mode:
  - On a stage 2 translation, from IPA to PA.
  - On the stage 2 translation of an address accessed in performing a stage 1 translation table walk.

*Memory fault reporting in Hyp mode* on page G4-4135 gives more information about these faults.

The following exceptions provide *syndrome* information in the HSR:

- Any synchronous exception taken to Hyp mode.
- Some exceptions taken from Debug state that would be taken to Hyp mode if the PE was in Non-debug state, see *Exceptions in Debug state* on page H2-4874.

  — In Debug state, the PE does not change mode on taking an exception.
  — As *Exceptions in Debug state* on page H2-4874 describes, some other exceptions taken from Debug state make the HSR UNKNOWN.

The syndrome information in the HSR includes the fault status code otherwise provided by the fault status register, and extends the fault reporting compared to that available for an exception taken to a PL1 mode. For more information, see *Use of the HSR* on page G4-4137.

In addition, for a Debug exception taken to Hyp mode, DBGDSCRint.MOE or DBGDTTRRXext.MOE shows what caused the Debug exception. This bit is valid regardless of whether the Debug exception was taken from Hyp mode or from another Non-secure mode.

*Registers used for reporting exceptions taken to Hyp mode* lists all of the registers used for exception reporting in Hyp mode.

**Registers used for reporting exceptions taken to Hyp mode**

The following registers are used for reporting exceptions taken to Hyp mode:

- The HSR holds syndrome information for the exception.
- The HDFAR holds the VA associated with a Data Abort exception.
- The HIFAR holds the VA associated with a Prefetch Abort exception.
- The HPFAR holds bits[39:12] of the IPA associated with some aborts on stage 2 address translations.

In addition, if implemented, the optional HADFSR and HAIFSR can provide additional fault information, see *Hyp Auxiliary Fault Syndrome Registers*.

**Hyp Auxiliary Fault Syndrome Registers**

EL2 also defines encodings for the following Hyp Auxiliary Fault Syndrome Registers:

- The Hyp Auxiliary Data Fault Syndrome Register, HADFSR.
- The Hyp Auxiliary Instruction Fault Syndrome Register, HAIFSR.
An implementation can use these registers to return additional fault status information for aborts taken to Hyp mode. They are the Hyp mode equivalents of the registers described in Auxiliary Fault Status Registers on page G4-4125. An example use of these registers is to return more information for diagnosing parity or ECC errors.

The architectural requirements for the HADFSR and HAIFSR are:

1. The position of these registers is architecturally-defined, but the content and use of the registers is IMPLEMENTATION DEFINED.
2. An implementation with no requirement for additional fault reporting can implement these registers as UNK/SBZP, but the architecture does not require it to do so.

**Memory fault reporting in Hyp mode**

Prefetch Abort and Data Abort exceptions taken to Hyp mode report memory faults. For these aborts, the HSR contains the following fault status information:

1. The HSR.EC field indicates the type of abort, as Table G4-29 shows.
2. The HSR.ISS field holds more information about the abort. In particular:
   - The content of this field holds the status field for the abort, using the encodings defined in PL1 fault reporting with the Long-descriptor translation table format on page G4-4129.
   - Other subfields of the ISS give more information about the exception, equivalent to the information returned in the FSR for a memory fault reported at PL1.

See the descriptions of the ISS fields for the memory faults, referenced from the Syndrome description column of Table G4-29, for information about the returned fault information.

**Table G4-29 HSR.EC encodings for aborts taken to Hyp mode**

<table>
<thead>
<tr>
<th>HSR.EC</th>
<th>Abort</th>
<th>Syndrome description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>Prefetch Abort taken from Non-secure PL0 or PL1 mode</td>
<td>ISS encoding for an exception from a Prefetch Abort on page G6-4406</td>
</tr>
<tr>
<td>0x21</td>
<td>Prefetch Abort taken from Hyp mode</td>
<td></td>
</tr>
<tr>
<td>0x24</td>
<td>Data Abort taken from Non-secure PL0 or PL1 mode</td>
<td>ISS encoding for an exception from a Data Abort on page G6-4408</td>
</tr>
<tr>
<td>0x25</td>
<td>Data Abort taken from Hyp mode</td>
<td></td>
</tr>
</tbody>
</table>

For more information, see Use of the HSR on page G4-4137.

A Prefetch Abort exception is taken synchronously with the instruction that the abort is reported on. This means:

1. If the PE attempts to execute the instruction a Prefetch Abort exception is generated.
2. If an instruction fetch is issued but the PE does not attempt to execute the prefetched instruction, no Prefetch Abort exception is generated. For example, if the execution flow branches round a prefetched instruction that would abort if the PE attempted to execute it, no Prefetch Abort exception is generated.

**Register updates on exception reporting in Hyp mode**

The use of the HSR, and of the other registers listed in Registers used for reporting exceptions taken to Hyp mode on page G4-4134, depends on the cause of the Abort. In reporting these faults, in general:

1. If the fault generates a synchronous Data Abort exception, the HDFAR holds the associated VA, but see Fault address reporting on synchronous external aborts on page G4-4124 for a permitted exception to this requirement.
2. If the fault generates a Prefetch Abort exception, the HIFAR holds the associated VA, but see Fault address reporting on synchronous external aborts on page G4-4124 for a permitted exception to this requirement.
• In the following cases, the HPFAR holds the faulting IPA:
  — A Translation or Access flag fault on a stage 2 translation.
  — A Translation, Access flag, or Permission fault on the stage 2 translation of an address accessed in a
    stage 1 translation table walk.
  — A stage 2 Address size fault.
  In all other cases, the HPFAR is UNKNOWN.

• On a Data Abort exception that is taken to Hyp mode, the HIFAR is UNKNOWN.

• On a Prefetch Abort exception that is taken to Hyp mode, the HDFAR is UNKNOWN.

In addition, the reporting of particular aborts is as follows:

Abort on the stage 1 translation for a memory access from Hyp mode

The HDFAR or HIFAR holds the VA that caused the fault. The STATUS subfield of HSR.ISS indicates the type of fault, Translation, Address size, Access flag, or Permission. The HPFAR is UNKNOWN.

Abort on the stage 2 translation for a memory access from a Non-secure PL1 or PL0 mode

This includes aborts on the stage 2 translation of a memory access made as part of a translation table walk for a stage 1 translation. The HDFAR or HIFAR holds the VA that caused the fault. The STATUS subfield of HSR.ISS indicates the type of fault, Translation, Address size, Access flag, or Permission.

For any Access flag fault or Translation fault, and also for any Permission fault on the stage 2 translation of a memory access made as part of a translation table walk for a stage 1 translation, the HPFAR holds the IPA that caused the fault. Otherwise, the HPFAR is UNKNOWN.

Abort caused by a synchronous external abort, or synchronous parity or ECC error, and taken to Hyp mode

The HDFAR or HIFAR holds the VA that caused the fault, but see Fault address reporting on synchronous external aborts on page G4-4124 for a permitted exception to this requirement. The HPFAR is UNKNOWN.

Data Abort caused by a Watchpoint exception and routed to Hyp mode because HDCR.TDE is set to 1

When HDCR.TDE is set to 1, a Watchpoint exception generated in a Non-secure PL1 or PL0 mode, that would otherwise generate a Data Abort exception, is routed to Hyp mode and generates a Hyp Trap exception.

HDFAR is set to the address that generated the watchpoint.

Note: ELR_hyp indicates the address of the instruction that triggered the watchpoint.

A watchpointed address can be any byte-aligned address. The address reported in HDFAR might not be the watchpointed address, and, for a watchpoint due to an operation other than a Data Cache maintenance instruction, can be any address between and including:

• The lowest address accessed by the instruction that triggered the watchpoint.
• The highest watchpointed address accessed by that instruction.

If multiple watchpoints are set in this range, there is no guarantee of which watchpoint is generated.

Note: In particular, there is no guarantee of generating the watchpoint with the lowest address in the range.

The address must also be within a naturally-aligned block of memory of an IMPLEMENTATION DEFINED power-of-two size, containing a watchpoint address accessed by that location.
Note

The implementation defined power-of-two size must be no larger than the block size of the AArch64 DC ZVA operation.

See also Watchpoint exceptions on page G2-3961.

In all cases, HPFAR is UNKNOWN.

Prefetch Abort caused by a Breakpoint Instruction exception and taken to Hyp mode

This abort is generated if a BKPT instruction is executed in Hyp mode. The abort leaves the HIFAR and HPFAR UNKNOWN.

See also Breakpoint Instruction exceptions on page G2-3935.

Prefetch Abort caused by a Breakpoint Instruction, Breakpoint, or Vector Catch exception, and routed to Hyp mode because HDCR.TDE is set to 1

When HDCR.TDE is set to 1, a debug exception, generated in a Non-secure PL1 or PL0 mode, that would otherwise generate a Prefetch Abort exception, is routed to Hyp mode and generates a Hyp Trap exception.

The abort leaves the HIFAR and HPFAR UNKNOWN. This is identical to the reporting of a Prefetch Abort exception caused by a Debug exception on a BKPT instruction that is executed in Hyp mode.

Note

The difference between these two cases is:

- The Debug exception on a BKPT instruction executed in Hyp mode generates a Prefetch Abort exception, taken to Hyp mode, and reported in the HSR using EC value 0x21.
- Aborts generated because HDCR.TDE is set to 1 generate a Hyp Trap exception, and are reported in the HSR using EC value 0x20.

Use of the HSR

The HSR holds syndrome information for any synchronous exception taken to Hyp mode. Compared with the reporting of exceptions taken to PL1 modes, the HSR:

- Always provides details of the fault. The DFSR and IFSR are not used.
- Provides more extensive information, for a wider range of exceptions.

Note

IRQ and FIQ exceptions taken to Hyp mode do not report any syndrome information in the HSR.

HSR, Hyp Syndrome Register on page G6-4393 describes the HSR, this section summarizes the general form of the register, to show how it encodes exception syndrome information. The register comprises:

- A 6-bit Exception class field, EC, that indicates the cause of the exception.
- An instruction length bit, IL. When an exception is caused by trapping an instruction to Hyp mode, this bit indicates the length of the trapped instruction, as follows:
  - 0  16-bit instruction trapped.
  - 1  32-bit instruction trapped.
  In other cases the IL field is not valid and is RES1.
- An instruction specific syndrome field, ISS. Architecturally, this field could be defined independently for each defined Exception class (EC), but in practice several ISS formats are common to more than one EC.
The format of the HSR depends on the value of the EC field, as follows:

\[ 0b000000 \leq EC \leq 0b001100 \]

The ISS part of the returned value includes the CV and COND fields described in *Encoding of ISS[24:20] when 0b000000 \leq EC \leq 0b001110*. Figure G4-19 shows the HSR format in this case.

![Figure G4-19 HSR format when the ISS includes CV and COND fields](image)

**EC==0b000000 or EC0b001110** There are no generic fields within the ISS. Figure G4-20 shows the HSR format in this case.

![Figure G4-20 HSR format when the ISS does not include a COND field](image)

*Encoding of ISS[24:20] when 0b000000 \leq EC \leq 0b001110*

For EC values that are nonzero and less than or equal to 0b001110, ISS[24:20] provides the condition code field for the trapped instruction, together with a valid flag for this field. The encoding of this part of the ISS field is:

- **CV, ISS[24]**  
  Condition code valid. Possible values of this bit are:
  - 0 The COND field is not valid.
  - 1 The COND field is valid

- **COND, ISS[23:20]**  
  The condition code for the trapped instruction. This field is valid only when CV is set to 1.
  
  If CV is set to 0, this field is UNK/SBZP.

The full descriptions of the HSR.ISS formats give more information about the CV field.

---

**Note**

In some circumstances, it is IMPLEMENTATION DEFINED whether a conditional instruction that fails its condition code check generates an Undefined Instruction exception, see *Conditional execution of undefined instructions on page G1-3851.*
**HSR exception classes**

Table G4-30 shows the encoding of the HSR exception class field, EC. Values of EC not shown in the table are reserved. For each EC value, the table references a subsection of the description of the HSR that describes the associated ISS format and gives information about the cause of the exception, for example the configuration required to enable the associated trap.

<table>
<thead>
<tr>
<th>EC</th>
<th>Exception class</th>
<th>ISS description, or notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000000</td>
<td>Unknown reason</td>
<td><strong>ISS encoding for exceptions with an unknown reason on page G6-4396.</strong></td>
</tr>
<tr>
<td>0b000002</td>
<td>Trapped WFI or WFE instruction</td>
<td><strong>ISS encoding for an exception from a WFI or WFE instruction on page G6-4397.</strong></td>
</tr>
<tr>
<td>0b000011</td>
<td>Trapped MCR or MRC access with (coproc==0b1111)</td>
<td><strong>ISS encoding for an exception from an MCR or MRC access on page G6-4398.</strong></td>
</tr>
<tr>
<td>0b000100</td>
<td>Trapped MCR or MRC access with (coproc==0b1111)</td>
<td><strong>ISS encoding for an exception from an MCRR or MRRC access on page G6-4400.</strong></td>
</tr>
<tr>
<td>0b000101</td>
<td>Trapped MCR or MRC access with (coproc==0b1110)</td>
<td><strong>ISS encoding for an exception from an MCR or MRC access on page G6-4398.</strong></td>
</tr>
<tr>
<td>0b000110</td>
<td>Trapped LDC or STC access</td>
<td><strong>ISS encoding for an exception from an LDC or STC instruction on page G6-4401.</strong></td>
</tr>
<tr>
<td>0b000111</td>
<td>Advanced SIMD or floating-point functionality trapped by a HCPTR{TASE, TCP10} control</td>
<td><strong>ISS encoding for an exception from an access to SIMD or floating-point functionality, resulting from HCPTR on page G6-4403.</strong></td>
</tr>
<tr>
<td>0b001000</td>
<td>Trapped VMRS access, from ID group traps, that is not reported using EC 0b000111</td>
<td><strong>ISS encoding for an exception from an MCR or MRC access on page G6-4398.</strong> This trap is not taken if the HCPTR settings trap the access.</td>
</tr>
<tr>
<td>0b001100</td>
<td>Trapped MRRC access with (coproc==0b1110)</td>
<td><strong>ISS encoding for an exception from an MCRR or MRRC access on page G6-4400.</strong></td>
</tr>
<tr>
<td>0b001110</td>
<td>Illegal exception return to AArch32 state</td>
<td><strong>ISS encoding for an exception from an Illegal state or PC alignment fault on page G6-4408.</strong></td>
</tr>
<tr>
<td>0b010001</td>
<td>Exception on SVC execution in AArch32 state routed to EL2</td>
<td><strong>ISS encoding for an exception from HVC or SVC instruction execution on page G6-4404.</strong></td>
</tr>
<tr>
<td>0b010010</td>
<td>HVC instruction execution in AArch32 state, when HVC is not disabled</td>
<td></td>
</tr>
<tr>
<td>0b010011</td>
<td>Trapped execution of SMC instruction in AArch32 state</td>
<td><strong>ISS encoding for an exception from SMC instruction execution on page G6-4405.</strong></td>
</tr>
<tr>
<td>0b010000</td>
<td>Prefetch Abort from a lower Exception level</td>
<td><strong>ISS encoding for an exception from a Prefetch Abort on page G6-4406.</strong></td>
</tr>
<tr>
<td>0b010001</td>
<td>Prefetch Abort taken without a change in Exception level</td>
<td></td>
</tr>
<tr>
<td>0b010010</td>
<td>PC alignment exception.</td>
<td><strong>ISS encoding for an exception from an Illegal state or PC alignment fault on page G6-4408.</strong></td>
</tr>
<tr>
<td>0b010100</td>
<td>Data Abort from a lower Exception level</td>
<td><strong>ISS encoding for an exception from a Data Abort on page G6–4408.</strong></td>
</tr>
<tr>
<td>0b010101</td>
<td>Data Abort taken without a change in Exception level</td>
<td></td>
</tr>
</tbody>
</table>

All EC encodings not shown in Table G4-29 on page G4-4135 are reserved by ARM.
G4.12.6 Summary of register updates on exceptions taken to Hyp mode

For memory system faults that generate exceptions that are taken to Hyp mode, Table G4-31 shows the registers affected by each fault. In this table:

- **Yes** indicates that the register is updated.
- **UNK** indicates that the fault makes the register value **UNKNOWN**.
- A null entry, `-`, indicates that the fault does not affect the register.

**Note**

For a list of the MMU faults see *MMU faults in AArch32 state* on page G4-4118.

<table>
<thead>
<tr>
<th>Fault</th>
<th>HSR</th>
<th>HIFAR</th>
<th>HDFAR</th>
<th>HPFAR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fault reported as Prefetch Abort exceptions:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MMU fault(^a) at stage 1.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>UNK</td>
</tr>
<tr>
<td>Translation or Access flag MMU fault(^a) at stage 2.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
</tr>
<tr>
<td>Other(^b) MMU fault(^a) at stage 2.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>UNK</td>
</tr>
<tr>
<td>Stage 2 MMU fault(^a) on a stage 1 translation.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
</tr>
<tr>
<td>Synchronous external abort on translation table walk.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>UNK</td>
</tr>
<tr>
<td>Synchronous parity or ECC error on translation table walk.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>UNK</td>
</tr>
<tr>
<td>Synchronous external abort.</td>
<td>Yes</td>
<td>IMP(^c)</td>
<td>DEF(^c)</td>
<td>UNK</td>
</tr>
<tr>
<td>Synchronous parity or ECC error on memory access.</td>
<td>Yes</td>
<td>Yes</td>
<td>UNK</td>
<td>UNK</td>
</tr>
<tr>
<td>Fault reported as Data Abort exception:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MMU fault(^a) at stage 1.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>UNK</td>
</tr>
<tr>
<td>Translation or Access flag MMU fault(^a) at stage 2.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Other(^b) MMU fault(^a) at stage 2.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>UNK</td>
</tr>
<tr>
<td>Stage 2 MMU fault(^a) on a stage 1 translation.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Synchronous external abort on translation table walk.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>UNK</td>
</tr>
<tr>
<td>Synchronous parity or ECC error on translation table walk.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>UNK</td>
</tr>
<tr>
<td>Synchronous external abort.</td>
<td>Yes</td>
<td>UNK</td>
<td>IMP(^c)</td>
<td>DEF(^c)</td>
</tr>
<tr>
<td>Synchronous parity or ECC error on memory access.</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>UNK</td>
</tr>
<tr>
<td>SError interrupt</td>
<td>Yes</td>
<td>UNK</td>
<td>Yes</td>
<td>UNK</td>
</tr>
<tr>
<td>SError interrupt from a parity or ECC error on memory access.</td>
<td>Yes</td>
<td>UNK</td>
<td>UNK</td>
<td>UNK</td>
</tr>
</tbody>
</table>

Debug exception:

Breakpoint Instruction\(^d\), generates a Prefetch Abort exception. | Yes  | UNK   | -     | UNK   |
Note

Unlike Table G4-27 on page G4-4132, the Hyp mode fault reporting table does not include an entry for a fault on an instruction cache maintenance instruction. That is because, when the fault is taken to Hyp mode, the reporting indicates the cause of the fault, for example a Translation fault, and ISS.CM is set to 1 to indicate that the fault was on a cache maintenance instruction, see ISS encoding for an exception from a Data Abort on page G6-4408.

Classification of MMU faults taken to Hyp mode

This subsection gives more information about the MMU faults shown in Table G4-31 on page G4-4140.

Note

All MMU faults are synchronous.

The table uses the following descriptions for MMU faults taken to Hyp mode:

**MMU fault at stage 1**

This is an MMU fault generated on a stage 1 translation performed in the Non-secure PL2 translation regime.

**MMU fault at stage 2**

This is an MMU fault generated on a stage 2 translation performed in the Non-secure PL1&0 translation regime.

As the table shows, for the faults in this group:

- Translation and Access flag faults update the HPFAR
- Permission faults leave the HPFAR UNKNOWN.

**MMU stage 2 fault on a stage 1 translation**

This is an MMU fault generated on the stage 2 translation of an address accessed in a stage 1 translation table walk performed in the Non-secure PL1&0 translation regime. For more information about these faults see Stage 2 fault on a stage 1 translation table walk on page G4-4117.

Figure G4-1 on page G4-4024 shows the different translation regimes and associated stages of translation.
G4.13 Address translation instructions

The System register encoding space includes encodings for instructions that either:

- Translate a virtual address (VA) to a physical address (PA).
- Translate a virtual address (VA) to an intermediate physical address (IPA).

Address translation instructions, functional group on page G4-4204 summarizes these instructions.

When using the Short-descriptor translation table format, all translations performed by these instructions take account of TEX remap when this is enabled, see Short-descriptor format memory region attributes, with TEX remap on page G4-4080.

An address translation instruction that executes successfully returns the output address, a PA or an IPA, in the PAR. This is a 64-bit register, that can hold addresses of up to 40 bits.

It is IMPLEMENTATION DEFINED whether the address translation instructions return the values held in a TLB or the result of a translation table walk. Therefore, ARM recommends that these instructions are not used at a time when the TLB entries might be different from the underlying translation tables held in memory.

The following sections give more information about these instructions:

- Address translation instruction naming and operation summary.
- Encoding and availability of the address translation instructions on page G4-4144.
- Determining the PAR format on page G4-4145.
- Handling of faults and aborts during an address translation instruction on page G4-4146.

G4.13.1 Address translation instruction naming and operation summary

Some older documentation uses the original names for the address translation instructions that were included in the original ARMv7 documentation. Table G4-32 summarizes the instructions that are available in AArch32 state, and relates the old instruction names to the current names.

<table>
<thead>
<tr>
<th>Name</th>
<th>Old name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATS1CPR, ATS1CPW, ATS1CUR, ATS1CUW</td>
<td>V2PCWPR, V2PCWPW, V2PCWUR, V2PCWUW</td>
<td>See ATS1Cxx, Address translation stage 1, current security state on page G4-4143</td>
</tr>
<tr>
<td>ATS12NSOPR, ATS12NSOPW, ATS12NSOUR, ATS12NSOUW</td>
<td>V2POWPR, V2POWPW, V2POWUR, V2POWUW</td>
<td>See ATS12NSOxx, Address translation stages 1 and 2, Non-secure state only on page G4-4143</td>
</tr>
<tr>
<td>ATS1HR, ATS1HW</td>
<td>Not applicablea</td>
<td>See ATS1Hx, Address translation stage 1, Hyp mode on page G4-4144</td>
</tr>
</tbody>
</table>

a. Instructions are part of EL2 and have no equivalent in the older descriptions.

In an implementation that does not include EL2, there is no distinction between stage 1 translations and stage 1 and 2 combined translations.

For the stage 1 current state and stages 1 and 2 Non-secure state only instructions, the meanings of the last two letters of the names are:

- PR: PL1 mode, read operation.
- PW: PL1 mode, write operation.
- UR: User mode, read operation.
- UW: User mode, write operation.

--- Note ---

User mode can be described as the unprivileged mode. It is the only PL0 mode.
For the \textit{stage 1 Hyp mode} instructions, the last letter of the instruction name is \texttt{R} for the read operation and \texttt{W} for the write operation.

See also \textit{Encoding and availability of the address translation instructions} on page G4-4144.

\textbf{ATS1Cxx, Address translation stage 1, current security state}

Any VMSAv8-32 implementation supports the ATS1Cxx instructions. They can be executed by any software executing at PL1 or higher, in either Security state.

The ATS1Cxx instructions are \texttt{ATS1CPR}, \texttt{ATS1CPW}, \texttt{ATS1CUR}, and \texttt{ATS1CUW}. These instructions perform the address translations of the PL1&0 translation regime.

In an implementation that includes EL2, when executed in Non-secure state, these instructions return the IPA that is the output address of the stage 1 translation. \textit{Figure G4-1} on page G4-4024 shows the different translation regimes.

\textbf{Note}

The Non-secure PL1 and PL0 modes have no visibility of the stage 2 address translations, that can be defined only at PL2, and translate IPAs to be PAs.

See \textit{Determining the PAR format} on page G4-4145 for the format used when returning the result of these instructions.

\textbf{ATS12NSOxx, Address translation stages 1 and 2, Non-secure state only}

A VMSAv8-32 implementation supports the ATS12NSOxx instructions only if it includes EL2. In an implementation that includes EL2, in AArch32 state, they can be executed:

- By software executing in Non-secure state at EL2. This means by software executing in Hyp mode.
- If the implementation includes EL3, when EL3 is using AArch32, by software executing in Secure state at PL1.

The ATS12NSOxx instructions are \texttt{ATS12NSOPR}, \texttt{ATS12NSOPW}, \texttt{ATS12NSOUR}, and \texttt{ATS12NSOUW}.

In an implementation that includes EL3, when EL3 is using AArch64 and EL1 is using AArch32, any execution of an ATS12NSOxx instruction at Secure EL1 is trapped as an exception that is taken to EL3.

In an implementation that does not include EL2, but includes EL3, when EL3 is using AArch32 these instructions are \texttt{UNDEFINED} but each instruction behaves in the same way as the equivalent ATS1Cxx instruction.

If an implementation does not include EL2 and does not include EL3 then these instructions are \texttt{CONSTRAINED UNPREDICTABLE}, with the permitted behavior that the instructions are \texttt{UNDEFINED}, see \textit{Unallocated System register access instructions} on page K1-5460.

ARM deprecates use of these instructions from any Secure PL1 mode other than Monitor mode.

In Secure state and in Non-secure Hyp mode these instructions perform the translations made by the Non-secure PL1&0 translation regime.

These instructions always return the PA and final attributes generated by the translation. That is, for an implementation that includes EL2, they return:

- The result of the two stages of address translation for the specified Non-secure input address.
- The memory attributes obtained by the combination of the stage 1 and stage 2 attributes.
From Hyp mode, the ATS1Cxx and ATS12NSOxx instructions both return the results of address translations that would be performed in the Non-secure modes other than Hyp mode. The difference is:

- The ATS1Cxx instructions return the Non-secure PL1 view of the associated address translation. That is, they return the IPA output address corresponding to the VA input address.
- The ATS12NSOxx instructions return the EL2, or Hyp mode, view of the associated address translation. That is, they return the PA output address corresponding to the VA input address, generated by two stages of translation.

See Determining the PAR format on page G4-4145 for the format used when returning the result of these instructions.

**ATS1Hx, Address translation stage 1, Hyp mode**

A VMSAv8-32 implementation supports the ATS1Hx instructions only if it includes EL2. They can be executed by:

- Software executing in Non-secure state at PL2. This means by software executing in Hyp mode.
- Software executing in Secure state in Monitor mode.

The ATS1Hx instructions are ATS1HR and ATS1HW. In an implementation that includes EL3, these instructions are CONSTRAINED UNPREDICTABLE if executed in a Secure PL1 mode other than Monitor mode, see Hyp mode VA to PA address translation instructions on page K1-5476.

If an implementation does not include EL2 then these instructions are CONSTRAINED UNPREDICTABLE, with the permitted behavior that the instructions are UNDEFINED, see Unallocated System register access instructions on page K1-5460.

These instructions perform the translations made by the Non-secure EL2 translation regime. The instruction takes a VA input address and returns a PA output address.

These instructions always return a result in a 64-bit format PAR.

### Encoding and availability of the address translation instructions

Software executing at PL0 never has any visibility of the address translation instructions, but software executing at PL1 or higher can use the unprivileged address translation instructions to find the address translations used for memory accesses by software executing at PL0 and PL1.

**Note**

For information about translations when the stage of address translation is disabled see The effects of disabling address translation stages on VMSAv8-32 behavior on page G4-4031.

Table G4-33 shows the encodings for the address translation instructions, and their availability in different implementations in different PE modes and states.

<table>
<thead>
<tr>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>c8</td>
<td>0</td>
<td>ATS1CPR</td>
<td>WO</td>
<td>PL1 stage 1 read translation, current state</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>1</td>
<td>ATS1CPW</td>
<td>WO</td>
<td>PL1 stage 1 write translation, current state</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>2</td>
<td>ATS1CUR</td>
<td>WO</td>
<td>Unprivileged stage 1 read translation, current state</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>3</td>
<td>ATS1CUW</td>
<td>WO</td>
<td>Unprivileged stage 1 write translation, current state</td>
</tr>
</tbody>
</table>
The result of an instruction is always returned in the PAR. The PAR is a RW register and:

- In all implementations, the 32-bit format PAR is accessed using an MCR or MRC instruction with CRn set to c7, CRm set to c4, and opc1 and opc2 both set to 0.
- The 64-bit format PAR is accessed using an MCRR or MRRC instruction with CRm set to c7, and opc1 set to 0.

Address translation instructions that are not available in a particular implementation are reserved and CONSTRAINED UNPREDICTABLE. For example:

- In an implementation that does not include EL2, the encodings with an opc1 value of 4 are reserved and CONSTRAINED UNPREDICTABLE. These are the ATS1Hx operations.
- In an implementation that does not include either EL2 or EL3, the encodings with opc2 values of 4-7 are reserved and CONSTRAINED UNPREDICTABLE. These are the ATS12NSOxx operations.

The CONSTRAINED UNPREDICTABLE behavior of these encodings is that they are UNDEFINED, see Unallocated System register access instructions on page K1-5460.

### G4.13.3 Determining the PAR format

The PAR is a 64-bit register, that supports both 32-bit and 64-bit PAR formats. This section describes how the PAR format is determined, for returning a result from each of the groups of address translation instructions. The returned result might be the translated address, or might indicate a fault on the translation, see Handling of faults and aborts during an address translation instruction on page G4-4146.

#### ATS1Cxx instructions

Address translations for the current state. From modes other than Hyp mode:

- TTBCR.EAE determines whether the result is returned using the 32-bit or the 64-bit PAR format.
- If the implementation includes EL3, the translation performed is for the current security state and, depending on that state:
  - The Secure or Non-secure TTBCR.EAE determines the PAR format.
  - The result is returned to the Secure or Non-secure instance of the PAR

Instructions executed in Hyp mode always return a result to the Non-secure PAR, using the 64-bit format.
ATS12NSOxx instructions

Address translations for the Non-secure PL1 and PL0 modes. These instructions return a result using the 64-bit PAR format if at least one of the following is true:

- The Non-secure TTBCR.EAE bit is set to 1.
- The implementation includes EL2, and the value of HCR.VM is 1.

Otherwise, the instruction returns a result using the 32-bit PAR format.

Instructions executed in a Secure PL1 mode return a result to the Secure PAR. Instructions executed in Hyp mode return a result to the Non-secure PAR.

ATS1Hx instructions

Address translations from Hyp mode. These instructions always return a result using the 64-bit PAR format.

Instructions executed in Secure Monitor mode return a result to the Secure PAR. Instructions executed in Non-secure Hyp mode return a result to the Non-secure PAR.

G4.13.4 Handling of faults and aborts during an address translation instruction

When a stage of address translation is enabled, any corresponding address translation instruction requires a translation table lookup, and this might require a translation table walk. However, the input address for the translation might be a faulting address, either because:

- The translation table entries used for the translation indicate a fault.
- A stage 2 fault or an external abort occurs on the required translation table walk.

VMSA v8-32 memory aborts on page G4-4110 describes the faults that might occur on a translation table walk in AArch32 state.

How the fault is handled, and whether it generates an exception, depends on the cause of the fault, as described in:

- MMU fault on an address translation instruction.
- External abort during an address translation instruction on page G4-4147.
- Stage 2 fault on a current state address translation instruction on page G4-4147.

MMU fault on an address translation instruction

In the following cases, an MMU fault on an address translation is reported in the PAR, and no abort is taken. This applies:

- For a faulting address translation instruction executed in Hyp mode, or in a Secure PL1 mode.
- For a faulting address translation instruction executed in a Non-secure PL1 mode, for cases where the fault would generate a stage 1 abort if it occurred on the equivalent load or store operation.

Using the PAR to report a fault on an address translation instruction on page G4-4147 gives more information about how these faults are reported.

--- Note ---

- The Domain fault encodings shown in Table G4-25 on page G4-4130 are used only for reporting a fault on an address translation instruction that uses the 64-bit PAR format. That is, they are used only in an implementation that includes EL2, and are used for reporting a Domain fault on either:
  - An ATS1Cxx operation from Hyp mode.
  - An ATS12NSOxx operation when HCR.VM is set to 1.

These encodings are never used for fault reporting in the DFSR, IFSR, or HSR.

- For an address translation instruction executed in a Non-secure PL1 mode, for a fault that would generate a stage 2 abort if it occurred on the equivalent load or store operation, the stage 2 abort is generated as described in Stage 2 fault on a current state address translation instruction on page G4-4147.
Using the PAR to report a fault on an address translation instruction

For a fault on an address translation instruction for which no abort is taken, the PAR is updated with the following information, to indicate the fault:

- The fault code, that would normally be written to the Fault status register. The code used depends on the current translation table format, as described in either:
  - PL1 fault reporting with the Short-descriptor translation table format on page G4-4128.
  - PL1 fault reporting with the Long-descriptor translation table format on page G4-4129.

See also the Note at the start of Determining the PAR format on page G4-4145 about the Domain fault encodings shown in Table G4-25 on page G4-4130.

- A status bit, that indicates that the translation operation failed.

The fault does not update any Fault Address Register.

External abort during an address translation instruction

As stated in External abort on a translation table walk on page G4-4120, an external abort on a translation table walk generates a Data Abort exception. The abort can be synchronous or asynchronous, and behaves as follows:

Synchronous external abort on a translation table walk

The fault status and fault address registers of the Security state to which the abort is taken are updated. The fault status register indicates the appropriate external abort on a Translation fault, and the fault address register indicates the input address for the translation.

The PAR is UNKNOWN.

Asynchronous external abort on a translation table walk

The fault status register of the Security state to which the abort is taken is updated, to indicate the asynchronous external abort. No fault address registers are updated.

The PAR is UNKNOWN.

Stage 2 fault on a current state address translation instruction

If the PE is in a Non-secure PL1 mode and performs one of the ATS1C** operations, then a fault in the stage 2 translation of an address accessed in a stage 1 translation table lookup generates an exception. This is equivalent to the case described in Stage 2 fault on a stage 1 translation table walk on page G4-4117. When this fault occurs on an ATS1C** address translation instruction:

- A Hyp Trap exception is taken to Hyp mode.
- The PAR is UNKNOWN.
- The HSR indicates that:
  - The fault occurred on a translation table walk.
  - The operation that faulted was a cache maintenance instruction.
- The HPFAR holds the IPA that faulted.
- The HDFAR holds the VA that the executing software supplied to the address translation instruction.
G4.14 About the System registers for VMSAv8-32

The System registers and System instructions that are accessible in AArch32 state are almost all in the encoding space described in The AArch32 System register interface on page G1-3877. This section gives general information about these registers, which comprise:

- Registers in the (coproc==0b1111) encoding space, that provide control and status information for the PE in Non-debug state.
- Registers in the (coproc==0b1110) encoding space, including:
  - Debug registers.
  - Trace registers.
  - Legacy execution environment registers.

VMSAv8-32 organization of registers in the (coproc==0b1110) encoding space on page G4-4172 summarizes the registers in the (coproc==0b1110) encoding space, and indicates where these registers are described, either in this manual or in other architecture specifications.

VMSAv8-32 organization of registers in the (coproc==0b1111) encoding space on page G4-4175 summarizes the registers in the (coproc==0b1111) encoding space, and indicates where in this manual these registers are described.

This section gives general information about the AArch32 System registers, and the conventions used in describing these registers.

Note
Many implementations include other interfaces to some System registers, for example a memory-mapped interface to some debug System registers. These are described in the appropriate sections of this manual.

This section is organized as follows:
- About AArch32 System register accesses.
- General behavior of System registers on page G4-4151.
- Classification of System registers on page G4-4154.
- Synchronization of changes to AArch32 System registers on page G4-4163.
- Fixed values in register diagrams on page G4-4169.
- Principles of the ID scheme for fields in ID registers on page G4-4169.

G4.14.1 About AArch32 System register accesses

The following subsections give more information about accesses to the AArch32 System registers:
- Ordering of reads of System registers.
- Accessing 32-bit System registers on page G4-4149.
- Accessing 64-bit System registers on page G4-4150.

Ordering of reads of System registers

Reads of the System registers can occur out of order with respect to earlier instructions executed on the same PE, provided that the data dependencies between the instructions, specified in Synchronization of changes to AArch32 System registers on page G4-4163, are met.

Note
In particular, System registers holding self-incrementing counts, for example the Performance Monitors counters or the Generic Timer counter or timers, can be read early. This means that, for example, if a memory communication is used to communicate a read of the Generic Timer counter, an ISB must be inserted between the read of the memory location used for this communication and the read of the Generic Timer counter if it is required that the Generic Timer counter returns a count value that is later than the memory communication.
Accessing 32-bit System registers

Software accesses most 32-bit System registers using the generic MCR and MRC System register access instructions, specifying some or all of the parameters \[\text{coproc, CRn, opc1, CRm, opc2}\], where:

- \text{coproc} identifies the primary region of the System register encoding space. Takes one of the values:
  - \(\text{p14}\) Encoded as \(0b1110\).
  - \(\text{p15}\) Encoded as \(0b1111\).

- \(\text{CRn}\) Takes a value in the range \(c0\)-\(c15\), encoded the corresponding 4-bit binary value, \(0b0000\)-\(0b1111\).
  - In the \(\text{coproc}==0b1110\) encoding space, the \text{opc1} value identifies the System register functional group, and \text{CRn} is the most significant identifier for the required register within that group.
  - In the \(\text{coproc}==0b1111\) encoding space, \text{CRn} is the most significant identifier for the required register.

- \text{opc1} Takes a value in the range \(0\)-\(7\), encoded as its 3-bit binary value.
  - In the \(\text{coproc}==0b1110\) encoding space, the \text{opc1} value identifies the System register functional group, and can take the following values:
    - 0 Debug System registers.
    - 1 Trace System registers.
    - 7 Legacy Jazelle System registers.
  - In the \(\text{coproc}==0b1111\) encoding space, \text{opc1} can take any value in the range \(0\)-\(7\).

- \text{CRm} Takes a value in the range \(c0\)-\(c15\), encoded the corresponding 4-bit binary value, \(0b0000\)-\(0b1111\).

- \text{opc2} Takes a value in the range \(0\)-\(7\), encoded as its 3-bit binary value.
  - \text{opc2} is optional in the MCR and MRC instruction syntax, and if no value is specified the encoding defaults to \(0b000\).

- \text{Rt} A general-purpose register to hold a 32-bit value to transfer to or from the System register. Takes a value in the range \(R0\)-\(R14\), encoded as the corresponding 4-bit binary value, \(0b0000\)-\(0b1110\).

This means an MCR or MRC access to a specific 32-bit System register uses:

- A unique combination of \text{coproc, CRn, opc1, CRm, and opc2}, to specify the required System register.
- A general-purpose register, \text{Rt}, for the transferred 32-bit value.

See also:

- \textit{MCR} on page F5-2804.
- \textit{MRC} on page F5-2826.

A small number of AArch32 debug System registers are accessed using \texttt{LDC} or \texttt{STC} instructions. In these cases, the register to be accessed is identified in the instruction syntax by the use of \texttt{p14, c5} where:

- \texttt{p14} Identifies that the access is to the \(\text{coproc}==0b1110\) encoding space.
- \texttt{c5} Identifies the target debug System register.

See the instruction descriptions:

- \texttt{LDC (immediate)} on page F5-2695.
- \texttt{LDC (literal)} on page F5-2697.
- \texttt{STC} on page F5-3032.

The only uses of \texttt{LDC} and \texttt{STC} permitted in ARMv8-A are:

- An \texttt{LDC} access to load data from memory to \texttt{DBGDTRTXint}, see \texttt{LDC (immediate)} on page F5-2695 and \texttt{LDC (literal)} on page F5-2697.
- An \texttt{STC} access to store data to memory from \texttt{DBGDTRRXint}, see \texttt{STC} on page F5-3032.
A small number of AArch32 System registers are accessed using MRS, MSR, VMRS, or VMSR instructions, see the appropriate register and instruction description for more information, see:

- **MRS** on page F5-2830.
- **MSR (immediate)** on page F5-2840.
- **MSR (register)** on page F5-2842.
- **VMRS** on page F6-3525.
- **VMSR** on page F6-3528.

--- **Note** ---

- For example:
  - The APSR, CPSR, and SPSR are accessed using MRS or MSR instructions.
  - The MVFR0, MVFR1, and MVFR2 are accessed using VMRS or VMSR instructions.

- In addition, the banked register forms of the MRS and MSR instructions can be used to access some System registers associated with PE modes other than the mode in which the PE is currently executing, see **MRS (Banked register)** on page F5-2832 and **MSR (Banked register)** on page F5-2836.

### Accessing 64-bit System registers

Software accesses a 64-bit System register using the generic **MCRR** and **MRRC** System register access instructions, specifying the parameters \{coproc, Crm, opc1\}, where:

- **coproc** Identifies the primary region of the System register encoding space. Takes one of the values:
  - p14 Encoded as 0b1110.
  - p15 Encoded as 0b1111.

- **Crm** Takes a value in the range c0-c15, encoded the corresponding 4-bit binary value, 0b0000-0b1111.

  In the \(\text{coproc=0b1110}\) encoding space, the opc1 value identifies the System register functional group, and Crm is the most significant identifier for the required register within that group.

  In the \(\text{coproc=0b1111}\) encoding space, Crm is the most significant identifier for the required register.

- **opc1** Takes a value in the range 0-15, encoded as its 3-bit binary value.

  In the \(\text{coproc=0b1110}\) encoding space, the opc1 value identifies the System register functional group, and can take the following values:
  - 0 Debug System registers.
  - 1 Trace System registers.

  In the \(\text{coproc=0b1111}\) encoding space, opc1 can take any value in the range 0-15.

- **Rt** A general-purpose register to hold bits[31:0] of the value to transfer to or from the System register.

  Takes a value in the range R0-R14, encoded as the corresponding 4-bit binary value, 0b0000-0b1110.

- **Rt2** A general-purpose register to hold bits[63:32] of the value to transfer to or from the System register.

  Takes a value in the range R0-R14, encoded as the corresponding 4-bit binary value, 0b0000-0b1110.

This means an MCRR or MRRC access to a specific 64-bit System register uses:

- A unique combination of coproc, Crm and opc1, to specify the required 64-bit System register.
- Two general-purpose registers, each holding 32 bits of the value to transfer.

This means a PE can access a 64-bit System register using:

- An MCRR instruction to write to a System register, see **MCRR** on page F5-2806.
- An MRRC instruction to read a System register, see **MCRR** on page F5-2806.

When using an MCRR or MRRC instruction the System register access is 64-bit atomic.

Some 64-bit registers also have an MCRR and MRRC encoding. The MCRR and MRRC encodings for these registers access the least significant 32 bits of the register. For example, to access the PAR, software can:

- Use the following instructions to access all 64 bits of the register:
  
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRRC p15, 0, &lt;Rt&gt;, &lt;Rt2&gt;, c7</td>
<td>Read 64-bit PAR into Rt (low word) and Rt2 (high word)</td>
</tr>
<tr>
<td>MCRR p15, 0, &lt;Rt&gt;, &lt;Rt2&gt;, c7</td>
<td>Write Rt (low word) and Rt2 (high word) to 64-bit PAR</td>
</tr>
</tbody>
</table>
• Use the following instructions to access the least-significant 32 bits of the register:
  MRC p15, 0, <Rt>, c7, c4, 0 ; Read PAR[31:0] into Rt
  MCR p15, 0, <Rt>, c7, c4, 0 ; Write Rt to PAR[31:0]

G4.14.2 General behavior of System registers

Except where indicated, System registers are 32-bits wide. As stated in About AArch32 System register accesses on page G4-4148, there are some 64-bit registers, and these include cases where software can access either a 32-bit view or a 64-bit view of a register. The register summaries, and the individual register descriptions, identify the 64-bit registers and how they can be accessed.

The following sections give information about the general behavior of these registers. Unless otherwise indicated, information applies to all AArch32 System registers:

• Read-only bits in read/write registers.
• UNPREDICTABLE, CONSTRAINED UNPREDICTABLE, and UNDEFINED behavior for AArch32 System register accesses.
• Read-only and write-only register encodings on page G4-4153.
• Reset behavior of AArch32 System registers on page G4-4153.

See also About AArch32 System register accesses on page G4-4148 and Fixed values in register diagrams on page G4-4169.

Read-only bits in read/write registers

Some read/write registers include bits that are read-only. These bits ignore writes.

An example of this is the SCTLR.NMFI bit, SCTLR[27].

UNPREDICTABLE, CONSTRAINED UNPREDICTABLE, and UNDEFINED behavior for AArch32 System register accesses

This section defines UNPREDICTABLE and UNDEFINED behaviors for accesses to System registers, including those cases where the ARMv8 behavior is CONSTRAINED UNPREDICTABLE.

In AArch32 state the following operations are UNDEFINED:

• All LDC and STC accesses, except for the LDC access to DBGDTRTXint and the STC access to DBGDTRRXint specified in Table G4-44 on page G4-4174.

• All MCR and MRRC operations to the (coproc==0b111x) encoding space, except for those explicitly defined as accessing 64-bit System registers specified in Table G4-43 on page G4-4173 and Table G4-45 on page G4-4179.

Unless otherwise indicated in the individual register descriptions:

• Reserved fields in registers are RES0.
• Assigning a reserved value to a field has a CONSTRAINED UNPREDICTABLE effect, see Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

The following subsections give more information about UNPREDICTABLE, CONSTRAINED UNPREDICTABLE, and UNDEFINED behavior for accesses to the (coproc==0b111x) encoding space:

• Accesses to unallocated encodings in the (coproc==0b111x) encoding space.
• Additional rules for MCR and MRC accesses to System registers on page G4-4152.
• Effects of EL3 and EL2 on System register accesses on page G4-4152.

Accesses to unallocated encodings in the (coproc==0b111x) encoding space

In ARMv8-A, accesses to unallocated register encodings in the (coproc==0b111x) encoding space are UNDEFINED, see Unallocated System register access instructions on page K1-5460.
Additional rules for MCR and MRC accesses to System registers

The following operations are CONSTRAINED UNPREDICTABLE for all encodings in the \((\text{coproc}==0b111x)\) encoding space:
- All \text{MCR} operations from the PC.
- All \text{MRC} operations to \text{APSR}_{nzcv}, except for the \((\text{coproc}==0b1110)\) \text{MRC} operation to \text{APSR}_{nzcv} from \text{DBGDSRint}.

The CONSTRAINED UNPREDICTABLE behavior of these operations is that they are UNDEFINED, see \textit{Unallocated System register access instructions} on page K1-5460.

For registers and operations that are accessible from a particular Privilege level, any attempt to access those registers from a lower Privilege level is UNDEFINED.

Some individual registers can be made inaccessible by setting configuration bits, possibly including \text{IMPLEMENTATION DEFINED} configuration bits, to disable access to the register. The effects of the architecturally-defined configuration bits are defined individually in this manual. Unless explicitly stated otherwise in this manual, setting a configuration bit to disable access to a register results in the register becoming UNDEFINED for \text{MRC} and \text{MCR} accesses.

See also \textit{Read-only and write-only register encodings} on page G4-4153.

Effects of EL3 and EL2 on System register accesses

EL2 and EL3 introduce classes of System registers, described in \textit{Classification of System registers} on page G4-4154. Some of these classes of register are either:
- Accessible only from certain modes or states.
- Accessible from certain modes or states only when configuration settings permit the access.

Accesses to these registers that are not permitted are UNDEFINED, meaning execution of the register access instruction generates an Undefined Instruction exception.

Note

This section applies only to registers that are accessible from some modes and states. That is, it applies only to register access instructions using an encoding that, under some circumstances, would perform a valid register access.

The following register classes restrict access in this way:

Restricted access System registers

This register class is defined in any implementation that includes EL3.

Restricted access registers other than the \text{NSACR} are accessible only from Secure EL3 modes. All other accesses to these registers are UNDEFINED.

The \text{NSACR} is a special case of a Restricted access register and:
- The \text{NSACR} is:
  - Read/write accessible from Secure PL1 modes.
  - Is Read-only accessible from Non-secure PL2 and PL1 modes.
- All other accesses to the \text{NSACR} are UNDEFINED.

For more information, including behavior when EL3 is using AArch64 or is not implemented, see \textit{Restricted access System registers} on page G4-4156.

Configurable access System registers

This register class is defined in any implementation that includes EL3.

Most Configurable access registers are accessible from Non-secure state only if control bits in the \text{NSACR} permit Non-secure access to the register. Otherwise, a Non-secure access to the register is UNDEFINED.
For other Configurable access registers, control bits in the NSACR control the behavior of bits or fields in the register when it is accessed from Non-secure state. That is, Non-secure accesses to the register are permitted, but the NSACR controls how they behave. The only architecturally-defined register of this type is the CPACR.

For more information, see Configurable access System registers on page G4-4157.

**EL2-mode System registers**

This register class is defined only in an implementation that includes EL2.

EL2-mode registers are accessible only from:

- The Non-secure EL2 mode, Hyp mode.
- Secure Monitor mode when SCR.NS is set to 1.

All other accesses to these registers are UNDEFINED.

For more information, see Hyp mode read/write registers in the (coproc==0b1111) encoding space on page G4-4157 and Hyp mode encodings for shared (coproc==0b1111) System registers on page G4-4159.

**EL2-mode write-only operations**

This register class is defined only in an implementation that includes EL2.

EL2-mode write-only operations are accessible only from:

- The Non-secure EL2 mode, Hyp mode.
- Secure Monitor mode, regardless of the value of SCR.NS.

Write accesses to these operations are:

- CONSTRAINED UNPREDICTABLE in Secure EL3 modes other than Monitor mode.
- UNDEFINED in Non-secure modes other than Hyp mode.

For more information, see Hyp mode (coproc==0b1111) write-only System instructions on page G4-4159.

In addition, in any implementation that includes EL3, when EL3 is using AArch32, if write access to a register is disabled by the CP15SDISABLE signal then any MCR access to that register is UNDEFINED.

**Read-only and write-only register encodings**

Some System registers are read-only (RO) or write-only (WO). For example:

- Most identification registers are read-only.
- Most encodings that perform an operation, such as a cache maintenance instruction, are write-only.

If a particular Privilege level defines a register to be:

- RO, then any attempt to write to that register, at that Privilege level, is UNDEFINED. This means that any access to that register with L == 0 is UNDEFINED.
- WO, then any attempt to read from that register, at that Privilege level, is UNDEFINED. This means that any access to that register with L== 1 is UNDEFINED.

For IMPLEMENTATION DEFINED encoding spaces, the treatment of the encodings is IMPLEMENTATION DEFINED.

--- Note ---

This section applies only to registers that this manual defines as RO or WO. It does not apply to registers for which other access permissions are explicitly defined.

---

**Reset behavior of AArch32 System registers**

Reset values apply only to RW registers and fields, however:

- Some RO registers or fields, including feature ID registers and some status registers or register fields, always return a known value.
Some RW and RO registers or register fields return status information about the PE. Unless the register description indicates that the value is UNKNOWN on reset, a read of the register immediately after a reset returns valid information.

Some RW and RO registers and fields are aliases of other registers or fields. In these cases, the reset behavior of the aliased register or field determines the value returned by a read of the register immediately after a reset.

WO registers that only have an effect on writes do not have meaningful reset values. However, an access to a WO register might affect underlying state, and that state might have a defined reset value.

IMPLEMENTATION DEFINED registers have IMPLEMENTATION DEFINED reset behavior.

After a reset, only a limited subset of the PE state is guaranteed to be set to defined values. Also, for debug and trace System registers, reset requirements must take account of different levels of reset. For more information about the reset behavior of System registers when the PE resets into an Exception Level that is using AArch32, see:

- PE state on reset into AArch32 state on page G1-3869.
- The appropriate Trace architecture specification, for the Trace System registers.

When the PE resets into an Exception Level that is using AArch64, PE state that relates to execution in AArch32 state, including the System register values, is UNKNOWN. The only exception to this is state that applies to execution in both AArch64 state and AArch32 state and that has a defined reset value on the reset into AArch64 state. An example of such PE state is the EDPRSR.SR bit.

For a PE reset into an Exception level that is using AArch32, the architecture defines which AArch32 System registers have a defined reset value, and when that defined reset value applies. The register descriptions include this information, and PE state on reset into AArch32 state on page G1-3869 summarizes these architectural requirements. Otherwise, RW registers reset to an architecturally UNKNOWN value.

Note
In an implementation that includes EL3, unless this manual explicitly states otherwise, only the Secure instance of a Banked register is reset to the defined value. This means that software must program the Non-secure instance of the register with the required values. Typically, this programming is part of the PE boot sequence.

Pseudocode description of resetting System registers

The AArch32.ResetControlRegisters() pseudocode function resets all System registers, and register fields, that have defined reset values, as described in this section and PE state on reset into AArch32 state on page G1-3869.

Note
For debug and trace System registers this function resets registers as defined for the appropriate level of reset.

G4.14.3 Classification of System registers

Features provided by EL3 and EL2 integrate with many features of the architecture. Therefore, the descriptions of the individual System registers include information about how these Exception levels affect the register. This section:

- Summarizes how EL3 and EL2 affect the implementation of the System registers, and the classification of those registers.
- Summarizes how EL3 controls access to the System registers.
- Describes an EL3 signal that can control access to some registers in the (coproc==0b1111) encoding space.

It contains the following subsections:
- Banked System registers on page G4-4155.
- Restricted access System registers on page G4-4156.
- Configurable access System registers on page G4-4157.
- EL2-mode System registers on page G4-4157.
- Common System registers on page G4-4160.
- The CP15SDISABLE input signal on page G4-4161.
• **Access to registers from Monitor mode** on page G4-4162.

--- **Note** ---
EL3 defines the register classifications of Banked, Restricted access, Configurable, and Common. EL2 defines the EL2-mode classification.

It is IMPLEMENTATION DEFINED whether each IMPLEMENTATION DEFINED register is Banked, Restricted access, Configurable, EL2-mode, or Common.

### Banked System registers

In an implementation that includes EL3 using AArch32, some System registers are Banked. Banked System registers have two copies, one Secure and one Non-secure. The SCR.NS bit selects the Secure or Non-secure instance of the register. Table G4-34 shows which registers in the (coproc==0b1111) encoding space are Banked in this way, and the permitted access to each register. No registers in the (coproc==0b1110) encoding space are Banked.

#### Table G4-34 Banked (coproc==0b1110) System registers

| Banked register                      | Permitted accesses
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CSSELR, Cache Size Selection Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>SCTLR, System Control Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>ACTLR, Auxiliary Control Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>ACTLR2, Auxiliary Control Register 2</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>TTBR0, Translation Table Base 0</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>TTBR1, Translation Table Base 1</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>TTBCR, Translation Table Base Control</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>DACR, Domain Access Control Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>DFSR, Data Fault Status Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>IFSR, Instruction Fault Status Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>ADFSR, Auxiliary Data Fault Status Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>AIFSR, Auxiliary Instruction Fault Status Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>DFAR, Data Fault Address Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>IFAR, Instruction Fault Address Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>PAR, Physical Address Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>PRRR, Primary Region Remap Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>NMRR, Normal Memory Remap Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>VBAR, Vector Base Address Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>CONTEXTIDR, Context ID Register</td>
<td>Read/write only at EL1 or higher</td>
</tr>
<tr>
<td>TPIDRURW, User Read/Write Thread ID</td>
<td>Read/write at all privilege levels, including EL0</td>
</tr>
<tr>
<td>TPIDRURW, User Read-only Thread ID</td>
<td>Read-only at EL0</td>
</tr>
<tr>
<td>TPIDRURW, User Read/Write Thread ID</td>
<td>Read/write at EL0 or higher</td>
</tr>
<tr>
<td>TPIDRURW, EL1 only Thread ID</td>
<td>Read/write only at EL1 or higher</td>
</tr>
</tbody>
</table>
A Banked System register can contain a mixture of:

- Fields that are Banked.
- Fields that are read-only in Non-secure PL1 or PL2 modes but read/write in the Secure state.

The System Control Register SCTLR is an example of a register that contains this mixture of fields.

The Secure copies of the Banked System registers are sometimes referred to as the Secure Banked System registers. The Non-secure copies of the Banked System registers are sometimes referred to as the Non-secure Banked System registers.

### Restricted access System registers

In an implementation that includes EL3, some System registers are present only in the Secure security state. These are called Restricted access registers, and their read/write access permissions are:

- In Non-secure state, software cannot modify Restricted access registers.
- For the NSACR, in Non-secure state:
  - Software running at PL1 or higher can read the register.
  - Unprivileged software, meaning software running at PL0, cannot read the register.

This means that Non-secure software running at PL1 or higher can read the access permissions for System registers that have Configurable access.

If EL3 is using AArch64 then any read of the NSACR from Non-secure EL2 using AArch32, or Non-secure EL1 using AArch32, returns the value 0x00000C00.

- For all other Restricted access registers, Non-secure software cannot read the register.

In an implementation that does not include EL3:

- SDER is implemented only in Secure state.
- Any read of the NSACR returns the value 0x00000C00.
- All other accesses to Restricted access System registers are UNDEFINED.

Table G4-35 shows the Restricted access System registers in the (coproc==0b1111) encoding space. There are no Restricted access registers in the (coproc==0b1110) encoding space.

<table>
<thead>
<tr>
<th>Register</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCR, Secure Configuration</td>
<td>Read/write in Secure PL1 modes</td>
</tr>
<tr>
<td>SDCR, Secure Debug Configuration Register</td>
<td>Read/write in Secure PL1 modes</td>
</tr>
<tr>
<td>SDER, Secure Debug Enable</td>
<td>Read/write in Secure PL1 modes</td>
</tr>
<tr>
<td>NSACR, Non-Secure Access Control</td>
<td>Read/write in Secure PL1 modes</td>
</tr>
<tr>
<td>MVBAR, Monitor Vector Base Address</td>
<td>Read/write in Secure PL1 modes</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Register</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVBAR, Monitor Vector Base Address</td>
<td>Read/write in Secure PL1 modes</td>
</tr>
</tbody>
</table>

a. Any attempt to execute an access that is not permitted results in an Undefined Instruction exception.

b. Some bits are common to the Secure and the Non-secure copies of the register, see SCTLR, System Control Register on page G6-4547.
Configurable access System registers

Secure software can configure the access to some System registers. These registers are called Configurable access registers, and the control can be:

- A bit in the control register determines whether the register is:
  - Accessible from Secure state only.
  - Accessible from both Secure and Non-secure states.
- A bit in the control register changes the accessibility of a register bit or field. For example, setting a bit in the control register might mean that a RW field behaves as RAZ/WI when accessed from Non-secure state.

Bits in the NSACR control access.

In an AArch32 implementation that includes EL3:

- There are no Configurable access System registers in the (coproc==0b1110) encoding space.
- The only required Configurable access register in the (coproc==0b1111) encoding space is the CPACR.
- The following Advanced SIMD and floating point System registers are Configurable access:
  - Floating-point Status and Control Register, FPSCR
  - Floating-point Exception register, FPEXC.
  - Floating-point System ID register, FPSID.
  - Media and VFP Feature Register 0, MVFR0.
  - Media and VFP Feature Register 1, MVFR1.
  - Media and VFP Feature Register 2, MVFR2.

EL2-mode System registers

In an implementation that includes EL2, if EL2 can use AArch32, the implementation provides a number of registers for use in the EL2 mode, Hyp mode. As with other System register encodings, some of these register encodings provide write-only operations. When the implementation includes EL3 and EL3 is using AArch32, these registers are also accessible from Monitor mode when the value of SCR.NS is 1.

The following subsections describe the EL2-mode registers:

- Hyp mode read/write registers in the (coproc==0b1111) encoding space.
- Hyp mode encodings for shared (coproc==0b1111) System registers on page G4-4159.
- Hyp mode (coproc==0b1111) write-only System instructions on page G4-4159.

There are no EL2-mode registers in the (coproc==0b1110) encoding space.

Hyp mode read/write registers in the (coproc==0b1111) encoding space

These registers are implemented only in Non-secure state, and in Non-secure state they are accessible only from Hyp mode.

Except for accesses to CNTVOFF in an implementation that includes EL3 but not EL2, the behavior of accesses to these registers is as follows:

- In Secure state, the registers can be accessed from EL3 when SCR.NS is set to 1, see Access to registers from Monitor mode on page G4-4162.
- The following accesses are UNDEFINED:
  - Accesses from Non-secure PL1 modes.
  - Accesses in Secure state when SCR.NS is set to 0.

In an implementation that includes EL3 but not EL2, the behavior of accesses to CNTVOFF is as follows:

- Any access from Secure Monitor mode is CONSTRAINED UNPREDICTABLE, regardless of the value of SCR.NS. The CONSTRAINED UNPREDICTABLE behavior is that the access is UNDEFINED, see Unallocated System register access instructions on page K1-5460.
- All other accesses are UNDEFINED.
Note

Except for CNTVOFF, the Hyp mode registers are part of EL2, meaning they are implemented only if the implementation includes EL2. However, conceptually, CNTVOFF is part of any implementation of the Generic Timer, see Status of the CNTVOFF register on page G5-4223. This means the behavior of CNTVOFF in an implementation that does not include EL2 is not covered by the general definition of the behavior of the Hyp mode (coproc==0b1111) read/write registers.

Table G4-36 shows the Hyp mode read/write System registers, in the (coproc==0b1111) encoding space:

Table G4-36 Hyp mode (coproc==0b1111) read/write System registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Width</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPIDR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HSCTLR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HACTLR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HCR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HDCR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HCPTR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HSTR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HACR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HTCR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>VTCR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HTTBR</td>
<td>64-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>VTTBR</td>
<td>64-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HADFSR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HAIFSR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HSR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HPFAR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HMAIR0</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HMAIR1</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HVBAR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>HTPIDR</td>
<td>32-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
<tr>
<td>CNTVOFF^b</td>
<td>64-bit</td>
<td>Read/write. In Non-secure state, accessible only from Hyp mode</td>
</tr>
</tbody>
</table>

\^a. Any attempt to execute an access that is not permitted results in an Undefined Instruction exception.

\^b. Implemented in any implementation of the Generic Timer. See, also, the Note earlier in this section.
**Hyp mode encodings for shared \(\text{coproc}==0b1111\) System registers**

Some Hyp mode registers share the Secure instance of an existing Banked register. In this case the implementation includes an encoding for the register that is accessible only in Hyp mode, or in Monitor mode when SCR.NS is set to 1.

For these registers, the following accesses are UNDEFINED:
- Accesses from Non-secure PL1 modes.
- Accesses in Secure state when SCR.NS is set to 0.

Table G4-37 lists the Hyp mode encodings for shared registers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Permitted accesses(^a)</th>
<th>Shared register</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDFAR</td>
<td>Read/write. Accessible from Hyp mode, or from Monitor mode when SCR.NS is set to 1. Secure DFAR</td>
<td></td>
</tr>
<tr>
<td>HIFAR</td>
<td>Read/write. Accessible from Hyp mode, or from Monitor mode when SCR.NS is set to 1. Secure IFAR</td>
<td></td>
</tr>
</tbody>
</table>

\(^a\) Any attempt to execute an access that is not permitted results in an Undefined Instruction exception.

In Monitor mode, the Secure copies of these registers can be accessed either:
- Using the DFAR or IFAR encoding with SCR.NS set to 0.
- Using the HDFAR or HIFAR encoding with SCR.NS set to 1.

However, between accessing a register using one alias and accessing the register using the other alias, a Context synchronization event is required to ensure the ordering of the accesses.

**Hyp mode \(\text{coproc}==0b1111\) write-only System instructions**

Architecturally, these encodings are an extension of the Banked register encodings described in Banked System registers on page G4-4155, where:
- The implementation does not implement the operation in Secure state.
- In Non-secure state, the operation is accessible only at EL2, that is, only from Hyp mode.

In Secure state:
- These instructions can be accessed from Monitor mode regardless of the value of SCR.NS, see Access to registers from Monitor mode on page G4-4162.
- Accesses to these instructions are CONSTRAINED UNPREDICTABLE if executed in a Secure mode other than Monitor mode, see Hyp mode TLB maintenance instructions on page K1-5476 and Hyp mode VA to PA address translation instructions on page K1-5476.

Accesses to these instructions are UNDEFINED if accessed from a Non-secure PL1 mode.

Table G4-38 shows the EL2-mode write-only instructions in the \(\text{coproc}==0b1111\) encoding space:

<table>
<thead>
<tr>
<th>Register</th>
<th>Width</th>
<th>Permitted accesses(^a)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATS1HR</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode and Monitor mode</td>
</tr>
<tr>
<td>ATS1HW</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode and Monitor mode</td>
</tr>
<tr>
<td>TLBIALLHIS</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode and Monitor mode</td>
</tr>
<tr>
<td>TLBIMVAHIS</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode and Monitor mode</td>
</tr>
<tr>
<td>TLBIALNNSHIS</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode and Monitor mode</td>
</tr>
</tbody>
</table>
Table G4-38 Hyp mode (coproc==0b1111) write-only System instructions (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Width</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIALLH</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode</td>
</tr>
<tr>
<td>TLBIMVAAH</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode</td>
</tr>
<tr>
<td>TLBIALLNSNH</td>
<td>32-bit</td>
<td>Write-only. Accessible only from Hyp mode</td>
</tr>
</tbody>
</table>

a. This section describes the behavior of write accesses that are not permitted. See also Read-only and write-only register encodings on page G4-4153.

For more information about these operations, see ATS1Hx, Address translation stage 1, Hyp mode on page G4-4144.

Common System registers

Some System registers and operations are common to the Secure and Non-secure Security states. These are described as the Common access registers, or simply as the Common registers. These registers include:

- Read-only registers that hold configuration information.
- Register encodings used for various memory system operations, rather than to access registers.
- The ISR.
- All System registers in the (coproc==0b1111) encoding space.

Table G4-39 shows the Common System registers in the (coproc==0b1111) encoding space. These registers are not affected by whether EL3 is implemented.

Table G4-39 Common (coproc==0b1111) System registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Permitted accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIDR, Main ID Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>CTR, Cache Type Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>TCMTR, TCM Type Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>TLBTR, TLB Type Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>MPIDR, Multiprocessor Affinity Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>REVIDR, Revision ID</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>ID_PFR0, ID_PFR1, Processor Feature Registers</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>ID_DFR0, Debug Feature Register 0</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>ID_AFR0, Auxiliary Feature Register 0</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>ID_MMFR0-ID_MMFR4, Memory Model Feature Registers</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>ID_ISAR0-ID_ISAR5, Instruction Set Attribute Registers</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>CCSIDR, Cache Size ID Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>CLIDR, Cache Level ID Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>AIDR, Auxiliary ID Register</td>
<td>Read-only, only at EL1 or higher</td>
</tr>
<tr>
<td>FCSEIDR, FCSE PID Register</td>
<td>Read/write, only at EL1 or higher</td>
</tr>
<tr>
<td>Cache and branch predictor maintenance instruction</td>
<td>See Cache maintenance instructions, functional group on page G4-4201</td>
</tr>
</tbody>
</table>
Secure System registers for the \((\text{coproc}==0b1111)\) encoding space

The Secure System registers in the \((\text{coproc}==0b1111)\) encoding space comprise:

- The Secure copies of the Banked System registers in the \((\text{coproc}==0b1111)\) encoding space.
- The Restricted access System registers in the \((\text{coproc}==0b1111)\) encoding space.
- The Configurable access System registers in the \((\text{coproc}==0b1111)\) encoding space that are configured to be accessible only from Secure state.

In an implementation that includes EL3, the Non-secure System registers are the System registers other than the Secure System registers.

The \text{CP15SDISABLE} input signal

When EL3 is using AArch32, it provides an input signal, \text{CP15SDISABLE}, that disables write access to some of the Secure registers when asserted HIGH. The \text{CP15SDISABLE} signal has no effect on:

- Register accesses from AArch64 state.
- Register accesses from Secure EL1 when EL3 is using AArch64 and EL1 is using AArch32.

\text{Note}

When EL3 is using AArch32, the interaction between \text{CP15SDISABLE} and any IMPLEMENTATION DEFINED register is IMPLEMENTATION DEFINED.

Table G4-40 shows the registers and operations affected.
On a reset by the external system that resets the PE into EL3 using AArch32, the CP15SDISABLE input signal must be taken LOW. This permits the Reset code to set up the configuration of EL3 features. When the input is asserted HIGH, any attempt to write to the Secure registers shown in Table G4-40 on page G4-4161 results in an Undefined Instruction exception.

The CP15SDISABLE input does not affect reading Secure registers, or reading or writing Non-secure registers. It is IMPLEMENTATION DEFINED how the input is changed and when changes to this input are reflected in the PE, and an implementation might not provide any mechanism for driving the CP15SDISABLE input HIGH. However, in an implementation in which the CP15SDISABLE input can be driven HIGH, changes in the state of CP15SDISABLE must be reflected as quickly as possible. Any change must occur before completion of an Instruction Synchronization Barrier operation, issued after the change, is visible to the PE with respect to instruction execution boundaries. Software must perform an Instruction Synchronization Barrier operation meeting the above conditions to ensure all subsequent instructions are affected by the change to CP15SDISABLE.

When EL3 is using AArch32, use of CP15SDISABLE means key Secure features that are accessible only at PL1 can be locked in a known state. This provides an additional level of overall system security. ARM expects control of CP15SDISABLE to reside in the system, in a block dedicated to security.

### Table G4-40 Secure registers affected by CP15SDISABLE (continued)

<table>
<thead>
<tr>
<th>Register name</th>
<th>Affected operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMAIR0, Auxiliary Memory Attribute Indirection Register 0</td>
<td>MCR p15, 0, &lt;Rt&gt;, c10, c3, 0</td>
</tr>
<tr>
<td>AMAIR1, Auxiliary Memory Attribute Indirection Register 1</td>
<td>MCR p15, 0, &lt;Rt&gt;, c10, c3, 1</td>
</tr>
<tr>
<td>VBAR, Vector Base Address Register</td>
<td>MCR p15, 0, &lt;Rt&gt;, c12, c0, 0</td>
</tr>
<tr>
<td>MVBAR, Monitor Vector Base Address Register</td>
<td>MCR p15, 0, &lt;Rt&gt;, c12, c0, 1</td>
</tr>
</tbody>
</table>

On a reset by the external system that resets the PE into EL3 using AArch32, the CP15SDISABLE input signal must be taken LOW. This permits the Reset code to set up the configuration of EL3 features. When the input is asserted HIGH, any attempt to write to the Secure registers shown in Table G4-40 on page G4-4161 results in an Undefined Instruction exception.

The CP15SDISABLE input does not affect reading Secure registers, or reading or writing Non-secure registers. It is IMPLEMENTATION DEFINED how the input is changed and when changes to this input are reflected in the PE, and an implementation might not provide any mechanism for driving the CP15SDISABLE input HIGH. However, in an implementation in which the CP15SDISABLE input can be driven HIGH, changes in the state of CP15SDISABLE must be reflected as quickly as possible. Any change must occur before completion of an Instruction Synchronization Barrier operation, issued after the change, is visible to the PE with respect to instruction execution boundaries. Software must perform an Instruction Synchronization Barrier operation meeting the above conditions to ensure all subsequent instructions are affected by the change to CP15SDISABLE.

When EL3 is using AArch32, use of CP15SDISABLE means key Secure features that are accessible only at PL1 can be locked in a known state. This provides an additional level of overall system security. ARM expects control of CP15SDISABLE to reside in the system, in a block dedicated to security.

### Access to registers from Monitor mode

When the PE is in Monitor mode, the PE is in Secure state regardless of the value of the SCR.NS bit. In Monitor mode, the SCR.NS bit determines whether, for System registers in the (coproc==0b1111) encoding space, valid uses of the MRC, MCR, MRRC and MCRR instructions access the Secure Banked System registers or the Non-secure Banked System registers. That is, when:

**NS == 0**

Common, Restricted access, and Secure Banked System registers are accessed by MRC, MCR, MRRC and MCRR instructions that target the (coproc==0b1111) encoding space.

If the implementation includes EL2, the registers listed in Hyp mode read/write registers in the (coproc==0b1111) encoding space on page G4-4157 and Hyp mode encodings for shared (coproc==0b1111) System registers on page G4-4159 are not accessible, and any attempt to access them generates an Undefined Instruction exception.

**Note**

The operations listed in Hyp mode (coproc==0b1111) write-only System instructions on page G4-4159 are accessible in Monitor mode regardless of the value of SCR.NS.

System instructions in the (coproc==0b1111) encoding space use the Security state to determine all resources used, that is, all operations performed by these instructions are performed in Secure state.

**NS == 1**

Common, Restricted access and Non-secure Banked System registers are accessed by MRC, MCR, MRRC and MCRR instructions that target the (coproc==0b1111) encoding space.

If the implementation includes EL2, all the registers and operations listed in the subsections of EL2-mode System registers on page G4-4157 are accessible, using the MRC, MCR, MRRC, or MCRR instructions required to access them from Hyp mode.

System instructions in the (coproc==0b1111) encoding space use the Security state to determine all resources used, that is, all operations by these instructions are performed in Secure state.

The Security state determines whether the Secure or Non-secure Banked registers determine the control state.
Note

Where the contents of a register select the value accessed by an MRC or MCR access to a different register, then the register that is used for selection is being used as control state. For example, CSSELR selects the current CCSIDR, and therefore CSSELR is used as control state. Therefore, in Monitor mode:

- SCR.NS determines whether the Secure or Non-secure CSSELR is accessible.
- Because the PE is in Secure state, the Secure CSSELR selects the current CCSIDR.

G4.14.4 Synchronization of changes to AArch32 System registers

In this section, this PE means the PE on which accesses are being synchronized.

Note

See Definitions of direct and indirect reads and writes and their side-effects on page G4-4167 for definitions of the terms direct write, direct read, indirect write, and indirect read.

A direct write to a System register might become visible at any point after the change to the register, but without a Context synchronization event there is no guarantee that the change becomes visible.

Any direct write to a System register is guaranteed not to affect any instruction that appears, in program order, before the instruction that performed the direct write, and any direct write to a System register must be synchronized before any instruction that appears after the direct write, in program order, can rely on the effect of that write. The only exceptions to this are:

- All direct writes to the same register, using the same encoding, are guaranteed to occur in program order.
- All direct writes to a register are guaranteed to occur in program order relative to all direct reads of the same register using the same encoding.
- Any System register access that an ARM Architecture Specification or equivalent specification defines as not requiring synchronization.
- If an instruction that appears in program order before the direct write performs a memory access, such as a memory-mapped register access, that causes an indirect read or write to a register, that memory access is subject to the memory order model. In this case, if permitted by the memory order model, the instruction that appears in program order before the direct write can be affected by the direct write. For information about the memory order model, see Memory ordering on page E2-2332.

These rules mean that an instruction that writes to one of the address translation instructions described in Address translation instructions on page G4-4142 must be explicitly synchronized to guarantee that the result of the address translation instruction is visible in the PAR.

Note

In this case, the direct write to the encoding of the address translation instruction causes an indirect write to the PAR. Without a Context synchronization event after the direct write there is no guarantee that the indirect write to the PAR is visible.

Conceptually, the explicit synchronization occurs as the first step of any Context synchronization event. This means that if the operation uses the state that had been changed but not synchronized before the operation occurred, the operation is guaranteed to use the state as if it had been synchronized.
Note

• This explicit synchronization is applied as the first step of the execution of any instruction that causes the synchronization operation. This means it does not synchronize any effect of changes to the System registers that might affect the fetch and decode of the instructions that cause the operation, such as breakpoints or changes to translation tables.

• For a synchronous exception, the control state in use at the time the exception is generated determines the exception syndrome information, and this syndrome information is not changed by this synchronization at the start of taking the exception.

Except for the register reads listed in Registers with some architectural guarantee of ordering or observability on page G4-4166, if no Context synchronization event is performed, direct reads of System registers can occur in any order.

Table G4-41 shows the synchronization requirement between two reads or writes that access the same System register. In the column headings, First and Second refer to:

• Program order, for any read or write caused by the execution of an instruction by this PE, other than a read or write caused by a memory access made by that instruction.

• The order of arrival of asynchronous reads or writes made by this PE relative to the execution of instructions by this PE.

In addition:

• For indirect reads or writes caused by an external agent, such as a debugger, the mechanism that determines the order of the reads or writes is defined by that external agent. The external agent can provide mechanisms that ensure that any read or write it makes arrives at the PE. These indirect reads and writes are asynchronous to software execution on the PE.

• For indirect reads or writes caused by memory-mapped reads or writes made by this PE, the ordering of the memory accesses is subject to the memory order model, including the effect of the memory type of the accessed memory address. This applies, for example, if this PE reads or writes one of its registers in a memory-mapped register interface.

The mechanism for ensuring completion of these memory accesses, including ensuring the arrival of the asynchronous read or write at the PE, is defined by the system.

Note

Such accesses are likely to be given a Device memory attribute, but requiring this is outside the scope of the architecture.

• For indirect reads or writes caused by autonomous asynchronous events that are counted, for example events caused by the passage of time, the events are ordered so that:
  — Counts progress monotonically.
  — The events arrive at the PE in finite time and without undue delay.

Table G4-41 Synchronization requirements for updates to System registers

<table>
<thead>
<tr>
<th>First read or write</th>
<th>Second read or write</th>
<th>Context synchronization event required</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct read</td>
<td>Direct read</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Direct write</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Indirect read</td>
<td>No²</td>
</tr>
<tr>
<td></td>
<td>Indirect write</td>
<td>No³, but see text in this section for exceptions</td>
</tr>
</tbody>
</table>
If the indirect write is to a register that Registers with some architectural guarantee of ordering or observability on page G4-4166 shows as having some guarantee of the visibility of an indirect write, synchronization might not be required.

If a direct read or a direct write to a register is followed by an indirect write to that register that is caused by an external agent, or by an autonomous asynchronous event, or as a result of a memory-mapped write, then synchronization is required to guarantee the ordering of the indirect write relative to the direct read or direct write.

If an indirect write caused by a direct write is followed by an indirect write caused by an external agent, or by an autonomous asynchronous event, or as a result of a memory-mapped write, then synchronization is required to guarantee the ordering of the two indirect writes.

If a direct read causes an indirect write, synchronization is required to guarantee that the indirect write is visible to subsequent direct or indirect reads or writes. This synchronization must be performed after the direct read, before any subsequent direct or indirect read or write.

If a direct write causes an indirect write, synchronization is required to guarantee that the indirect write is visible to subsequent direct or indirect reads or writes. This synchronization must be performed after the direct write, before any subsequent direct or indirect read or write.

Note

Where a register has more than one encoding, a direct write to the register using a particular encoding is not an indirect write to the same register with a different encoding.

Where an indirect write is caused by the action of an external agent, such as a debugger, or by a memory-mapped read or write by the PE, then an indirect write by that agent to a register using a particular access mechanism, followed by an indirect read by that agent to the same register using the same access mechanism and address does not need synchronization.

For information about the additional synchronization requirements for memory-mapped registers, see Synchronization requirements for AArch64 System registers on page D7-1889.
To guarantee the visibility of changes to some registers, additional operations might be required before the **Context synchronization event**. For such a register, the definition of the register identifies these additional requirements.

In this manual, unless the context indicates otherwise:

- **Accessing** a System register refers to a direct read or write of the register.
- **Using** a System register refers to an indirect read or write of the register.

**Registers with some architectural guarantee of ordering or observability**

For the registers for which Table G4-42 shows that the ordering of direct reads is guaranteed, multiple direct reads of a single register, using the same encoding, occur in program order without any explicit ordering.

For the registers for which Table G4-42 shows that some observability of indirect writes is guaranteed, an indirect write to the register caused by an external agent, an autonomous asynchronous event, or as a result of a memory-mapped write, is both:

- Observable to direct reads of the register, in finite time, without explicit synchronization.
- Observable to subsequent indirect reads of the register without explicit synchronization.

These two sets of registers are similar, as Table G4-42 shows:

**Table G4-42 Registers with a guarantee of ordering or observability, VMSAv8-32**

<table>
<thead>
<tr>
<th>Register</th>
<th>Ordering of direct reads</th>
<th>Observability of indirect writes</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISR</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>DBGCLAIMCLR</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td>Debug CLAIM registers</td>
</tr>
<tr>
<td>DBGCLAIMSET</td>
<td>-</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>DBGDTRRXint</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td>Debug Communication Channel registers</td>
</tr>
<tr>
<td>DBGDTRTXint</td>
<td>-</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>The DCC flags in DBGDCRint</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>CNTPCT</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td>Generic Timer registers</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>CNTVCT</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>CNTH_TVAL</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>PMCCNTR</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td>Performance Monitors Extension registers, if the implementation includes the extension</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>PMXEVCNTR</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>PMOVSSSET</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>PMOVSR</td>
<td>Guaranteed</td>
<td>Guaranteed</td>
<td></td>
</tr>
<tr>
<td>EDSCR.PipeAdv and the DCC flags in EDSCR</td>
<td>-</td>
<td>Guaranteed</td>
<td>Fields of the External Debug Status and Control Register</td>
</tr>
</tbody>
</table>
In addition to the requirements shown in Table G4-42 on page G4-4166:

- Indirect writes to the following registers as a result of memory-mapped writes, including accesses by external agents, are required to be observable to the indirect read made in determining the response to a subsequent memory-mapped access without explicit synchronization:
  - OSLAR_EL1. OSLAR_EL1 is indirectly read to determine whether the subsequent access is permitted.

  **Note**
  OSLAR_EL1 maps to the AArch32 System register DBGOSLAR.

  — EDLAR, if implemented. EDLAR is indirectly read to determine whether a subsequent write or side-effect of an access is ignored.

  **Note**
  This requirement is stricter than the general requirement for the observability of indirect writes.

- When the PE is in Debug state, there are synchronization requirements for the Debug Communication Channel and Instruction Transfer registers. See *DCC and ITR access in Debug state* on page H4-4923.

The possibility that direct reads can occur *early*, in the absence of context synchronization, described in *Ordering of reads of System registers* on page G4-4148, still applies to the registers listed in Table G4-42 on page G4-4166.

**Definitions of direct and indirect reads and writes and their side-effects**

**Direct read**
Is a read of a register, using an MRC, MRRC, or STC instruction, that the architecture permits for the current PE state.

If a direct read of a register has a side-effect of changing the value of a register, the effect of a direct read on that register is defined to be an *indirect write*, and has the synchronization requirements of an indirect write. This means the indirect write is guaranteed to have occurred, and to be visible to subsequent direct or indirect reads and writes only if synchronization is performed after the direct read.

**Note**
The indirect write described here can affect either the register written to by the direct write, or some other register. The synchronization requirement is the same in both cases.

**Direct write**
Is a write to a register, using an MCR, MCRR, or LDC instruction, that the architecture permits for the current PE state.

In the following cases, the side-effect of the direct write is defined to be an indirect write of the affected register, and has the synchronization requirements of an indirect write:

- If the direct write has a side-effect of changing the value of a register other than the register accessed by the direct write.
- If the direct write has a side-effect of changing the value of the register accessed by the direct write, so that the value in that register might not be the value that the direct write wrote to the register.

In both cases, this means that the indirect write is not guaranteed to be visible to subsequent direct or indirect reads and writes unless synchronization is performed after the direct write.
Note

• As an example of a direct write to a register having an effect that is an indirect write of that register, writing 1 to a PMCNTENCLR:P bit is also an indirect write, because if the Px bit had the value 1 before the direct write, the side-effect of the write changes the value of that bit to 0.

• The indirect write described here can affect either the register written to by the direct write, or some other register. The synchronization requirement is the same in both cases. For example, writing 1 to a PMCNTENCLR:P bit that is set to 1 also changes the corresponding PMCNTENSET:P bit from 1 to 0. This means that the direct write to the PMCNTENCLR defines indirect writes to both itself and to the PMCNTENSET.

Indirect read

Is a use of the register by an instruction to establish the operating conditions for the instruction. Examples of operating conditions that might be determined by an indirect read are the translation table base address, or whether memory accesses are forced to be Non-cacheable.

Indirect reads include situations where the value of one register determines what value is returned by a second register. This means that any read of the second register is an indirect read of the register that determines what value is returned.

Indirect reads also include:

• Reads of the System registers by external agents, such as debuggers, as described in Debug registers on page G6-4668.

• Memory-mapped reads of the System registers made by the PE on which the System registers are implemented.

Where an indirect read of a register has a side-effect of changing the value of a register, that change is defined to be an indirect write, and has the synchronization requirements of an indirect write.

Indirect write

Is an update to the value of a register as a consequence of either:

• An exception, operation, or execution of an instruction that is not a direct write to that register.

• The asynchronous operation of an external agent.

This can include:

• The passage of time, as seen in counters or timers, including performance counters.

• The assertion of an interrupt.

• A write from an external agent, such as a debugger.

However, for some registers, the architecture gives some guarantee of visibility without any explicit synchronization, see Registers with some architectural guarantee of ordering or observability on page G4-4166.

Note

Taking an exception is a context-synchronizing operation. Therefore, any indirect write performed as part of an exception entry does not require additional synchronization. This includes the indirect writes to the registers that report the exception, as described in Exception reporting in a VMSAv8-32 implementation on page G4-4123.
G4.14.5 Fixed values in register diagrams

In register diagrams, a fixed bit can be indicated by one of 0, (0), 1, or (1), with the following meanings:

0

In any implementation:

• The bit must read as 0.
• Writes to the bit must be ignored.
• Software:
  — Can rely on the bit reading as 0.
  — Must use an SBZP policy to write to the bit.

(0)

The bit should-be-zero. In AArch32 state there are a small number of cases where a bit is (0) in some contexts, and has a different defined behavior in other contexts. See RES0.

1

In any implementation:

• The bit must read as 1.
• Writes to the bit must be ignored.
• Software:
  — Can rely on the bit reading as 1.
  — Must use an SBOP policy to write to the bit.

(1)

The bit is should-be-one. In AArch32 state there are a small number of cases where a bit is (1) in some contexts, and has a different defined behavior in other contexts. See RES1.

--- Note ---

In register diagrams, (0) is a synonym for RES0, and (1) is a synonym for RES1, where RES0 and RES1 are defined in the Glossary. However, when used in an instruction encoding diagram, (0) and (1) have the narrower definition that behavior is UNPREDICTABLE or CONSTRAINED UNPREDICTABLE if either:

• A bit marked as (0) has the value 1.
• A bit marked as (1) has the value 0.

G4.14.6 Principles of the ID scheme for fields in ID registers

The ARM architecture specifies a number of ID registers that are characterized as comprising a set of 4-bit ID fields. Each ID field identifies the presence, and possibly the level of support for, a particular feature in an implementation of the architecture. These fields follow an architectural model that aids their use by software and provides future compatibility. This section describes that model. AArch32 ID registers to which this scheme applies on page G4-4170 identifies the set of ID registers that are accessible from AArch32 state.

--- Note ---

These fields are distinct from register fields that enumerate the number of resources, such as the number of breakpoints, watchpoints, or performance monitors, or the amount of memory.

--- Note ---

The presence of an ID register field for a feature does not imply that the feature is optional.

To provide forward compatibility, software can rely on the features of these fields that are described in this section. The ID fields, which are either signed or unsigned, use increasing numerical values to indicate increases in functionality. Therefore, if a value of 0x1 indicates the presence of some instructions, then the value 0x2 will indicate the presence of those instructions plus some additional instructions or functionality. This means software can be written in the form:

```c
if (value >= number) {
  // do something that relies on the value of the feature
}
```
For ID fields where the value 0x0 defines that a feature is not present, the field holds an unsigned value. This covers the vast majority of such fields.

In a few cases, the architecture has been changed to permit implementations to exclude a feature that has previously been required and for which no ID field has been defined. In these cases, a new ID field is defined and:

- The field holds a signed value.
- The field value 0xF indicates that the feature is not implemented.
- The field value 0x0 indicates that the feature is implemented.
- Software that depends on the feature can use the test:
  
  ```
  if value >= 0 {
    // Software features that depend on the presence of the hardware feature
  }
  ```

In some cases, it has been decided retrospectively that the increase in functionality between two consecutive numerical values is too great, and it is desirable to permit an intermediate degree of functionality, and the means to discover this. This is done by the introduction of a fractional field that both:

- Is referred to in the definition of the original field.
- Applies only when the original field is at the lower value of the step.

In principle a fractional field can be used for two different fractional steps, with different meanings associated with each of these steps. For this reason, a fractional field must be interpreted in the context of the field to which it relates and the value of that field. **Example G4-6** shows the use of such a field.

**Example G4-6 Example of the use of a fractional field**

For a field describing some class of functionality:

- The value 0x1 was defined as indicating that item A is present.
- The value 0x2 was defined as indicating that items B and C are present, in addition to item A.

Subsequently, it might be necessary to introduce a second ID field to indicate that A and B only are present. This new field is a fractional field, and might be defined as having the value 0x1 when A and B only are present. This fractional field is valid only when the original ID field has the value 0x1.

This approach means that:

- Software that depends on the test if (value >= 0x2) can rely on features A, B, and C being present,
- Software that depends on the test if (value >= 0x1) can rely on feature A being present.
- If new software needs to check only that features A and B are present then it can test:
  
  ```
  if (value >= 0x2 || (value == 0x1 && fractional_value >= 0x1)) {
    // Software features that depend on A and B only
  }
  ```

A fractional field uses the same approach of increasing numerical values indicating increasing functionality, and the fractional approach can also be applied recursively to fractional fields.

Unused ID fields, and fractional fields that are not applicable, are RES0 to allow their future use when features, or fractional implementation options, are added.

**AArch32 ID registers to which this scheme applies**

This scheme applies to the following AArch32 system registers:

- The Auxiliary Feature register ID_AFR0.
- The Processor Feature registers ID_PFR0 and ID_PFR1.
- The Debug Feature register ID_DFR0.
- The Memory Model Feature registers ID_MMFR0, ID_MMFR1, ID_MMFR2, ID_MMFR3, and ID_MMFR4.
• The Instruction Set Attribute registers ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, and ID_ISAR5.

• The Media and VFP Feature registers MVFR0, MVFR1, and MVFR2.

--- Note ---

*Principles of the ID scheme for fields in ID registers on page D7-1893* includes information about the AArch64 System registers and the memory-mapped registers to which this scheme applies.
G4.15  VMSAv8-32 organization of registers in the \texttt{(coproc=\texttt{0b1110})} encoding space

The System registers in the \texttt{(coproc=\texttt{0b1110})} encoding space provide a number of distinct control functions, covering:

- Debug.
- Trace.
- Execution environment control, for identification of the trivial Jazelle implementation.

Because these functions are distinct, the descriptions of these registers are distributed, as follows:

- In this manual \texttt{Debug registers on page G6-4668} describes the Debug registers.
- The \texttt{Embedded Trace Macrocell Architecture Specification} describes the Trace registers.

This section summarizes the allocation of the System registers in the \texttt{(coproc=\texttt{0b1110})} encoding space between these different functions, and the register encodings in this space that are reserved.

The 32-bit System register encodings are classified by the \{\texttt{opc1, CRn, opc2, CRm}\} values required to access them using an \texttt{MCR} or an \texttt{MRC} instruction. The 64-bit System register encodings are classified by the \{\texttt{opc1, CRm}\} values required to access them using an \texttt{MCRR} or an \texttt{MRRC} instruction. For the registers in the \texttt{(coproc=\texttt{0b1110})} encoding space, the \texttt{opc1} value determines the primary allocation of these registers, as follows:

\texttt{opc1=} 0  \texttt{Debug registers.}
\texttt{opc1=} 1  \texttt{Trace registers.}
\texttt{opc1=} 7  \texttt{Jazelle registers. Jazelle registers are implemented as required for a trivial Jazelle implementation.}

\textbf{Other opc1 values}

\begin{itemize}
\item Reserved.
\end{itemize}

\begin{itemize}
\item \textbf{Note}
\end{itemize}

Primary allocation of \texttt{(coproc=} 0\texttt{b1110)} register function by \texttt{opc1} value differs from the allocation of \texttt{(coproc=} 0\texttt{b1111)} registers, where primary allocation is by \texttt{CRn} value for 32-bit register accesses, or \texttt{CRm} value for 64-bit register accesses.

For the Debug and Jazelle registers, Table G4-43 on page G4-4173 defines:

\begin{itemize}
\item The \{\texttt{opc1, CRn, opc2, CRm}\} values used for accessing the 32-bit registers using the \texttt{MRC} and \texttt{MCR} instructions.
\item The \{\texttt{opc1, CRm}\} values used for accessing the 64-bit register using the \texttt{MCRR} instruction.
\end{itemize}

Some Debug registers can also be accessed using the \texttt{LDC} and \texttt{STC} instructions. Table G4-44 on page G4-4174 defines the \texttt{CRn} values used for accessing the registers using these instructions.

\begin{itemize}
\item \textbf{Note}
\end{itemize}

The only permitted uses of the \texttt{LDC} and \texttt{STC} instructions are:

\begin{itemize}
\item An \texttt{LDC} access to load data from memory to \texttt{DBGDTRTXint}.
\item An \texttt{STC} access to store data to memory from \texttt{DBGDTRRXint}.
\end{itemize}

In the \texttt{LDC} and \texttt{STC} syntax descriptions in this Manual, the required \texttt{coproc} value of \texttt{p14} and \texttt{CRn} value of \texttt{c5} are given explicitly.
### G4.15.1 Register access instruction arguments, \((\text{coproc}==0b1110)\) registers

Table G4-43 shows the MCR, MRC, and MRRC instruction arguments required for accesses to each register that can be visible in the System register interface in the \((\text{coproc}==0b1110)\) encoding.

<table>
<thead>
<tr>
<th>opc1</th>
<th>CRn</th>
<th>opc2</th>
<th>CRm</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>DBGDIDR</td>
<td>32-bit</td>
<td>Debug ID, or unallocated(^a)</td>
</tr>
<tr>
<td></td>
<td>c1</td>
<td></td>
<td>c1</td>
<td>DBGDSCRint</td>
<td>32-bit</td>
<td>Debug Status and Control Register, Internal View</td>
</tr>
<tr>
<td></td>
<td>c2</td>
<td></td>
<td>c2</td>
<td>DBGDCCINT</td>
<td>32-bit</td>
<td>DCC Interrupt Enable Register</td>
</tr>
<tr>
<td></td>
<td>c5</td>
<td></td>
<td>c5</td>
<td>DBGDTRRXint</td>
<td>32-bit</td>
<td>Debug Data Transfer Register, Receive, Internal View</td>
</tr>
<tr>
<td></td>
<td>c5</td>
<td></td>
<td>c5</td>
<td>DBGDTRTXint</td>
<td>32-bit</td>
<td>Debug Data Transfer Register, Transmit, Internal View</td>
</tr>
<tr>
<td></td>
<td>c6</td>
<td></td>
<td>c6</td>
<td>-</td>
<td>32-bit</td>
<td>Legacy DBGWFAR, RES0</td>
</tr>
<tr>
<td></td>
<td>c7</td>
<td></td>
<td>c7</td>
<td>DBGVCR</td>
<td>32-bit</td>
<td>Debug Vector Catch Register</td>
</tr>
<tr>
<td>2</td>
<td>c0</td>
<td></td>
<td>c0</td>
<td>DBGDTRRXext</td>
<td>32-bit</td>
<td>Debug Data Transfer Register, Receive, External View</td>
</tr>
<tr>
<td></td>
<td>c2</td>
<td></td>
<td>c2</td>
<td>DBGDSCRext</td>
<td>32-bit</td>
<td>Debug Status and Control Register, External View</td>
</tr>
<tr>
<td></td>
<td>c3</td>
<td></td>
<td>c3</td>
<td>DBGDTRTXext</td>
<td>32-bit</td>
<td>Debug Data Transfer Register, Transmit, External View</td>
</tr>
<tr>
<td></td>
<td>c6</td>
<td></td>
<td>c6</td>
<td>DBGOSECCR</td>
<td>32-bit</td>
<td>Debug OS Lock Exception Catch Register</td>
</tr>
<tr>
<td>4</td>
<td>c0-15(^b)</td>
<td></td>
<td>c0-15(^b)</td>
<td>DBGBVR&lt;(n)&gt;</td>
<td>32-bit</td>
<td>Debug Breakpoint Value Registers, (n = 0-15)</td>
</tr>
<tr>
<td>5</td>
<td>c0-15(^b)</td>
<td></td>
<td>c0-15(^b)</td>
<td>DBGBCR&lt;(n)&gt;</td>
<td>32-bit</td>
<td>Debug Breakpoint Control Registers, (n = 0-15)</td>
</tr>
<tr>
<td>6</td>
<td>c0-15(^b)</td>
<td></td>
<td>c0-15(^b)</td>
<td>DBGWVR&lt;(n)&gt;</td>
<td>32-bit</td>
<td>Debug Watchpoint Value Registers, (n = 0-15)</td>
</tr>
<tr>
<td>7</td>
<td>c0-15(^b)</td>
<td></td>
<td>c0-15(^b)</td>
<td>DBGWCR&lt;(n)&gt;</td>
<td>32-bit</td>
<td>Debug Watchpoint Control Registers, (n = 0-15)</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td></td>
<td>c0</td>
<td>DBGDRAR</td>
<td>32-bit</td>
<td>Debug ROM Address Register</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>c1</td>
<td></td>
<td>DBGDRAR</td>
<td>64-bit</td>
<td></td>
</tr>
<tr>
<td>c1</td>
<td>1</td>
<td>c0-15(^b)</td>
<td>c0-15(^b)</td>
<td>DBGBXVR&lt;(n)&gt;</td>
<td>32-bit</td>
<td>Debug Breakpoint Extended Value Registers (n = 0-15)</td>
</tr>
<tr>
<td>4</td>
<td>c0</td>
<td></td>
<td>c0</td>
<td>DBGOSLAR</td>
<td>32-bit</td>
<td>Debug OS Lock Access Register</td>
</tr>
<tr>
<td>c1</td>
<td></td>
<td></td>
<td>c0</td>
<td>DBGOSLSR</td>
<td>32-bit</td>
<td>Debug OS Lock Status Register</td>
</tr>
<tr>
<td>c3</td>
<td></td>
<td></td>
<td>c0</td>
<td>DBGOSDLR</td>
<td>32-bit</td>
<td>Debug OS Double Lock Register</td>
</tr>
<tr>
<td>c4</td>
<td></td>
<td></td>
<td>c0</td>
<td>DBGPRCR</td>
<td>32-bit</td>
<td>Debug Power Control Register</td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td></td>
<td>c0</td>
<td>DBGDSAR</td>
<td>32-bit</td>
<td>Debug Self Address Register or unallocated(^a)</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>c2</td>
<td></td>
<td>DBGDSAR</td>
<td>64-bit</td>
<td></td>
</tr>
<tr>
<td>c4</td>
<td>0-3</td>
<td>c0-15</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table G4-43 Mapping of \((\text{coproc} == 0b1110)\) MCR, MRC, and MRRC instruction arguments to System registers (continued)

<table>
<thead>
<tr>
<th>opc1</th>
<th>CRn</th>
<th>opc2</th>
<th>CRm</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>c7</td>
<td>6</td>
<td>c8</td>
<td>DBGCLAIMSET</td>
<td>32-bit</td>
<td>Debug CLAIM Tag Set register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c9</td>
<td>DBGCLAIMCLR</td>
<td>32-bit</td>
<td>Debug CLAIM Tag Clear register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c14</td>
<td>DBGAUTHSTATUS</td>
<td>32-bit</td>
<td>Debug Authentication Status register</td>
</tr>
<tr>
<td>7</td>
<td>c0</td>
<td></td>
<td>c0</td>
<td>DBGDEVID2</td>
<td>32-bit</td>
<td>Debug Device ID register 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c1</td>
<td>DBGDEVID1</td>
<td>32-bit</td>
<td>Debug Device ID register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c2</td>
<td>DBGDEVID</td>
<td>32-bit</td>
<td>Debug Device ID register</td>
</tr>
<tr>
<td>1</td>
<td>c0-c7</td>
<td>0-7</td>
<td>c0-c15</td>
<td>-</td>
<td>32-bit</td>
<td>Reserved for OPTIONAL Trace extension</td>
</tr>
<tr>
<td>7</td>
<td>c0</td>
<td></td>
<td>c0</td>
<td>JIDR</td>
<td>32-bit</td>
<td>Jazelle ID Register^c</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c1</td>
<td>JOSCR</td>
<td>32-bit</td>
<td>Jazelle OS Control Register^c</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c2</td>
<td>JMCR</td>
<td>32-bit</td>
<td>Jazelle Main Configuration Register^c</td>
</tr>
</tbody>
</table>

All other encodings: - 32-bit Unallocated

a. If EL1 cannot use AArch32 this register is OPTIONAL and deprecated. See the register description for details.

b. Not implemented breakpoint and watchpoint register access instructions are unallocated. If EL2 is not implemented or breakpoint \(n\) is not context-aware, \(\text{DBGBXVR}^{<n>}\) is unallocated. CRm encodes \(<n>\), the breakpoint or watchpoint number.

c. Legacy register, see Legacy feature registers, functional group on page G4-4211.

Table G4-44 shows the LDC and STC instruction arguments required for accesses to the Debug registers that can be accessed using these instructions.

Table G4-44 Mapping of LDC and STC instruction arguments to System registers

<table>
<thead>
<tr>
<th>CRn</th>
<th>Instruction</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c5</td>
<td>LDC</td>
<td>DBGDTRTXint</td>
<td>32-bit</td>
<td>Debug Data Transfer Register, Transmit, Internal View</td>
</tr>
<tr>
<td>c5</td>
<td>STC</td>
<td>DBGDTRRXint</td>
<td>32-bit</td>
<td>Debug Data Transfer Register, Receive, Internal View</td>
</tr>
</tbody>
</table>

--- Note ---

In the instruction syntax descriptions for the LDC and STC instructions, the required coproc and CRn values are given explicitly as coproc==p14, CRn==c5.
G4.16 VMSAv8-32 organization of registers in the \((\text{coproc==}0b1111)\) encoding space

For 32-bit accesses to the System registers in the \((\text{coproc==}0b1111)\) encoding space, the ordered set of parameters \(\{\text{CRn}, \text{opc1}, \text{CRm}, \text{opc2}\}\) determine the register order. Within this ordering, the \text{CRn} value originally provided a functional grouping of these registers. As the number of System registers has increased this ordering has become less appropriate.

This document now:

• Groups the System registers in the \((\text{coproc==}0b1111)\) encoding space by functional group, see Functional grouping of VMSAv8-32 System registers on page G4-4193.

• Describes all of the System registers for VMSAv8-32, in Chapter G6 AArch32 System Register Descriptions.

• Gives additional information about the organization of the VMSAv8-32 System registers in the \((\text{coproc==}0b1111)\) encoding space, in the remainder of this section.

This section presents information as follows:

Register ordering by \(\{\text{CRn}, \text{opc1}, \text{CRm}, \text{opc2}\}\)

See:

• System register summary for \((\text{coproc==}0b1111)\) encodings by \text{CRn} value on page G4-4176.

• Full list of VMSAv8-32 System registers in the \((\text{coproc==}0b1111)\) encoding space on page G4-4178.

Note

The ordered listing of \((\text{coproc==}0b1111)\) registers by the \(\{\text{CRn}, \text{opc1}, \text{CRm}, \text{opc2}\}\) encoding of the 32-bit registers is most likely to be useful to those implementing AArch32 state, and to those validating such implementations. However, otherwise, the grouping of registers by function is more logical.

Views of the registers, that depend on the current state of the PE

See AArch32 views of the System registers in the \((\text{coproc==}0b1111)\) encoding space on page G4-4190.

Note

The different register views are particularly significant in implementations that include EL2.

In addition, the indexes in Appendix K12 Registers Index include all of the System registers.
G4.16 System register summary for (coproc==0b1111) encodings by CRn value

Figure G4-21 summarizes the grouping of the System registers in the (coproc==0b1111) encoding space, for a VMSAv8-32 implementation, by the value of CRn used for a 32-bit access to the register.

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c0</td>
<td>[0-2, 4]</td>
<td>(c0-c2)</td>
<td>(0-7)</td>
<td>ID registers</td>
</tr>
<tr>
<td>c1</td>
<td>[0, 4]</td>
<td>(c0, c1)</td>
<td>(0-7)</td>
<td>System control registers</td>
</tr>
<tr>
<td>c2</td>
<td>[0, 4]</td>
<td>(c0, c1)</td>
<td>(0-2)</td>
<td>Memory system control registers</td>
</tr>
<tr>
<td>c3</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>Memory system fault registers</td>
</tr>
<tr>
<td>c4</td>
<td>0</td>
<td>c6</td>
<td>0</td>
<td>GIC System register *, Debug exception registers</td>
</tr>
<tr>
<td>c5</td>
<td>[0, 4]</td>
<td>(c0,c1)</td>
<td>(0,1)</td>
<td></td>
</tr>
<tr>
<td>c6</td>
<td>[0, 4]</td>
<td>c0</td>
<td>(0, 2, 4)</td>
<td></td>
</tr>
<tr>
<td>c7</td>
<td>[0, 4]</td>
<td>Various</td>
<td>Various</td>
<td>Cache maintenance, address translations, legacy operations</td>
</tr>
<tr>
<td>c8</td>
<td>[0, 4]</td>
<td>Various</td>
<td>Various</td>
<td>TLB maintenance operations</td>
</tr>
<tr>
<td>c9</td>
<td>[0-7]</td>
<td>Various</td>
<td>[0-7]</td>
<td>Performance monitors</td>
</tr>
<tr>
<td>c10</td>
<td>[0-7]</td>
<td>Various</td>
<td>[0-7]</td>
<td>Memory mapping registers and TLB operations</td>
</tr>
<tr>
<td>c11</td>
<td>[0-7]</td>
<td>(c0-c8,c15)</td>
<td>[0-7]</td>
<td>Reserved for DMA operations for TCM access</td>
</tr>
<tr>
<td>c12</td>
<td>[0-2, 4, 6]</td>
<td>Various</td>
<td>[0,1]</td>
<td>System control registers, GIC System registers *</td>
</tr>
<tr>
<td>c13</td>
<td>[0, 4]</td>
<td>c0</td>
<td>[0-4]</td>
<td>Process, Context, and Thread ID registers</td>
</tr>
<tr>
<td>c14</td>
<td>[0-7]</td>
<td>(c0-c15)</td>
<td>[0-7]</td>
<td>Generic Timer registers *, Performance Monitors registers *</td>
</tr>
<tr>
<td>c15</td>
<td>[0-7]</td>
<td>(c0-c15)</td>
<td>[0-7]</td>
<td>IMPLEMENTATION DEFINED registers</td>
</tr>
</tbody>
</table>

* Access depends on the implementation

**Note**

For the System registers in the (coproc==0b1111) encoding space, Figure G4-21 gives only an overview of the assigned encodings for 32-bit registers for each of the CRn values c8-c15. For more information, see:

- The full list of registers in the (coproc==0b1111) encoding space, in Full list of VMSAv8-32 System registers in the (coproc==0b1111) encoding space on page G4-4178, for the definition of the assigned and unassigned encodings for that register.
- The register definitions in Chapter G6 AArch32 System Register Descriptions for any dependencies on the implemented Exception levels.

In general, System register accesses using unallocated set of {CRn, opc1, CRm, opc2} values are **UNDEFINED**.

Behavior of VMSAv8-32 32-bit System registers with (coproc==0b1111, CRn==c0) on page G4-4177 described the only exceptions to this rule.

The 32-bit System registers with (coproc==0b1111, CRn==c15), and the corresponding 64-bit System registers, are reserved for implementation defined registers. For more information see Reserved encodings in the VMSAv8-32 System register (coproc == 0b1111) space on page G4-4177.

The **HSTR.Tn** trap on (coproc==0b1111) System registers

As **General trapping to Hyp mode of Non-secure EL0 and EL1 accesses to System registers in the (coproc==0b1111) encoding space on page G1-3908** describes, when the value of HSTR.Tn is 1, Non-secure PL1 accesses to System registers in the (coproc==0b1111) encoding space using a CRn or CRm value that corresponds to the value of Tn are trapped to PL2, even if the encoding is **UNDEFINED** when the value of HSTR.Tn is 0. This applies:

- For 32 bit register accesses when the value of Rn in the MCR or MRC instruction corresponds to Tn.
- For 64 bit register accesses when the value of Rn in the MCRR or MRRC instruction corresponds to Tn.

If there are matching System register encodings that are accessible from Non-secure PL0 then those accesses are also trapped to PL2 when the value of HSTR.Tn is 1.
Behavior of VMSAv8-32 32-bit System registers with \( \text{coproc}==0b1111, \text{CRn}==c0 \)

In the \( \text{coproc}==0b1111 \) encoding space, the 32-bit System registers with \( \text{CRn}==c0 \) provide device and feature identification. That is, they provide registers in the functional group described in Identification registers, functional group on page G4-4194.

Table G4-45 on page G4-4179 shows all of the architecturally required System registers with \{coproc==0b1111, CRn==c0\}. The behavior of 32-bit System register encodings in this group that are not shown in the table, and encodings that are part of an unimplemented Exception level, depends on the value of \( \text{opc1} \), and possibly on the value of \( \text{CRm} \) and \( \text{opc2} \), as follows:

\[ \text{opc1} == 0 \]

All write accesses to the encodings are UNDEFINED.

For read accesses:

- The following encodings return an UNKNOWN value:
  - \( \text{CRm}==3, \text{opc2}==\{0, 1, 2\} \).
  - \( \text{CRm}==\{4, 6, 7\}, \text{opc2}==\{0, 1\} \).
  - \( \text{CRm}==5, \text{opc2}==\{0, 1, 4, 5\} \).
- All other encodings are RES0.

\[ \text{opc1} > 0 \]

All accesses to the encodings are UNDEFINED.

See also Accesses to unallocated encodings in the (coproc==0b111x) encoding space on page G4-4151.

---

**Note**

Some of these registers were previously described as being part of the CPUID identification scheme, see The CPUID identification scheme on page G4-4195.

Reserved encodings in the VMSAv8-32 System register \( \text{coproc}==0b1111 \) space

AArch32 state reserves a number of regions in the \( \text{coproc}==0b1111 \) encoding space for IMPLEMENTATION DEFINED System registers. These reservations are defined in terms of the encoding of 32-bit accesses to the System register encoding space. That is, they are defined by the reserved 32-bit \{CRn, opc1, CRn, opc2\} encodings.

In ARMv8, reserved encodings that do not have an IMPLEMENTATION DEFINED function are UNDEFINED.

The following subsections give more information about these reserved encodings:

- **Reserved 32-bit encodings with \{coproc==0b1111, CRn==c9\}**
- **Reserved 32-bit encodings with \{coproc==0b1111, CRn==c10\}** on page G4-4178.
- **Reserved 32-bit encodings with \{coproc==0b1111, CRn==c11\}** on page G4-4178.
- **Reserved 32-bit encodings with \{coproc==0b1111, CRn==c15\}** on page G4-4178.

**Reserved 32-bit encodings with \{coproc==0b1111, CRn==c9\}**

In the AArch32 encoding space, for 32-bit encodings with \{coproc==0b1111, CRn==c9\}, the following encodings are reserved for IMPLEMENTATION DEFINED purposes:

- Encodings with \{coproc==0b1111, CRn==c9, opc==\{0-7\}, CRm==\{c0-c2, c5-c8\}\} are reserved for IMPLEMENTATION DEFINED branch predictor, cache, and TCM operations.
- Encodings with \{coproc==0b1111, CRn==c9, opc==\{0-7\}, CRm==c15\} are reserved for IMPLEMENTATION DEFINED performance monitors.

---

**Note**

These are distinct from the OPTIONAL ARM Performance Monitors Extension, the registers for which use the encoding space \{coproc==0b1111, CRn==c9, opc==\{0-7\}, CRm==\{c12-c14\}\}.
Reserved 32-bit encodings with \{coproc==0b1111, CRn==c10\}

In the AArch32 encoding space, for 32-bit encodings with \{coproc==0b1111, CRn==c10\}, the following encodings are reserved for IMPLEMENTATION DEFINED purposes:

- Encodings with \{coproc==0b1111, CRn==c10, opc=={0-7}, CRm=={c0, c1, c4, c8}\} are reserved for IMPLEMENTATION DEFINED TLB lockdown operations.

Reserved 32-bit encodings with \{coproc==0b1111, CRn==c11\}

In the AArch32 encoding space, for 32-bit encodings with \{coproc==0b1111, CRn==c11\}, the following encodings are reserved for IMPLEMENTATION DEFINED purposes:

- Encodings with \{coproc==0b1111, CRn==c11, opc=={0-7}, CRm=={c0-c8, c15}\} are reserved for IMPLEMENTATION DEFINED DMA operations for TCM access.

In ARMv8, the remainder of the AArch32 \{coproc==0b1111, CRn==c11\} encoding space is UNDEFINED.

Reserved 32-bit encodings with \{coproc==0b1111, CRn==c15\}

ARMv8 reserves the AArch32 System register encodings with \{coproc==0b1111, CRn==c15\} for IMPLEMENTATION DEFINED purposes, and does not impose any restrictions on the use of these encodings. The documentation of the ARM implementation must describe fully any registers implemented in the \{coproc==0b1111, CRn==c15\} encoding space. Normally, for processor implementations by ARM, this information is included in the Technical Reference Manual for the processor.

Typically, an implementation uses the \{coproc==0b1111, CRn==c15\} encodings to provide test features, and any required configuration options that are not covered by this Manual.

This reservation means that the AArch32 64-bit encodings with \{coproc==0b1111, CRn==c15\} are also reserved for IMPLEMENTATION DEFINED purposes, without any restrictions on the use of these encodings.

G4.16.2 Full list of VMSAv8-32 System registers in the \{coproc==0b1111\} encoding space

Table G4-45 on page G4-4179 shows the System registers in the \{coproc==0b1111\} encoding space in VMSAv8-32, in the order of the \{CRn, opc1, CRm, opc2\} parameter values used in MCR or MRC accesses to the 32-bit registers:

- For MCR or MRC accesses to the 32-bit registers, CRn is the primary identifier of the target System register for the access. This applies, also, to MCR or MRC instructions that provide 32-bit accesses to a single word of a 64-bit System register.

- For MCRR or MRRC accesses to the 64-bit registers, CRn is the primary identifier of the target System register for the access. Table G4-45 on page G4-4179 orders the 64-bit registers with the 32-bit registers accessed using the same primary register identifier. For example, the 64-bit encoding of TTBR0, that is accessed with (CRn==c2), is listed with the 32-bit registers that are accessed with (CRn==c2).
### Table G4-45 VMASv8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>MIDR</td>
<td>32-bit</td>
<td>Main ID Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>CTR</td>
<td>32-bit</td>
<td>Cache Type Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>TCMTR</td>
<td>32-bit</td>
<td>TCM Type Register</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>TLBTR</td>
<td>32-bit</td>
<td>TLB Type Register</td>
</tr>
<tr>
<td></td>
<td>4, 6,</td>
<td>7</td>
<td></td>
<td>MIDR</td>
<td>32-bit</td>
<td>Aliases of Main ID Register</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>MPIDR</td>
<td>32-bit</td>
<td>Multiprocessor Affinity Register</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>REVIDR</td>
<td>32-bit</td>
<td>Revision ID Register</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td></td>
<td></td>
<td>ID_PFR0</td>
<td>32-bit</td>
<td>Processor Feature Register 0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ID_PFR1</td>
<td>32-bit</td>
<td>Processor Feature Register 1</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>ID_DFR0</td>
<td>32-bit</td>
<td>Debug Feature Register 0</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>ID_AFR0</td>
<td>32-bit</td>
<td>Auxiliary Feature Register 0</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>ID_MMFR0</td>
<td>32-bit</td>
<td>Memory Model Feature Register 0</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ID_MMFR1</td>
<td>32-bit</td>
<td>Memory Model Feature Register 1</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>ID_MMFR2</td>
<td>32-bit</td>
<td>Memory Model Feature Register 2</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>ID_MMFR3</td>
<td>32-bit</td>
<td>Memory Model Feature Register 3</td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td></td>
<td></td>
<td>ID_ISAR0</td>
<td>32-bit</td>
<td>Instruction Set Attribute Register 0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ID_ISAR1</td>
<td>32-bit</td>
<td>Instruction Set Attribute Register 1</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>ID_ISAR2</td>
<td>32-bit</td>
<td>Instruction Set Attribute Register 2</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>ID_ISAR3</td>
<td>32-bit</td>
<td>Instruction Set Attribute Register 3</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>ID_ISAR4</td>
<td>32-bit</td>
<td>Instruction Set Attribute Register 4</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ID_ISAR5</td>
<td>32-bit</td>
<td>Instruction Set Attribute Register 5</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>ID_MMFR4</td>
<td>32-bit</td>
<td>Memory Model Feature Register 4</td>
</tr>
<tr>
<td>1</td>
<td>c0</td>
<td>0</td>
<td></td>
<td>CCSIDR</td>
<td>32-bit</td>
<td>Cache Size ID Registers</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>CLIDR</td>
<td>32-bit</td>
<td>Cache Level ID Register</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>AIDR</td>
<td>32-bit</td>
<td>Auxiliary ID Register</td>
</tr>
<tr>
<td>2</td>
<td>c0</td>
<td>0</td>
<td></td>
<td>CSSELR</td>
<td>32-bit</td>
<td>Cache Size Selection Register</td>
</tr>
<tr>
<td>4</td>
<td>c0</td>
<td>0</td>
<td></td>
<td>VPIDR(^b)</td>
<td>32-bit</td>
<td>Virtualization Processor ID Register</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>VMPIDR(^b)</td>
<td>32-bit</td>
<td>Virtualization Multiprocessor ID Register</td>
</tr>
</tbody>
</table>

\(^b\) Virtual registers are stored in special coprocessor registers.
### Table G4-45 VMSAv8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>SCTLR</td>
<td>32-bit</td>
<td>System Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>ACTLR</td>
<td>32-bit</td>
<td>Auxiliary Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>CPACR</td>
<td>32-bit</td>
<td>Architectural Feature Access Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td>ACTLR2</td>
<td>32-bit</td>
<td>Auxiliary Control Register 2</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>SCR&lt;sup&gt;c&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Secure Configuration Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>SDER&lt;sup&gt;c&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Secure Debug Enable Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>NSACR&lt;sup&gt;c&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Non-Secure Access Control Register</td>
</tr>
<tr>
<td>c3</td>
<td>1</td>
<td></td>
<td></td>
<td>SDCR&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Secure Debug Configuration Register</td>
</tr>
<tr>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>HSCTLR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp System Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>HACTLR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Auxiliary Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td>HACTLR2&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Auxiliary Control Register 2</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td></td>
<td></td>
<td>HCR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Configuration Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>HDCR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Debug Configuration Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>HCPTR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Architectural Feature Trap Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td>HSTR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp System Trap Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td></td>
<td>HCR2&lt;sup&gt;b,d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Configuration Register 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7</td>
<td></td>
<td>HACR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Auxiliary Configuration Register</td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>TTBR0</td>
<td>32-bit</td>
<td>Translation Table Base Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-</td>
<td>c2</td>
<td>TTBR0</td>
<td>64-bit</td>
<td></td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>TTBR1</td>
<td>32-bit</td>
<td>Translation Table Base Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-</td>
<td>c2</td>
<td>TTBR1</td>
<td>64-bit</td>
<td></td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>TTBCR</td>
<td>32-bit</td>
<td>Translation Table Base Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>c0</td>
<td>HTCR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Hyp Translation Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>c1</td>
<td></td>
<td>VTCR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Virtualization Translation Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>c2</td>
<td>HTTBR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>64-bit</td>
<td>Hyp Translation Table Base Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6</td>
<td>c2</td>
<td>VTTBR&lt;sup&gt;b&lt;/sup&gt;</td>
<td>64-bit</td>
<td>Virtualization Translation Table Base Register</td>
</tr>
<tr>
<td>c3</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>DACR</td>
<td>32-bit</td>
<td>Domain Access Control Register</td>
</tr>
<tr>
<td>c4</td>
<td>0</td>
<td>c6</td>
<td>0</td>
<td>ICC_PMRe</td>
<td>32-bit</td>
<td>Interrupt Controller Interrupt Priority Mask Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_PMRe</td>
<td>32-bit</td>
<td>Interrupt Controller Virtual Priority Mask Register</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>DSPSR&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Debug Saved Program Status Register&lt;sup&gt;f&lt;/sup&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>DLR&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Debug Link Register&lt;sup&gt;f&lt;/sup&gt;</td>
</tr>
<tr>
<td>CRn</td>
<td>opc1</td>
<td>CRm</td>
<td>opc2</td>
<td>Name</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>------</td>
<td>-----------------------</td>
<td>-------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>c5</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>DFSR</td>
<td>32-bit</td>
<td>Data Fault Status Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>IFSR</td>
<td>32-bit</td>
<td>Instruction Fault Status Register</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td></td>
<td></td>
<td>ADFSR</td>
<td>32-bit</td>
<td>Auxiliary Data Fault Status Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>AIFSR</td>
<td>32-bit</td>
<td>Auxiliary Instruction Fault Status Register</td>
</tr>
<tr>
<td>4</td>
<td>c1</td>
<td>0</td>
<td></td>
<td>HADFSR(^b)</td>
<td>32-bit</td>
<td>Hyp Auxiliary Data Fault Syndrome Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>HAIFSR</td>
<td>32-bit</td>
<td>Hyp Auxiliary Instruction Fault Syndrome Register</td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td></td>
<td></td>
<td>HSR(^b)</td>
<td>32-bit</td>
<td>Hyp Syndrome Register</td>
</tr>
<tr>
<td>c6</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>DFAR</td>
<td>32-bit</td>
<td>Data Fault Address Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>IFAR</td>
<td>32-bit</td>
<td>Instruction Fault Address Register</td>
</tr>
<tr>
<td>4</td>
<td>c0</td>
<td>0</td>
<td></td>
<td>HDFAR(^b)</td>
<td>32-bit</td>
<td>Hyp Data Fault Address Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>HIFAR(^b)</td>
<td>32-bit</td>
<td>Hyp Instruction Fault Address Register</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>HPFAR(^b)</td>
<td>32-bit</td>
<td>Hyp IPA Fault Address Register</td>
</tr>
<tr>
<td>c7</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>ICIMALUIS</td>
<td>32-bit</td>
<td>See <em>Cache maintenance instructions, functional group on page G4-4201</em></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>BPIALLIS</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c4</td>
<td>0</td>
<td></td>
<td></td>
<td>PAR</td>
<td>32-bit</td>
<td>Physical Address Register</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>c7</td>
<td>-</td>
<td>PAR</td>
<td>64-bit</td>
<td></td>
</tr>
<tr>
<td>c7</td>
<td>0</td>
<td>c5</td>
<td>0</td>
<td>ICIMALU</td>
<td>32-bit</td>
<td>See <em>Cache maintenance instructions, functional group on page G4-4201</em></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ICIMVAU</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>CP15ISB</td>
<td>32-bit</td>
<td>See <em>Memory barriers on page E2-2335</em></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>BPIALL</td>
<td>32-bit</td>
<td>See <em>Cache maintenance instructions, functional group on page G4-4201</em></td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>BPIMVA</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c6</td>
<td>1</td>
<td></td>
<td></td>
<td>DCIMVAC</td>
<td>32-bit</td>
<td>See <em>Cache maintenance instructions, functional group on page G4-4201</em></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>DCISW</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c8</td>
<td>0</td>
<td></td>
<td></td>
<td>ATS1CPR</td>
<td>32-bit</td>
<td>See <em>Address translation instructions on page G4-4142</em></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ATS1CPW</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>ATS1CUR</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>ATS1CUW</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>ATS12NSOPR(^c)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ATS12NSOPW(^c)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>ATS12NSOUR(^c)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>ATS12NSOUW(^c)</td>
<td>32-bit</td>
<td></td>
</tr>
</tbody>
</table>
### Table G4-45 VMSAv8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c7</td>
<td>0</td>
<td>c10</td>
<td>1</td>
<td>DCCMVAC</td>
<td>32-bit</td>
<td>See Cache maintenance instructions, functional group on page G4-4201</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>DCCSW</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>CP15DSB</td>
<td>32-bit</td>
<td>See Memory barriers on page E2-2335</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>CP15DMB</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>c11</td>
<td>1</td>
<td>DCCMVAU</td>
<td>32-bit</td>
<td>See Cache maintenance instructions, functional group on page G4-4201</td>
<td></td>
</tr>
<tr>
<td>c14</td>
<td>1</td>
<td></td>
<td>DCCIMVAC</td>
<td>32-bit</td>
<td>See Cache maintenance instructions, functional group on page G4-4201</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>DCCISW</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>e8</td>
<td>0</td>
<td>ATS1HR(^b)</td>
<td>32-bit</td>
<td>See Address translation instructions on page G4-4142</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>ATS1HW(^b)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>TLBIALLIS</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>TLBIMVAIS</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>TLBIASIDIS</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>TLBIMVAAIS</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>TLBIMVALIS(^d)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7</td>
<td>TLBIMVAALIS(^d)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c5</td>
<td>0</td>
<td></td>
<td>ITLBIALL</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>ITLBMVA</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>ITLBIASID</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c6</td>
<td>0</td>
<td></td>
<td>DTLBIALL</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>DTLBMVA</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>DTLBIASID</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c7</td>
<td>0</td>
<td></td>
<td>TLBIALL</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>TLBIMVA</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>TLBIASID</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>TLBIMVAA</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>TLBIMVAL(^d)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7</td>
<td>TLBIMVAAL(^d)</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>TLBIIPAS2IS(^d)</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>TLBIIPAS2LIS(^d)</td>
<td>32-bit</td>
<td></td>
</tr>
</tbody>
</table>
Table G4-45 VMSA v8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>TLBIALLHIS&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>TLBIMVAHIS&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>TLBIALLNSNHS&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>TLBIMVALHIS&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>c4</td>
<td>1</td>
<td></td>
<td>TLBIIIPAS2&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td>TLBIIIPAS2L&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c7</td>
<td>0</td>
<td></td>
<td></td>
<td>TLBIALLH&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>See The scope of TLB maintenance instructions on page G4-4101</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>TLBIMVAH&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>TLBIALLNSNH&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>TLBIMVALH&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td></td>
</tr>
<tr>
<td>c9</td>
<td>0-7</td>
<td>c0-</td>
<td>0-7</td>
<td>-</td>
<td>32-bit</td>
<td>Reserved for IMPLEMENTATION DEFINED branch predictor, cache, and TCM operations</td>
</tr>
<tr>
<td></td>
<td></td>
<td>c2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>c5-</td>
<td>c8</td>
<td>0-7</td>
<td>-</td>
<td></td>
<td>32-bit</td>
<td>Reserved for IMPLEMENTATION DEFINED branch predictor, cache, and TCM operations</td>
</tr>
<tr>
<td>0</td>
<td>c12</td>
<td>0</td>
<td></td>
<td>PMCR</td>
<td>32-bit</td>
<td>Performance Monitors Control Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>PMCNTENSET</td>
<td>32-bit</td>
<td>Performance Monitors Count Enable Set register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>PMCNTENCLR</td>
<td>32-bit</td>
<td>Performance Monitors Count Enable Clear register</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>PMOVSRR</td>
<td>32-bit</td>
<td>Performance Monitors Overflow Flag Status Register</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>PMSWINC</td>
<td>32-bit</td>
<td>Performance Monitors Software Increment register</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>PMSELR</td>
<td>32-bit</td>
<td>Performance Monitors Event Counter Selection Register</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td>PMCEID0</td>
<td>32-bit</td>
<td>Performance Monitors Common Event Identification register 0</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>PMCEID1</td>
<td>32-bit</td>
<td>Performance Monitors Common Event Identification register 1</td>
</tr>
<tr>
<td>0</td>
<td>c13</td>
<td>0</td>
<td></td>
<td>PMCCNTR</td>
<td>32-bit</td>
<td>Performance Monitors Cycle Count Register</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>c9</td>
<td>-</td>
<td>PMCCNTR_EL0</td>
<td>64-bit</td>
<td>Performance Monitors Cycle Count Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>1</td>
<td>PMXEVTYPEPER</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Select Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>PMXEVCNTR</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Register</td>
</tr>
<tr>
<td>0</td>
<td>c14</td>
<td>0</td>
<td></td>
<td>PMUSERENR</td>
<td>32-bit</td>
<td>Performance Monitors User Enable Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>PMINTENSET</td>
<td>32-bit</td>
<td>Performance Monitors Interrupt Enable Set register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>PMINTENCLR</td>
<td>32-bit</td>
<td>Performance Monitors Interrupt Enable Clear register</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>PMOVSSET&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Overflow Flag Status Set register</td>
</tr>
<tr>
<td>0</td>
<td>0-7</td>
<td>c15</td>
<td>0-7</td>
<td>-</td>
<td>32-bit</td>
<td>Reserved for IMPLEMENTATION DEFINED performance monitors</td>
</tr>
</tbody>
</table>
### Table G4-45 VMSAv8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c10</td>
<td>0</td>
<td>c0-c1</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>c2</td>
<td>0</td>
<td>PRRR&lt;sup&gt;g&lt;/sup&gt; 32-bit Primary Region Remap Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MAIR0&lt;sup&gt;g&lt;/sup&gt;</td>
<td>32-bit Memory Attribute Indirection Register 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NMRR&lt;sup&gt;g&lt;/sup&gt;</td>
<td>32-bit Normal Memory Remap Register</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MAIR1&lt;sup&gt;g&lt;/sup&gt;</td>
<td>32-bit Memory Attribute Indirection Register 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c3</td>
<td>0</td>
<td>AMAIR0</td>
<td>32-bit Auxiliary Memory Attribute Indirection Register 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AMAIR1</td>
<td>32-bit Auxiliary Memory Attribute Indirection Register 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c4, c8</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1-3</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c2</td>
<td>0</td>
<td>HMAIR0&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit Hyp Memory Attribute Indirection Register 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HMAIR1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit Hyp Memory Attribute Indirection Register 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c3</td>
<td>0</td>
<td>HAMAIR0&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit Hyp Auxiliary Memory Attribute Indirection Register 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HAMAIR1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>32-bit Hyp Auxiliary Memory Attribute Indirection Register 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c4, c8</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>5-7</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c11</td>
<td>0-7</td>
<td>c0-c8</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED DMA operations for TCM access.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c15</td>
<td>0-7</td>
<td>-</td>
<td>32-bit Reserved for IMPLEMENTATION DEFINED DMA operations for TCM access.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c12</td>
<td>-</td>
<td>ICC_SGI1R&lt;sup&gt;c&lt;/sup&gt;</td>
<td>64-bit Interrupt Controller SGI group 1 Register</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c13</td>
<td>0</td>
<td>VBAR</td>
<td>32-bit Vector Base Address Register</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MVBAR&lt;sup&gt;c&lt;/sup&gt;</td>
<td>32-bit Monitor Vector Base Address Register</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RVBAR</td>
<td>32-bit Reset Vector Base Address Register</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>RMR (at EL1)&lt;sup&gt;h&lt;/sup&gt;</td>
<td>32-bit Reset Management Register, at EL1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RMR (at EL3)&lt;sup&gt;h&lt;/sup&gt;</td>
<td>32-bit Reset Management Register, at EL3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>c1</td>
<td>0</td>
<td>ISR&lt;sup&gt;c&lt;/sup&gt;</td>
<td>32-bit Interrupt Status Register</td>
<td></td>
</tr>
</tbody>
</table>
### Table G4-45 VMSAv8-32 \((\text{coproc}==0b1111)\) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>0</td>
<td>ICC_IAR0 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Interrupt Acknowledge Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_IAR0 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Acknowledge Register 0</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>ICC_EOIR0 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller End Of Interrupt Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_EOIR0 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual End Of Interrupt Register 0</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td>ICC_HPPIR0 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_HPPIR0 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td>ICC_BPR0 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Binary Point Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_BPR0 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Binary Point Register 0</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP0R0 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (0,0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP0R0 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,0)</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP0R1 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (0,1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP0R1 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,1)</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP0R1 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (0,2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP0R1 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,2)</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP0R3 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (0,3)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP0R3 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,3)</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td></td>
<td></td>
<td>ICC_AP1R0 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (1,0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP1R0 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,0)</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP1R1 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (1,1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP1R1 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,1)</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP1R2 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (1,2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP1R2 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,2)</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td>ICC_AP1R3 (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Active Priorities Register (1,3)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_AP1R3 (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,3)</td>
</tr>
<tr>
<td>c11</td>
<td>1</td>
<td></td>
<td></td>
<td>ICC_DIR (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Deactivate Interrupt Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_DIR (^e)</td>
<td></td>
<td>Interrupt Controller Deactivate Virtual Interrupt Register</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td>ICC_RPR (^e)</td>
<td>32-bit</td>
<td>Interrupt Controller Running Priority Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_RPR (^e)</td>
<td></td>
<td>Interrupt Controller Virtual Running Priority Register</td>
</tr>
<tr>
<td>CRn</td>
<td>opc1</td>
<td>CRm</td>
<td>opc2</td>
<td>Name</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>------</td>
<td>------</td>
<td>-------</td>
<td>-------------</td>
</tr>
<tr>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>0</td>
<td>ICC_IAR1</td>
<td>32-bit</td>
<td>Interrupt Controller Interrupt Acknowledge Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_IAR1</td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>ICC_EOIR1</td>
<td>32-bit</td>
<td>Interrupt Controller End Of Interrupt Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_EOIR1</td>
<td></td>
<td>Interrupt Controller Virtual End Of Interrupt Register 1</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td>ICC_HPPIR1</td>
<td>32-bit</td>
<td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_HPPIR1</td>
<td></td>
<td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td>ICC_BPR1</td>
<td>32-bit</td>
<td>Interrupt Controller Binary Point Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_BPR1</td>
<td></td>
<td>Interrupt Controller Virtual Binary Point Register 1</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td>ICC_CTLR</td>
<td>32-bit</td>
<td>Interrupt Controller Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_CTLR</td>
<td></td>
<td>Interrupt Controller Virtual Control Register</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td>ICC_SRE</td>
<td>32-bit</td>
<td>Interrupt Controller System Register Enable Register</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td>ICC_IGRPEN0</td>
<td>32-bit</td>
<td>Interrupt Controller Interrupt Group 0 Enable Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_IGRPEN0</td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Group 0 Enable Register</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td>ICC_IGRPEN1</td>
<td>32-bit</td>
<td>Interrupt Controller Interrupt Group 1 Enable Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ICV_IGRPEN1</td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Group 1 Enable Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>c12</td>
<td>-</td>
<td>ICC_ASGI1R</td>
<td>64-bit</td>
<td>Interrupt Controller Alias SGI group 1 Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>c12</td>
<td>-</td>
<td>ICC_SGI0R</td>
<td>64-bit</td>
<td>Interrupt Controller SGI group 0 Register</td>
</tr>
<tr>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>HVBAR</td>
<td>32-bit</td>
<td>Hyp Vector Base Address Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>HRMR</td>
<td>32-bit</td>
<td>Hyp Reset Management Register</td>
</tr>
<tr>
<td>c8</td>
<td>0</td>
<td></td>
<td></td>
<td>ICH_AP0R0</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,0)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ICH_AP0R1</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,1)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>ICH_AP0R2</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,2)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>ICH_AP0R3</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,3)</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td></td>
<td></td>
<td>ICH_AP1R0</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,0)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ICH_AP1R1</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,1)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>ICH_AP1R2</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,2)</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>ICH_AP1R3</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,3)</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ICC_HSRE</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp System Register Enable register</td>
</tr>
</tbody>
</table>
### Table G4-45 VMSAv8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>(c_{12})</td>
<td>4</td>
<td>(c_{11})</td>
<td>0</td>
<td>ICH_HCR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Hyp Control Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ICH_VTR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller VGIC Type Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>ICH_MISR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Maintenance Interrupt State Register</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>ICH_EISR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller End of Interrupt Status Register</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ICH_ELRSR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Empty List Register Status Register</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>ICH_VMCR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Virtual Machine Control Register</td>
</tr>
<tr>
<td>(c_{12})</td>
<td>0-7</td>
<td></td>
<td></td>
<td>ICH_LR&lt;n&gt;, for (n==0) to (7) (e)</td>
<td>32-bit</td>
<td>Interrupt Controller List Registers 0 to 7</td>
</tr>
<tr>
<td>(c_{13})</td>
<td>0-7</td>
<td></td>
<td></td>
<td>ICH_LR&lt;n&gt;, for (n==8) to (15) (e)</td>
<td>32-bit</td>
<td>Interrupt Controller List Registers 8 to 15</td>
</tr>
<tr>
<td>(c_{14})</td>
<td>0-7</td>
<td></td>
<td></td>
<td>ICH_LRC&lt;n&gt;, for (n==0) to (7) (e)</td>
<td>32-bit</td>
<td>Interrupt Controller List Registers 0 to 7, continuation</td>
</tr>
<tr>
<td>(c_{15})</td>
<td>0-7</td>
<td></td>
<td></td>
<td>ICH_LRC&lt;n&gt;, for (n==8) to (15) (e)</td>
<td>32-bit</td>
<td>Interrupt Controller List Registers 8 to 15, continuation</td>
</tr>
<tr>
<td>6</td>
<td>(c_{12})</td>
<td>4</td>
<td></td>
<td>ICC_MCTLR (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Monitor Control Register</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ICC_MSRE (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Monitor System Register Enable register</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td></td>
<td>ICC_MGRPEN1 (e)</td>
<td>32-bit</td>
<td>Interrupt Controller Monitor Interrupt Group 1 Enable register</td>
</tr>
<tr>
<td>(c_{13})</td>
<td>0</td>
<td>(c_{0})</td>
<td>0</td>
<td>FCSEIDR</td>
<td>32-bit</td>
<td>FCSE Process ID Register</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>CONTEXTIDR</td>
<td>32-bit</td>
<td>Context ID Register</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>TPIDRURW</td>
<td>32-bit</td>
<td>User Read/Write Thread ID Register</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td>TPIDRURO</td>
<td>32-bit</td>
<td>User Read-Only Thread ID Register</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>TPIDRPRW</td>
<td>32-bit</td>
<td>EL1 only Thread ID Register</td>
</tr>
<tr>
<td>4</td>
<td>(c_{0})</td>
<td>2</td>
<td></td>
<td>HTPIDR (b)</td>
<td>32-bit</td>
<td>Hyp Software Thread ID Register</td>
</tr>
<tr>
<td>-</td>
<td>(c_{14})</td>
<td>-</td>
<td></td>
<td>CNTPCT (i)</td>
<td>64-bit</td>
<td>Physical Count register</td>
</tr>
<tr>
<td>(c_{14})</td>
<td>0</td>
<td>(c_{0})</td>
<td>0</td>
<td>CNTFREQ (i)</td>
<td>32-bit</td>
<td>Counter Frequency register</td>
</tr>
<tr>
<td></td>
<td>(c_{1})</td>
<td>0</td>
<td></td>
<td>CNTKCTL (i)</td>
<td>32-bit</td>
<td>Timer EL1 Control register</td>
</tr>
<tr>
<td></td>
<td>(c_{2})</td>
<td>0</td>
<td></td>
<td>CNTP_TV (i)</td>
<td>32-bit</td>
<td>EL1 Physical TimerValue register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>CNTP_CTL (i)</td>
<td>32-bit</td>
<td>EL1 Physical Timer Control register</td>
</tr>
<tr>
<td></td>
<td>(c_{3})</td>
<td>0</td>
<td></td>
<td>CNTV_TV (i)</td>
<td>32-bit</td>
<td>Virtual TimerValue register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>CNTV_CTL (i)</td>
<td>32-bit</td>
<td>Virtual Timer Control register</td>
</tr>
</tbody>
</table>
### Table G4-45 VMSAv8-32 (coproc==0b1111) register summary, in MCR/MRC parameter order (continued)

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>0-7</td>
<td>PMEVCNTR&lt;n&gt;, for n==0 to 7&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 0-7</td>
</tr>
<tr>
<td>c9</td>
<td>0-7</td>
<td></td>
<td></td>
<td>PMEVCNTR&lt;n&gt;, for n==8 to 15&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 8-15</td>
</tr>
<tr>
<td>c10</td>
<td>0-7</td>
<td></td>
<td></td>
<td>PMEVCNTR&lt;n&gt;, for n==16 to 23&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 16-23</td>
</tr>
<tr>
<td>c11</td>
<td>0-6</td>
<td></td>
<td></td>
<td>PMEVCNTR&lt;n&gt;, for n==24 to 30&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 24-30</td>
</tr>
<tr>
<td>c12</td>
<td>0-7</td>
<td></td>
<td></td>
<td>PMEVTYPER&lt;n&gt;, for n==0 to 7&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 0-7</td>
</tr>
<tr>
<td>c13</td>
<td>0-7</td>
<td></td>
<td></td>
<td>PMEVTYPER&lt;n&gt;, for n==8 to 15&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 8-15</td>
</tr>
<tr>
<td>c14</td>
<td>0-7</td>
<td></td>
<td></td>
<td>PMEVTYPER&lt;n&gt;, for n==16 to 23&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 16-23</td>
</tr>
<tr>
<td>c15</td>
<td>0-6</td>
<td></td>
<td></td>
<td>PMEVTYPER&lt;n&gt;, for n==17 to 30&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 24-30</td>
</tr>
<tr>
<td>c15</td>
<td>7</td>
<td></td>
<td></td>
<td>PMCCFILTR&lt;sup&gt;d&lt;/sup&gt;</td>
<td>32-bit</td>
<td>Performance Monitors Cycle Count Filter Register</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>c14</td>
<td>-</td>
<td>CNTVCT&lt;sup&gt;i&lt;/sup&gt;</td>
<td>64-bit</td>
<td>Virtual Count register</td>
</tr>
<tr>
<td>-</td>
<td>2</td>
<td>c14</td>
<td>-</td>
<td>CNTP_CVAL&lt;sup&gt;i&lt;/sup&gt;</td>
<td>64-bit</td>
<td>EL1 Physical Timer CompareValue register</td>
</tr>
<tr>
<td>-</td>
<td>3</td>
<td>c14</td>
<td>-</td>
<td>CNTV_CVAL&lt;sup&gt;i&lt;/sup&gt;</td>
<td>64-bit</td>
<td>Virtual Timer CompareValue register</td>
</tr>
<tr>
<td>-</td>
<td>4</td>
<td>c14</td>
<td>-</td>
<td>CNTVOFF&lt;sup&gt;i&lt;/sup&gt;</td>
<td>64-bit</td>
<td>Virtual Offset register</td>
</tr>
<tr>
<td>c14</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>CNTHTCTL</td>
<td>32-bit</td>
<td>Timer EL2 Control register</td>
</tr>
<tr>
<td>c2</td>
<td>0</td>
<td></td>
<td></td>
<td>CNTHP_TVAL</td>
<td>32-bit</td>
<td>EL2 Physical TimerValue register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>CNTHP_CTL</td>
<td>32-bit</td>
<td>EL2 Physical Timer Control register</td>
</tr>
<tr>
<td>-</td>
<td>6</td>
<td>c14</td>
<td>-</td>
<td>CNTHP_CVAL</td>
<td>64-bit</td>
<td>EL2 Physical Timer CompareValue register</td>
</tr>
<tr>
<td>c15</td>
<td>0-7</td>
<td>c0-c15</td>
<td>0-7</td>
<td>See Reserved 32-bit encodings with {coproc==0b1111, CRn==c15} on page G4-4178</td>
<td>32-bit</td>
<td></td>
</tr>
</tbody>
</table>

### Notes:

a. **REVIDR** is an optional register. If it is not implemented, the encoding with opc2 set to 6 is an alias of **MIDR**.

b. Implemented only as part of EL2, when EL2 is using AArch32. Otherwise, encoding is unallocated and **CONSTRAINED UNPREDICTABLE**, see **Accesses to unallocated encodings in the (coproc==0b111x) encoding space** on page G4-4151.

c. Implemented only as part of the EL3, when EL3 is using AArch32. Otherwise, as described in **Accesses to unallocated encodings in the (coproc==0b111x) encoding space** on page G4-4151, encoding is unallocated and:

   • **UNDEFINED**, for the registers accessed using CRn set to c12.
   • **CONSTRAINED UNPREDICTABLE**, for the register accessed using CRn values other than c12.

d. Introduced in ARMv8.

e. Introduced in ARMv8. Implemented only if the implementation includes the GIC System registers. For information see **Generic Interrupt Controller System registers, functional groups** on page G4-4207. As that subsection describes, each ICV_<sup>*</sup> register uses the same encoding as the corresponding ICC_<sup>*</sup> register.

f. This register is only accessible in Debug state.

g. When an implementation is using the Long descriptor translation table format these encodings access the MAIR0 and MAIR1 registers. Otherwise, they access the **PRRR** and **NMRR**.
h. Introduced in ARMv8. Only one of RMR (at EL1), HRMR, and RMR (at EL3) is implemented, corresponding to the highest implemented Exception level, and the register is implemented only if that Exception level is using AArch32.

i. Implemented as part of the Generic Timer.

j. Implemented as RW as part of the Generic Timer on an implementation that includes EL2 and when EL2 is using AArch32. For more information see *Status of the CNTVOFF register* on page G5-4223.
G4.16.3 AArch32 views of the System registers in the \((\text{coproc}==0b1111)\) encoding space

The following sections summarize the different software views of the System registers in the \((\text{coproc}==0b1111)\) encoding space, for VMSAv8-32:

- \textit{PL0 views of the System registers in the \((\text{coproc}==0b1111)\) encoding space.}
- \textit{PL1 views of the System registers in the \((\text{coproc}==0b1111)\) encoding space on page G4-4192.}
- \textit{Non-secure PL2 view of the System registers in the \((\text{coproc}==0b1111)\) encoding space on page G4-4192.}

\section*{Note}

In previous versions of the ARM architecture, the behavior of accesses to the System registers in the \((\text{coproc}==0b1111)\) encoding space were described in relation to the PE modes. In Secure state, the Exception level of the privileged PE modes depends on whether EL3 is using AArch32, or is using AArch64. This means it is simpler to describe the views of the registers in terms of \textit{privilege levels, PL0-PL2}, rather than the \textit{Exception levels EL1-EL3}. This is because each AArch32 PE mode is associated with a particular privilege level, but in Secure state its Exception level can depend on the EL3 Execution state. For more information see \textit{Security state, Exception levels, and AArch32 execution privilege} on page G1-3792.

\section*{PL0 views of the System registers in the \((\text{coproc}==0b1111)\) encoding space}

Software executing at PL0, unprivileged, can access only a small subset of the System registers in the \((\text{coproc}==0b1111)\) encoding space, as \textbf{Table G4-46} shows. This table excludes possible PL0 access to the following registers:

- The Performance Monitors Extension, see \textit{Possible PL0 access to the Performance Monitors Extension System registers on page G4-4191.}
- The Generic Timer registers, see \textit{Possible PL0 access to the Generic Timer System registers on page G4-4191.}

\begin{table}[h]
\centering
\begin{tabular}{|l|c|l|l|}
\hline
\textbf{Name} & \textbf{Access} & \textbf{Description} & \textbf{Note} \\
\hline
CP15ISB & WO & \textit{Memory barriers on page E2-2335} & ARM deprecates use of these operations \\
CP15DSB & WO & & \\
CP15DMB & WO & & \\
TPIDRURW & RW & \textit{TPIDRURW, PL0 Read/Write Software Thread ID Register on page G6-4641} & - \\
TPIDRURO & RO & \textit{TPIDRURO, PL0 Read-Only Software Thread ID Register on page G6-4639} & RW at PL1 \\
\hline
\end{tabular}
\caption{System registers in the \((\text{coproc}==0b1111)\) encoding space accessible from PL0}
\end{table}
Possible PL0 access to the Performance Monitors Extension System registers

In a VMSAv8-32 implementation that includes the Performance Monitors Extension, when using the System register interface to the Performance Monitors:

- The **PMUSERENR** is RO from PL0.
- When:
  - The value of PMUSERENR.EN is 1, PMCNTENSET, PMCNTENCLR, PMOVSRS, PMSWINC, PMSEL, PMCEID0, PMCEID1, PMCCNTR, PMXEVTYPE, PMXEVCTR, PMUSERENR, PMOVSSET, PMXEVCTR<n>, PMXEVTYPE<n>, and PMCCFILT are accessible by reads and writes from PL0.
  - The value of PMUSERENR.ER is 1, PMXEVCTR and PMXEVCTR<n> are accessible by reads and from PL0, and PMSEL is accessible by reads and writes from PL0.
  - The value of PMUSERENR.CR is 1, PMCCNTR is accessible by reads from PL0.
  - The value of PMUSERENR.SW is 1, PMSWINC is accessible by writes from PL0.

In general, when the value of a PMUSERENR.{EN, ER, CR, SW} bit is 1, the enabled registers have the same access permissions from PL0 as they do from PL1.

For more information, see:

- Traps to EL1 of EL0 accesses to Performance Monitors registers on page D1-1570.
- Chapter D5 The Performance Monitors Extension, in particular Access permissions on page D5-1871.

Possible PL0 access to the Generic Timer System registers

In a VMSAv8-32 implementation, when using the System register interface to the Generic Timer registers:

- If CNTKCTL.PL0PCTEN is set to 1, then if the physical counter register CNTPCT is accessible from PL1 it is also accessible from PL0. For more information see Accessing the physical counter on page D6-1880.
- If CNTKCTL.PL0PVTEN is set to 1, the virtual counter register CNTVCT is accessible from PL0. For more information, see Accessing the virtual counter on page D6-1881.
- If at least one of CNTKCTL.{PL0PCTEN, PL0PVTEN} is set to 1, the CNTFRQ register is RO from PL0.
- If:
  - CNTKCTL.PL0PTEN is set to 1, the physical timer registers CNTP_CT, CNTP_CVAL, and CNTP_TV are accessible from PL0.
  - CNTKCTL.PL0VTEN is set to 1, the virtual timer registers CNTV_CT, CNTV_CVAL, and CNTV_TV, are accessible from PL0.

For more information, see Accessing the timer registers on page D6-1883.
PL1 views of the System registers in the in the \((\text{coproc}==0b1111)\) encoding space

Software executing at PL1 can access all System registers in the \((\text{coproc}==0b1111)\) encoding space, with the following exceptions:

Non-secure PL1 software

EL3 restricts or prevents access to some registers by Non-secure PL1 software. In particular:

- The Restricted access System registers are either not accessible to Non-secure PL1 software, or are read-only to Non-secure PL1 software, see Restricted access System registers on page G4-4156.
- Configuration settings determine whether Non-secure PL1 software can access the Configurable access System registers, see Configurable access System registers on page G4-4157.

The individual register descriptions identify these access restrictions.

In an implementation that includes EL2, Non-secure PL1 software has no visibility of the PL2-mode registers summarized in Hyp mode read/write registers in the \((\text{coproc}==0b1111)\) encoding space on page G4-4157. The individual register descriptions identify these registers as EL2-mode registers.

Secure PL1 software

In general, Secure PL1 software has access to all System registers. However:

- When EL3 is using AArch32, the \text{CP15SDISABLE} signal disables write access to a number of Secure registers, see The \text{CP15SDISABLE} input signal on page G4-4161.
- The PL2-mode registers are accessible from Secure state only if EL3 is using AArch32. When this is the case, Secure PL1 software can access these registers by moving into Monitor mode, and setting \text{SCR.NS} to 1. Hyp mode read/write registers in the \((\text{coproc}==0b1111)\) encoding space on page G4-4157 summarizes these registers.

The individual register descriptions identify:

- The registers affected by the \text{CP15SDISABLE} signal.
- The PL2-mode registers.

Non-secure PL2 view of the System registers in the \((\text{coproc}==0b1111)\) encoding space

Non-secure software executing at PL2 can access:

- The registers that are accessible to Non-secure software executing at PL1, as defined in PL1 views of the System registers in the in the \((\text{coproc}==0b1111)\) encoding space. Access permissions for these registers are identical to those for Non-secure software executing at EL1.
- The PL2-mode registers summarized in Hyp mode read/write registers in the \((\text{coproc}==0b1111)\) encoding space on page G4-4157, and described in Virtualization registers, functional group on page G4-4197.
G4.17 Functional grouping of VMSA v8-32 System registers

This section describes how the System registers in an VMSA v8-32 implementation divide into functional groups.

General system control registers on page G6-4231 describes each of these registers.

Note

• Table G4-45 on page G4-4179 lists all of the VMSA v8-32 System registers in the \( \text{coproc} = 0b1111 \) encoding space, ordered by:
  1. The \( \text{CRn} \) primary register used when using a 32-bit access to the register.
     For 64-bit register accesses using an \text{MCR} or \text{MRRC} instruction, the instruction arguments that identify the target register are \{\text{coproc}, \text{Rm}, \text{opc1}\} The value of \text{Rm} determines where these registers appear in Table G4-45 on page G4-4179, so that these registers appear with the 32-bit registers accessed using that value for \text{CRn}. So, for example, the 64-bit access to \text{TTBR0}, that uses \( \text{CRm} = c2 \), appears with the 32-bit access to \text{TTBR0}, that uses \( \text{CRn} = c2 \).
  2. The \text{opc1} value used when accessing the register.
  3. For 32-bit registers, the \{\text{CRm}, \text{opc2}\} values used when accessing the register.

• The functional groups defined in this section mainly consist of the VMSA v8-32 System registers, but include some additional System registers.

• Some registers belong to more than one functional group.

For other related information see:

• The AArch32 System register interface on page G1-3877 for general information about the access to the AArch32 System registers, including the main register access instructions \text{MRC} and \text{MCR}

• About the System registers for VMSA v8-32 on page G4-4148 for general information about the System registers for VMSA v8-32, including:
  — Their organization, both by the \{\text{coproc}, \text{CRn}, \text{opc1}, \text{CRm}, \text{opc2}\} parameters and by function.
  — Their general behavior.
  — The effect of not implementing some Exception levels on the registers.
  — Different views of the registers, that depend on the state of the PE.
  — Conventions used in describing the registers.

The remainder of this chapter, and General system control registers on page G6-4231, assumes you are familiar with About the System registers for VMSA v8-32 on page G4-4148, and uses conventions and other information from that section without any explanation.

Each of the following sections summarizes a functional group of VMSA v8-32 System registers:

• Identification registers, functional group on page G4-4194.

• General system control registers, functional group on page G4-4195.

• Virtual memory control registers, functional group on page G4-4196.

• Virtualization registers, functional group on page G4-4197.

• Security registers, functional group on page G4-4199.

• Exception and fault handling registers, functional group on page G4-4200.

• Reset management registers, functional group on page G4-4201.

• Thread and process ID registers, functional group on page G4-4201.

• Cache maintenance instructions, functional group on page G4-4201.

• TLB maintenance instructions, functional group on page G4-4202.

• Address translation instructions, functional group on page G4-4204.

• Lockdown, DMA, and TCM features, functional group on page G4-4205.

• Performance Monitors Extension registers, functional group on page G4-4205.

• Generic Timer registers, functional group on page G4-4207.

• Generic Interrupt Controller System registers, functional groups on page G4-4207.
• Legacy feature registers, functional group on page G4-4211.
• IMPLEMENTATION DEFINED registers, functional group on page G4-4211.
• Advanced SIMD and floating-point registers, functional group on page G4-4212.
• Debug registers, functional group on page G4-4212.

G4.17.1 Identification registers, functional group

Table G4-47 shows the VMSAv8-32 System registers in the (coproc == 0b1111) encoding space that are in the Identification registers functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>7</td>
<td>32-bit</td>
<td>RO</td>
<td>Auxiliary ID Register</td>
</tr>
<tr>
<td>CCSIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Cache Size ID Registers</td>
</tr>
<tr>
<td>CLIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RO</td>
<td>Cache Level ID Register</td>
</tr>
<tr>
<td>CSSELR</td>
<td>c0</td>
<td>2</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Cache Size Selection Register</td>
</tr>
<tr>
<td>CTR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RO</td>
<td>Cache Type Register</td>
</tr>
<tr>
<td>ID_AFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>3</td>
<td>32-bit</td>
<td>RO</td>
<td>Auxiliary Feature Register 0a</td>
</tr>
<tr>
<td>ID_DFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>Debug Feature Register 0a</td>
</tr>
<tr>
<td>ID_ISAR0</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Instruction Set Attribute Register 0a</td>
</tr>
<tr>
<td>ID_ISAR1</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RO</td>
<td>Instruction Set Attribute Register 1a</td>
</tr>
<tr>
<td>ID_ISAR2</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>Instruction Set Attribute Register 2a</td>
</tr>
<tr>
<td>ID_ISAR3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>3</td>
<td>32-bit</td>
<td>RO</td>
<td>Instruction Set Attribute Register 3a</td>
</tr>
<tr>
<td>ID_ISAR4</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>4</td>
<td>32-bit</td>
<td>RO</td>
<td>Instruction Set Attribute Register 4a</td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>5</td>
<td>32-bit</td>
<td>RO</td>
<td>Instruction Set Attribute Register 5a</td>
</tr>
<tr>
<td>ID_MMFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>4</td>
<td>32-bit</td>
<td>RO</td>
<td>Memory Model Feature Register 0a</td>
</tr>
<tr>
<td>ID_MMFR1</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>5</td>
<td>32-bit</td>
<td>RO</td>
<td>Memory Model Feature Register 1a</td>
</tr>
<tr>
<td>ID_MMFR2</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>6</td>
<td>32-bit</td>
<td>RO</td>
<td>Memory Model Feature Register 2a</td>
</tr>
<tr>
<td>ID_MMFR3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>7</td>
<td>32-bit</td>
<td>RO</td>
<td>Memory Model Feature Register 3a</td>
</tr>
<tr>
<td>ID_MMFR4</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>6</td>
<td>32-bit</td>
<td>RO</td>
<td>Memory Model Feature Register 4a</td>
</tr>
<tr>
<td>ID_PFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Processor Feature Register 0a</td>
</tr>
<tr>
<td>ID_PFR1</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RO</td>
<td>Processor Feature Register 1a</td>
</tr>
<tr>
<td>MIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Main ID Register</td>
</tr>
<tr>
<td>MPIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>5</td>
<td>32-bit</td>
<td>RO</td>
<td>Multiprocessor Affinity Register</td>
</tr>
<tr>
<td>REVIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>6</td>
<td>32-bit</td>
<td>RO</td>
<td>Revision ID Register</td>
</tr>
<tr>
<td>TCMTR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>TCM Type Register</td>
</tr>
</tbody>
</table>
The other registers in this group are the FPSID, MVFR0, MVFR1, and MVFR2.
The JIDR holds legacy identification information.

The CPUID identification scheme

The ID_* registers were originally called the CPUID identification scheme registers. A footnote to Table G4-47 on page G4-4194 identifies these registers. However, functionally, there is no value in separating these registers from the slightly larger Identification registers functional group.

G4.17.2 General system control registers, functional group

Table G4-48 shows the VMSAv8-32 System registers in the (coproc==0b1111) encoding space that are in the General system control registers functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBTR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>3</td>
<td>32-bit</td>
<td>RO</td>
<td>TLB Type Register</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtualization Multiprocessor ID Register</td>
</tr>
<tr>
<td>VPIDR</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtualization Processor ID Register</td>
</tr>
</tbody>
</table>

a. CPUID register, see The CPUID identification scheme.

The following sections summarize the System registers added by the corresponding Exception levels:

- Security registers, functional group on page G4-4199.
- Virtualization registers, functional group on page G4-4197.
G4.17.3  Virtual memory control registers, functional group

Table G4-49 shows the VMSAv8-32 System registers in the (coproc == 0b1111) encoding space that are in the Virtual memory control registers functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMAIR0</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>AMAIR1</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>CONTEXTIDR</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Context ID Register</td>
</tr>
<tr>
<td>DACR</td>
<td>c3</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Domain Access Control Register</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>HMAIR0</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>HMAIR1</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>HTCR</td>
<td>c2</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Translation Control Register</td>
</tr>
<tr>
<td>HTTBR</td>
<td>-</td>
<td>4</td>
<td>c2</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Hyp Translation Table Base Register</td>
</tr>
<tr>
<td>MAIR0</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>MAIR1</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>NMRR</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Normal Memory Remap Register</td>
</tr>
<tr>
<td>PRRR</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Primary Region Remap Register</td>
</tr>
<tr>
<td>SCTLR</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>System Control Register</td>
</tr>
<tr>
<td>TTBCR</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Translation Table Base Control Register</td>
</tr>
<tr>
<td>TTBR0</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Translation Table Base Register 0</td>
</tr>
<tr>
<td>TTBR0</td>
<td>-</td>
<td>0</td>
<td>c2</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Translation Table Base Register 0</td>
</tr>
<tr>
<td>TTBR1</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Translation Table Base Register 1</td>
</tr>
<tr>
<td>TTBR1</td>
<td>-</td>
<td>1</td>
<td>c2</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Translation Table Base Register 1</td>
</tr>
<tr>
<td>VTCR</td>
<td>c2</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtualization Translation Control Register</td>
</tr>
<tr>
<td>VTTBR</td>
<td>-</td>
<td>6</td>
<td>c2</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Virtualization Translation Table Base Register</td>
</tr>
</tbody>
</table>

The ACTLR and, if implemented, ACTLR2, might provide additional virtual memory control.
### Virtualization registers, functional group

Table G4-50 shows the VMSAv8-32 System registers in the (coproc==0b11111) encoding space that are in the Virtualization registers functional group, excluding the System instructions in this group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTHCTL</td>
<td>c14</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Counter-timer Hyp Control register</td>
</tr>
<tr>
<td>CNTHP_CTL</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Counter-timer Hyp Physical Timer Control register</td>
</tr>
<tr>
<td>CNTHP_CVAL</td>
<td>-</td>
<td>6</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Counter-timer Hyp Physical CompareValue register</td>
</tr>
<tr>
<td>CNTHP_TVAL</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Counter-timer Hyp Physical TimerValue register</td>
</tr>
<tr>
<td>CNTVOFF</td>
<td>-</td>
<td>4</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Counter-timer Virtual Offset register</td>
</tr>
<tr>
<td>HACR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Configuration Register</td>
</tr>
<tr>
<td>HACTLR</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Control Register</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Control Register 2</td>
</tr>
<tr>
<td>HADFSR</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Data Fault Status Register</td>
</tr>
<tr>
<td>HAIFSR</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Instruction Fault Status Register</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>HCPTR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Architectural Feature Trap Register</td>
</tr>
<tr>
<td>HCR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Configuration Register</td>
</tr>
<tr>
<td>HCR2</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Configuration Register 2</td>
</tr>
<tr>
<td>HDCR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Debug Configuration Register</td>
</tr>
<tr>
<td>HDFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Data Fault Address Register</td>
</tr>
<tr>
<td>HIFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Instruction Fault Address Register</td>
</tr>
<tr>
<td>HMAIR0</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>HMAIR1</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>HPFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp IPA Fault Address Register</td>
</tr>
<tr>
<td>HRMR</td>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Reset Management Register</td>
</tr>
<tr>
<td>HSCTLR</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp System Control Register</td>
</tr>
<tr>
<td>HSR</td>
<td>c5</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Syndrome Register</td>
</tr>
<tr>
<td>HSTR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp System Trap Register</td>
</tr>
<tr>
<td>HTCR</td>
<td>c2</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Translation Control Register</td>
</tr>
<tr>
<td>HTPIDR</td>
<td>c13</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Thread and Process ID Register</td>
</tr>
<tr>
<td>HTTBR</td>
<td>-</td>
<td>4</td>
<td>c2</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Hyp Translation Table Base Register</td>
</tr>
<tr>
<td>HVBAR</td>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Vector Base Address Register</td>
</tr>
</tbody>
</table>
### Table G4-50 Virtualization registers, excluding System instructions (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_HSRE a</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp System Register Enable register</td>
</tr>
<tr>
<td>ICH_AP0R0 a</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,0)</td>
</tr>
<tr>
<td>ICH_AP0R1 a</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,1)</td>
</tr>
<tr>
<td>ICH_AP0R2 a</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,2)</td>
</tr>
<tr>
<td>ICH_AP0R3 a</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,3)</td>
</tr>
<tr>
<td>ICH_AP1R0 a</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,0)</td>
</tr>
<tr>
<td>ICH_AP1R1 a</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,1)</td>
</tr>
<tr>
<td>ICH_AP1R2 a</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,2)</td>
</tr>
<tr>
<td>ICH_AP1R3 a</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,3)</td>
</tr>
<tr>
<td>ICH_EISR a</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>3</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller End of Interrupt Status Register</td>
</tr>
<tr>
<td>ICH_ELRSR a</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>5</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Empty List Register Status Register</td>
</tr>
<tr>
<td>ICH_HCR a</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Control Register</td>
</tr>
<tr>
<td>ICH_LR&lt;n&gt;, n==0-7 a</td>
<td>c12</td>
<td>4</td>
<td>c12</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers, 0-7</td>
</tr>
<tr>
<td>ICH_LR&lt;n&gt;, n==8-15 a</td>
<td>c12</td>
<td>4</td>
<td>c13</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers, 8-15</td>
</tr>
<tr>
<td>ICH_LRC&lt;n&gt;, n==0-7 a</td>
<td>c12</td>
<td>4</td>
<td>c14</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers Continuation, 0-7</td>
</tr>
<tr>
<td>ICH_LRC&lt;n&gt;, n==8-15 a</td>
<td>c12</td>
<td>4</td>
<td>c15</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers Continuation, 8-15</td>
</tr>
<tr>
<td>ICH_MISR a</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Maintenance Interrupt State Register</td>
</tr>
<tr>
<td>ICH_VMCR a</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Virtual Machine Control Register</td>
</tr>
<tr>
<td>ICH_VTR a</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>1</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller VGIC Type Register</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtualization Multiprocessor ID Register</td>
</tr>
<tr>
<td>VPIDR</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtualization Processor ID Register</td>
</tr>
<tr>
<td>VTCR</td>
<td>c2</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtualization Translation Control Register</td>
</tr>
<tr>
<td>VTTBR</td>
<td>-</td>
<td>6</td>
<td>c2</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Virtualization Translation Table Base Register</td>
</tr>
</tbody>
</table>

a. For more information about these registers see *Generic Interrupt Controller System registers, functional groups on page G4-4207*. As that section describes, each ICV_* register uses the same encoding as the corresponding ICC_* register.
Table G4-51 shows the Hyp mode System instructions, in the (coproc==0b1111) encoding space, that are part of this functional group. See also Table G4-50 on page G4-4197.

### Table G4-51 Hyp mode System instructions

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATS1HR</td>
<td>c7</td>
<td>4</td>
<td>c8</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Address Translate Stage 1 Hyp mode Read</td>
</tr>
<tr>
<td>ATS1HW</td>
<td>c7</td>
<td>4</td>
<td>c8</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Address Translate Stage 1 Hyp mode Write</td>
</tr>
<tr>
<td>TLBIALLH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Hyp unified TLB</td>
</tr>
<tr>
<td>TLBIALLHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Hyp unified TLB</td>
</tr>
<tr>
<td>TLBIALLNSNH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>4</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Non-secure Non-Hyp unified TLB</td>
</tr>
<tr>
<td>TLBIALLNSNHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>4</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Non-secure Non-Hyp unified TLB</td>
</tr>
<tr>
<td>TLBIPAS2</td>
<td>c8</td>
<td>4</td>
<td>c4</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2</td>
</tr>
<tr>
<td>TLBIPAS2IS</td>
<td>c8</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2, Inner Shareable</td>
</tr>
<tr>
<td>TLBIPAS2L</td>
<td>c8</td>
<td>4</td>
<td>c4</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2, Last level</td>
</tr>
<tr>
<td>TLBIPAS2LIS</td>
<td>c8</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2, Last level, Inner Shareable</td>
</tr>
<tr>
<td>TLBIMVAH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate Hyp unified TLB by VA</td>
</tr>
<tr>
<td>TLBIMVAHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate Hyp unified TLB by VA</td>
</tr>
<tr>
<td>TLBIMVAL</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, Last level, Hyp mode</td>
</tr>
<tr>
<td>TLBIMVALHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, Last level, Hyp mode, Inner Shareable</td>
</tr>
</tbody>
</table>

a. These links are to a summary of the operation, and The scope of TLB maintenance instructions on page G4-4101 describes the operation.

All the encodings shown in Table G4-50 on page G4-4197 and Table G4-51 are unallocated and CONSTRAINED UNPREDICTABLE on an implementation that does not include EL2, see Accesses to unallocated encodings in the (coproc==0b111x) encoding space on page G4-4151.

### G4.17.5 Security registers, functional group

Table G4-52 shows the VMSAv8-32 System registers in the (coproc==0b1111) encoding space that are in the Security registers functional group.

### Table G4-52 Security registers

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_MCTLR</td>
<td>c12</td>
<td>6</td>
<td>c12</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Monitor Control Register</td>
</tr>
<tr>
<td>ICC_MGRPNEN1</td>
<td>c12</td>
<td>6</td>
<td>c12</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Monitor Interrupt Group 1 Enable register</td>
</tr>
<tr>
<td>ICC_MSRE</td>
<td>c12</td>
<td>6</td>
<td>c12</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Monitor System Register Enable register</td>
</tr>
<tr>
<td>MVBAR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Monitor Vector Base Address Register</td>
</tr>
</tbody>
</table>
Table G4-52 Security registers (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NSACR</td>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Non-Secure Access Control Register</td>
</tr>
<tr>
<td>RMR (at EL3)</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Reset Management Register</td>
</tr>
<tr>
<td>SCR</td>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Secure Configuration Register</td>
</tr>
<tr>
<td>SDER</td>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Secure Debug Enable Register</td>
</tr>
</tbody>
</table>

a. For information about these registers see the ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

All the encodings shown in Table G4-52 on page G4-4199 are unallocated and CONSTRAINED UNPREDICTABLE on an implementation that does not include EL3, see Accesses to unallocated encodings in the (coproc==0b111x) encoding space on page G4-4151.

G4.17.6 Exception and fault handling registers, functional group

Table G4-53 shows the VMSA v8-32 System registers in the (coproc==0b1111) encoding space that are in the Exception and fault handling registers functional group.

Table G4-53 Exception and fault handling registers

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADFSR</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Data Fault Status Register</td>
</tr>
<tr>
<td>AIFSR</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Instruction Fault Status Register</td>
</tr>
<tr>
<td>DFAR</td>
<td>c6</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Data Fault Address Register</td>
</tr>
<tr>
<td>DFSR</td>
<td>c5</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Data Fault Status Register</td>
</tr>
<tr>
<td>HADFSR</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Data Fault Status Register</td>
</tr>
<tr>
<td>HAIFSR</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Instruction Fault Status Register</td>
</tr>
<tr>
<td>HDFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Data Fault Address Register</td>
</tr>
<tr>
<td>HIFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Instruction Fault Address Register</td>
</tr>
<tr>
<td>HPFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp IPA Fault Address Register</td>
</tr>
<tr>
<td>HSR</td>
<td>c5</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Syndrome Register</td>
</tr>
<tr>
<td>HVBAR</td>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Vector Base Address Register</td>
</tr>
<tr>
<td>IFAR</td>
<td>c6</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Instruction Fault Address Register</td>
</tr>
<tr>
<td>IFSR</td>
<td>c5</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Instruction Fault Status Register</td>
</tr>
<tr>
<td>ISR</td>
<td>c12</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>MVBAR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Monitor Vector Base Address Register</td>
</tr>
<tr>
<td>RVBAR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Reset Vector Base Address Register</td>
</tr>
<tr>
<td>VBAR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Vector Base Address Register</td>
</tr>
</tbody>
</table>

The PE returns fault information using the fault status registers and the fault address registers. For details of how these registers are used see Exception reporting in a VMSA v8-32 implementation on page G4-4123.
These registers also report information about debug exceptions. For more information see:

- *Data Abort exceptions, taken to a PL1 mode* on page G4-4125.
- *Prefetch Abort exceptions, taken to a PL1 mode* on page G4-4127.
- *Reporting exceptions taken to Hyp mode* on page G4-4133.

### G4.17.7 Reset management registers, functional group

Table G4-54 shows the VMSAv8-32 System registers in the \((\text{coproc}==\text{0b}1111)\) encoding space that are in the Reset management registers functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HRMR</td>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Reset Management Register</td>
</tr>
<tr>
<td>RMR (at EL1)</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Reset Management Register, EL1</td>
</tr>
<tr>
<td>RMR (at EL3)</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Reset Management Register, EL3</td>
</tr>
</tbody>
</table>

### G4.17.8 Thread and process ID registers, functional group

Table G4-55 shows the VMSAv8-32 System registers in the \((\text{coproc}==\text{0b}1111)\) encoding space that are in the Thread and process ID registers functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HTPIDRb</td>
<td>c13</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDRPRW</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>PL1 Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDRURC</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>3</td>
<td>32-bit</td>
<td>RW, PL0</td>
<td>PL0 Read-Only Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDRURW</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32-bit</td>
<td>RW, PL0</td>
<td>PL0 Read/Write Software Thread ID Register</td>
</tr>
</tbody>
</table>

\(a.\) PL0 in a Type description indicates that the encoding is accessible by software executing at PL0. See the register description for more information.

\(b.\) Implemented only as part of EL2. Otherwise, encoding is unallocated and CONSTRAINED UNPREDICTABLE, see *Accesses to unallocated encodings in the \((\text{coproc}==\text{0b}111x)\) encoding space* on page G4-4151.

### G4.17.9 Cache maintenance instructions, functional group

Table G4-56 shows the VMSAv8-32 System instructions in the \((\text{coproc}==\text{0b}1111)\) encoding space that are in the Cache and branch predictor maintenance instructions functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BPIALLb</td>
<td>c7</td>
<td>0</td>
<td>c5</td>
<td>6</td>
<td>32-bit</td>
<td>WO</td>
<td>Branch predictor invalidate all</td>
</tr>
<tr>
<td>BPIALLISb</td>
<td>c7</td>
<td>0</td>
<td>c1</td>
<td>6</td>
<td>32-bit</td>
<td>WO</td>
<td>Branch predictor invalidate all IS</td>
</tr>
<tr>
<td>BPIMVA</td>
<td>c7</td>
<td>0</td>
<td>c5</td>
<td>7</td>
<td>32-bit</td>
<td>WO</td>
<td>Branch predictor invalidate by VA -</td>
</tr>
</tbody>
</table>
### G4.17 Functional grouping of VMSAv8-32 System registers

#### G4.17.10 TLB maintenance instructions, functional group

Table G4-57 shows the VMSAv8-32 System instructions in the (coproc==0b1111) encoding space that are in the TLB maintenance instructions functional group. The scope of TLB maintenance instructions on page G4-4101 describes the operations.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTLBIALL.c</td>
<td>c8</td>
<td>0</td>
<td>c6</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire data TLB</td>
<td>-</td>
</tr>
<tr>
<td>DTLBIASID.c</td>
<td>c8</td>
<td>0</td>
<td>c6</td>
<td>2</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate data TLB by ASID</td>
<td>-</td>
</tr>
<tr>
<td>DTLBIMVA.c</td>
<td>c8</td>
<td>0</td>
<td>c6</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate data TLB entry by VA</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVA.c</td>
<td>c8</td>
<td>0</td>
<td>c5</td>
<td>2</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate instruction TLB</td>
<td>-</td>
</tr>
<tr>
<td>TLTIALLH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Hyp unified TLB</td>
<td>-</td>
</tr>
<tr>
<td>TLBIALLHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Hyp unified TLB</td>
<td>IS</td>
</tr>
<tr>
<td>TLBIALLIS</td>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire unified TLB</td>
<td>IS</td>
</tr>
<tr>
<td>TLIALLNSNH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>4</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Non-secure Non-Hyp unified TLB</td>
<td>-</td>
</tr>
<tr>
<td>TLIALLNSNHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>4</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate entire Non-secure Non-Hyp unified TLB</td>
<td>IS</td>
</tr>
</tbody>
</table>
## Table G4-57 TLB maintenance instructions (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
<th>Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIASID</td>
<td>c8</td>
<td>0</td>
<td>c7</td>
<td>2</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate unified TLB by ASID</td>
<td>-</td>
</tr>
<tr>
<td>TLBIASIDIS</td>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>2</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate unified TLB by ASID IS</td>
<td></td>
</tr>
<tr>
<td>TLBIIPAS2</td>
<td>c8</td>
<td>4</td>
<td>c4</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2</td>
<td>-</td>
</tr>
<tr>
<td>TLBIIPAS2IS</td>
<td>c8</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2, Inner Shareable</td>
<td>IS</td>
</tr>
<tr>
<td>TLBIIPAS2L</td>
<td>c8</td>
<td>4</td>
<td>c4</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2, Last level</td>
<td>-</td>
</tr>
<tr>
<td>TLBIIPAS2LIS</td>
<td>c8</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by IPA, Stage 2, Last level, Inner Shareable</td>
<td>IS</td>
</tr>
<tr>
<td>TLBIMVAA</td>
<td>c8</td>
<td>0</td>
<td>c7</td>
<td>3</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate unified TLB by VA, all ASID</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVAASIS</td>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>3</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate unified TLB by VA, all ASID IS</td>
<td></td>
</tr>
<tr>
<td>TLBIMVAAL</td>
<td>c8</td>
<td>0</td>
<td>c7</td>
<td>7</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, All ASID, Last level</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVAALIS</td>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>7</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, All ASID, Last level, Inner Shareable</td>
<td>IS</td>
</tr>
<tr>
<td>TLBIMVA</td>
<td>c8</td>
<td>0</td>
<td>c7</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate unified TLB by VA</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVAH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate Hyp unified TLB by VA</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVAHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate Hyp unified TLB by VA IS</td>
<td></td>
</tr>
<tr>
<td>TLBIMVAIS</td>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Invalidate unified TLB by VA</td>
<td>IS</td>
</tr>
<tr>
<td>TLBIMVAL</td>
<td>c8</td>
<td>0</td>
<td>c7</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, Last level</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVALH</td>
<td>c8</td>
<td>4</td>
<td>c7</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, Last level, Hyp mode</td>
<td>-</td>
</tr>
<tr>
<td>TLBIMVALHIS</td>
<td>c8</td>
<td>4</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, Last level, Hyp mode, Inner Shareable</td>
<td>IS</td>
</tr>
<tr>
<td>TLBIMVALIS</td>
<td>c8</td>
<td>0</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>TLB Invalidate entry by MVA, Last level IS</td>
<td></td>
</tr>
</tbody>
</table>

**a.** These links are to a summary of the operation, and *The scope of TLB maintenance instructions on page G4-4101* describes the operation.

**b.** IS = Inner Shareable.

**c.** Deprecated. ARM deprecates use of operations that operate only on an Instruction TLB, or only on a Data TLB.

**d.** The mnemonics for the operations with CRm==c7, opc2=={0, 1, 2} were previously UTLBIALL, UTLBIMVA and UTLBIMASID.

---

G4 The AArch32 Virtual Memory System Architecture  
G4.17 Functional grouping of VMSAv8-32 System registers

---

ARM DDI 0487A.k_iss10775  
Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.  
Non-Confidential

ID092916  
G4-4203
G4.17.11  Address translation instructions, functional group

Table G4-58 shows the VMSAv8-32 System instructions in the (coproc==0b1111) encoding space that are in the Address translation instructions functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATS12NSOPRa,c</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>4</td>
<td>32-bit</td>
<td>WO</td>
<td>Stages 1 and 2 Non-secure only EL1 read</td>
</tr>
<tr>
<td>ATS12NSOPWa,c</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>5</td>
<td>32-bit</td>
<td>WO</td>
<td>Stages 1 and 2 Non-secure only EL1 write</td>
</tr>
<tr>
<td>ATS12NSOURa,c</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>6</td>
<td>32-bit</td>
<td>WO</td>
<td>Stages 1 and 2 Non-secure only unprivileged read</td>
</tr>
<tr>
<td>ATS12NSOUWa,c</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>7</td>
<td>32-bit</td>
<td>WO</td>
<td>Stages 1 and 2 Non-secure only unprivileged write</td>
</tr>
<tr>
<td>ATS1CPRc</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Stage 1 Current state EL1 read</td>
</tr>
<tr>
<td>ATS1CPWc</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Stage 1 Current state EL1 write</td>
</tr>
<tr>
<td>ATS1CURc</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>2</td>
<td>32-bit</td>
<td>WO</td>
<td>Stage 1 Current state unprivileged read</td>
</tr>
<tr>
<td>ATS1CUWc</td>
<td>c7</td>
<td>0</td>
<td>c8</td>
<td>3</td>
<td>32-bit</td>
<td>WO</td>
<td>Stage 1 Current state unprivileged write</td>
</tr>
<tr>
<td>ATS1HRb,c</td>
<td>c7</td>
<td>4</td>
<td>c8</td>
<td>0</td>
<td>32-bit</td>
<td>WO</td>
<td>Stage 1 Hyp mode read</td>
</tr>
<tr>
<td>ATS1HWb,c</td>
<td>c7</td>
<td>4</td>
<td>c8</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Stage 1 Hyp mode write</td>
</tr>
<tr>
<td>PAR</td>
<td>c7</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Physical Address Register</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>0</td>
<td>c7</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

a. Implemented only as part of EL3. Otherwise, encoding is unallocated and CONSTRAINED UNPREDICTABLE, see Accesses to unallocated encodings in the (coproc==0b111x) encoding space on page G4-4151.

b. Implemented only as part of EL2. Otherwise, encoding is unallocated and CONSTRAINED UNPREDICTABLE, see Accesses to unallocated encodings in the (coproc==0b111x) encoding space on page G4-4151.

c. These links are to a summary of the operation.

Address translation instructions on page G4-4142 describes these operations.
G4.17.12 Lockdown, DMA, and TCM features, functional group

Table G4-59 shows the VMSAv8-32 reserved encodings in the (\texttt{coproc==0b1111}) encoding space that provide the Lockdown, DMA, and TCM features registers functional group.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>Width</th>
<th>opc2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td>c9</td>
<td>0-7</td>
<td>c0-c2</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td>Reserved for IMPLEMENTATION DEFINED branch predictor, cache, and TCM operations.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c5-c8</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td></td>
</tr>
<tr>
<td></td>
<td>c10</td>
<td>0-7</td>
<td>c0-c1</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td>Reserved for IMPLEMENTATION DEFINED TLB lockdown operations</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c4</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c8</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td></td>
</tr>
<tr>
<td></td>
<td>c11</td>
<td>0-7</td>
<td>c0-c8</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td>Reserved for IMPLEMENTATION DEFINED DMA operations to and from TCMs</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>c15</td>
<td>32-bit</td>
<td>0-7</td>
<td>a</td>
<td></td>
</tr>
</tbody>
</table>

a. Access depends on the register or operation, and is IMPLEMENTATION DEFINED.

G4.17.13 Performance Monitors Extension registers, functional group

Table G4-60 shows the VMSAv8-32 System registers in the (\texttt{coproc==0b1111}) encoding space that are the Performance Monitors Extension registers functional group. See also IMPLEMENTATION DEFINED performance monitors on page G4-4206.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCCFILTR</td>
<td>c14</td>
<td>0</td>
<td>c15</td>
<td>7</td>
<td>32-bit</td>
<td>Performance Monitors Cycle Count Filter Register</td>
</tr>
<tr>
<td>PMCCNTR</td>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>0</td>
<td>32-bit</td>
<td>Performance Monitors Cycle Count Register</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>6</td>
<td>32-bit</td>
<td>Performance Monitors Common Event Identification register 0</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>7</td>
<td>32-bit</td>
<td>Performance Monitors Common Event Identification register 1</td>
</tr>
<tr>
<td>PMCNTENCLR</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>2</td>
<td>32-bit</td>
<td>Performance Monitors Count Enable Clear register</td>
</tr>
<tr>
<td>PMCNTENSET</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>1</td>
<td>32-bit</td>
<td>Performance Monitors Count Enable Set register</td>
</tr>
<tr>
<td>PMCR</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>0</td>
<td>32-bit</td>
<td>Performance Monitors Control Register</td>
</tr>
<tr>
<td>PMEVNCNTR&lt;n&gt;, for n==0 to 7</td>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>0-7</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 0-7</td>
</tr>
<tr>
<td>PMEVNCNTR&lt;n&gt;, for n==16 to 23</td>
<td>c14</td>
<td>0</td>
<td>c10</td>
<td>0-7</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 16-23</td>
</tr>
<tr>
<td>PMEVNCNTR&lt;n&gt;, for n==24 to 30</td>
<td>c14</td>
<td>0</td>
<td>c11</td>
<td>0-6</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 24-30</td>
</tr>
<tr>
<td>PMEVNCNTR&lt;n&gt;, for n==8 to 15</td>
<td>c14</td>
<td>0</td>
<td>c9</td>
<td>0-7</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Registers, 8-15</td>
</tr>
</tbody>
</table>
IMPLEMENTATION DEFINED performance monitors

VMSAv8-32 reserves some additional System register encodings in the (c0ocrisy=0b1111) encoding space for optional additional IMPLEMENTATION DEFINED performance monitors. Table G4-61 shows the allocation of these encodings:

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMEVTYPER&lt;n&gt;, for n==0 to 7</td>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>0-7</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 0-7</td>
</tr>
<tr>
<td>PMEVTYPER&lt;n&gt;, for n==16 to 23</td>
<td>c14</td>
<td>0</td>
<td>c14</td>
<td>0-7</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 16-23</td>
</tr>
<tr>
<td>PMEVTYPER&lt;n&gt;, for n==17 to 30</td>
<td>c14</td>
<td>0</td>
<td>c15</td>
<td>0-6</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 24-30</td>
</tr>
<tr>
<td>PMEVTYPER&lt;n&gt;, for n==8 to 15</td>
<td>c14</td>
<td>0</td>
<td>c13</td>
<td>0-7</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Registers, 8-15</td>
</tr>
<tr>
<td>PMINTENCLR</td>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>2</td>
<td>32-bit</td>
<td>Performance Monitors Interrupt Enable Clear register</td>
</tr>
<tr>
<td>PMINTENSET</td>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>1</td>
<td>32-bit</td>
<td>Performance Monitors Interrupt Enable Set register</td>
</tr>
<tr>
<td>PMOVS</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>3</td>
<td>32-bit</td>
<td>Performance Monitors Overflow Flag Status Register</td>
</tr>
<tr>
<td>PMOVSSET</td>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>3</td>
<td>32-bit</td>
<td>Performance Monitors Overflow Flag Status Set register</td>
</tr>
<tr>
<td>PMS    eLIR</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>5</td>
<td>32-bit</td>
<td>Performance Monitors Event Counter Selection Register</td>
</tr>
<tr>
<td>PMSWINC</td>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>4</td>
<td>32-bit</td>
<td>Performance Monitors Software Increment register</td>
</tr>
<tr>
<td>PMUSERENR</td>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>0</td>
<td>32-bit</td>
<td>Performance Monitors User Enable Register</td>
</tr>
<tr>
<td>PMXEVCNTR</td>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>2</td>
<td>32-bit</td>
<td>Performance Monitors Event Count Register</td>
</tr>
<tr>
<td>PMXEVTYPE</td>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>1</td>
<td>32-bit</td>
<td>Performance Monitors Event Type Select Register</td>
</tr>
</tbody>
</table>

**Table G4-61 Performance Monitors System register encoding allocations**

<table>
<thead>
<tr>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Name</th>
<th>Width</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>c9</td>
<td>0-7</td>
<td>c12-c14</td>
<td>0-7</td>
<td>Performance Monitors Extension registers, see Table G4-60 on page G4-4205</td>
<td>32-bit</td>
<td>RW or ROa</td>
</tr>
<tr>
<td>c15</td>
<td>0-7</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
<td></td>
<td>32-bit</td>
<td>b</td>
</tr>
</tbody>
</table>

---
a. The table referenced in the Name entry shows the type of each of the OPTIONAL Performance Monitors Extension registers.
b. Access depends on the register or operation, and is IMPLEMENTATION DEFINED.
G4.17.14 Generic Timer registers, functional group

Table G4-62 shows the VMSAv8-32 System registers in the (coproc==0b1111) encoding space that are the Generic Time registers functional group.

Table G4-62 Generic Timer registers

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTFRQ</td>
<td>c14</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Counter Frequency register</td>
</tr>
<tr>
<td>CNTHCTL</td>
<td>c14</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Timer EL2 Control register</td>
</tr>
<tr>
<td>CNTHP_CTL</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>EL2 Physical Timer Control register</td>
</tr>
<tr>
<td>CNTHP_CVAL</td>
<td>-</td>
<td>6</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>EL2 Physical Timer CompareValue register</td>
</tr>
<tr>
<td>CNTHP_TVAL</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>EL2 Physical TimerValue register</td>
</tr>
<tr>
<td>CNTKCTL</td>
<td>c14</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Timer EL1 Control register</td>
</tr>
<tr>
<td>CNTP_CTL</td>
<td>c14</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>EL1 Physical Timer Control register</td>
</tr>
<tr>
<td>CNTP_CVAL</td>
<td>-</td>
<td>2</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>EL1 Physical Timer CompareValue register</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>c14</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>EL1 Physical TimerValue register</td>
</tr>
<tr>
<td>CNTPCT</td>
<td>-</td>
<td>0</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Physical Count register</td>
</tr>
<tr>
<td>CNTV_CTL</td>
<td>c14</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtual Timer Control register</td>
</tr>
<tr>
<td>CNTV_CVAL</td>
<td>-</td>
<td>3</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Virtual Timer CompareValue register</td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>c14</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Virtual TimerValue register</td>
</tr>
<tr>
<td>CNTVCT</td>
<td>-</td>
<td>1</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RO</td>
<td>Virtual Count register</td>
</tr>
<tr>
<td>CNTVOFFb</td>
<td>-</td>
<td>4</td>
<td>c14</td>
<td>-</td>
<td>64-bit</td>
<td>RW</td>
<td>Virtual Offset register</td>
</tr>
</tbody>
</table>

a. See the register descriptions for more information. Accessibility can depend on configuration settings as well as on the current Exception level.

b. Implemented as RW as part of the Generic Timer on an implementation that includes EL2 and when EL2 is using AArch32. For more information see Status of the CNTVOFF register on page G5-4223.

G4.17.15 Generic Interrupt Controller System registers, functional groups

From version 3.0 of the GIC architecture specification, the specification defines three groups of System registers, identified by the prefix of the register name:

- ICC_ GIC physical CPU interface System registers.
- ICH_ GIC virtual interface control System registers.
- ICV_ GIC Virtual CPU interface System registers.

Note

These registers are in addition to the GIC memory-mapped register groups GICC_, GICD_, GICH_, GICR_, GICV_, and GITS_.

In VMSAv8-32, the GIC System registers are all in the (coproc==0b1111) encoding space with (CRn==c12). The ICV_* registers have the same {CRn, opc1, CRm, opc2} encodings as the corresponding ICC_* registers. For these encodings, GIC register configuration fields determine which register is accessed.

For more information see the ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).
Table G4-63 shows the functional groups of GIC System registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_AP0R0</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (0,0)</td>
</tr>
<tr>
<td>ICV_AP0R0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,0)</td>
</tr>
<tr>
<td>ICC_AP0R1</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (0,1)</td>
</tr>
<tr>
<td>ICV_AP0R1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,1)</td>
</tr>
<tr>
<td>ICC_AP0R2</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>6</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (0,2)</td>
</tr>
<tr>
<td>ICV_AP0R2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,2)</td>
</tr>
<tr>
<td>ICC_AP0R3</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (0,3)</td>
</tr>
<tr>
<td>ICV_AP0R3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (0,3)</td>
</tr>
<tr>
<td>ICC_AP1R0</td>
<td>c12</td>
<td>0</td>
<td>c9</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (1,0)</td>
</tr>
<tr>
<td>ICV_AP1R0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,0)</td>
</tr>
<tr>
<td>ICC_AP1R1</td>
<td>c12</td>
<td>0</td>
<td>c9</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (1,1)</td>
</tr>
<tr>
<td>ICV_AP1R1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,1)</td>
</tr>
<tr>
<td>ICC_AP1R2</td>
<td>c12</td>
<td>0</td>
<td>c9</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (1,2)</td>
</tr>
<tr>
<td>ICV_AP1R2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,2)</td>
</tr>
<tr>
<td>ICC_AP1R3</td>
<td>c12</td>
<td>0</td>
<td>c9</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Active Priorities Register (1,3)</td>
</tr>
<tr>
<td>ICV_AP1R3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Active Priorities Register (1,3)</td>
</tr>
<tr>
<td>ICC_ASGI1R</td>
<td>-</td>
<td>1</td>
<td>c12</td>
<td>-</td>
<td>64-bit</td>
<td>WO</td>
<td>Interrupt Controller Alias Software Generated Interrupt group 1 Register</td>
</tr>
<tr>
<td>ICC_BPR0</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Binary Point Register 0</td>
</tr>
<tr>
<td>ICV_BPR0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Binary Point Register 0</td>
</tr>
<tr>
<td>ICC_BPR1</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Binary Point Register 1</td>
</tr>
<tr>
<td>ICV_BPR1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Binary Point Register 1</td>
</tr>
<tr>
<td>ICC_CTLR</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Control Register</td>
</tr>
<tr>
<td>ICV_CTLR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Control Register</td>
</tr>
<tr>
<td>ICC_DIR</td>
<td>c12</td>
<td>0</td>
<td>c11</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Interrupt Controller Deactivate Interrupt Register</td>
</tr>
<tr>
<td>ICV_DIR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Deactivate Virtual Interrupt Register</td>
</tr>
<tr>
<td>ICC_EOIR0</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Interrupt Controller End Of Interrupt Register 0</td>
</tr>
<tr>
<td>ICV_EOIR0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual End Of Interrupt Register 0</td>
</tr>
</tbody>
</table>
## Table G4-63 Generic Interrupt Controller System registers (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_EOIR1(^a)</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>1</td>
<td>32-bit</td>
<td>WO</td>
<td>Interrupt Controller End Of Interrupt Register 1</td>
</tr>
<tr>
<td>ICV_EOIR1(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual End Of Interrupt Register 1</td>
</tr>
<tr>
<td>ICC_HPPIR0(^a)</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td>
</tr>
<tr>
<td>ICV_HPPIR0(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td>
</tr>
<tr>
<td>ICC_HPPIR1(^a)</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td>
</tr>
<tr>
<td>ICV_HPPIR1(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td>
</tr>
<tr>
<td>ICC_HSRE</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp System Register Enable register</td>
</tr>
<tr>
<td>ICC_IAR0(^a)</td>
<td>c12</td>
<td>0</td>
<td>c8</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Interrupt Acknowledge Register 0</td>
</tr>
<tr>
<td>ICV_IAR0(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Acknowledge Register 0</td>
</tr>
<tr>
<td>ICC_IAR1(^a)</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Interrupt Acknowledge Register 1</td>
</tr>
<tr>
<td>ICV_IAR1(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td>
</tr>
<tr>
<td>ICC_IGRPENR0(^a)</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>6</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Interrupt Group 0 Enable register</td>
</tr>
<tr>
<td>ICV_IGRPENR0(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Group 0 Enable register</td>
</tr>
<tr>
<td>ICC_IGRPENR1(^a)</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Interrupt Group 1 Enable register</td>
</tr>
<tr>
<td>ICV_IGRPENR1(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Group 1 Enable register</td>
</tr>
<tr>
<td>ICC_MCTLR</td>
<td>c12</td>
<td>6</td>
<td>c12</td>
<td>4</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Monitor Control Register</td>
</tr>
<tr>
<td>ICC_MGRPEN1</td>
<td>c12</td>
<td>6</td>
<td>c12</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Monitor Interrupt Group 1 Enable register</td>
</tr>
<tr>
<td>ICC_MSRE</td>
<td>c12</td>
<td>6</td>
<td>c12</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Monitor System Register Enable register</td>
</tr>
<tr>
<td>ICC_PMR(^a)</td>
<td>c4</td>
<td>0</td>
<td>c6</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Interrupt Priority Mask Register</td>
</tr>
<tr>
<td>ICV_PMR(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Interrupt Priority Mask Register</td>
</tr>
<tr>
<td>ICC_RPR(^a)</td>
<td>c12</td>
<td>0</td>
<td>c11</td>
<td>3</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Running Priority Register</td>
</tr>
<tr>
<td>ICV_RPR(^a)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Interrupt Controller Virtual Running Priority Register</td>
</tr>
<tr>
<td>ICC_SG10R</td>
<td></td>
<td>2</td>
<td>c12</td>
<td></td>
<td>64-bit</td>
<td>WO</td>
<td>Interrupt Controller Software Generated Interrupt group 0 Register</td>
</tr>
<tr>
<td>ICC_SG11R</td>
<td></td>
<td>0</td>
<td>c12</td>
<td></td>
<td>64-bit</td>
<td>WO</td>
<td>Interrupt Controller Software Generated Interrupt group 1 Register</td>
</tr>
<tr>
<td>ICC_SRE</td>
<td>c12</td>
<td>0</td>
<td>c12</td>
<td>5</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller System Register Enable register</td>
</tr>
</tbody>
</table>
### Table G4-63 Generic Interrupt Controller System registers (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICH_AP0R0</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,0)</td>
</tr>
<tr>
<td>ICH_AP0R1</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,1)</td>
</tr>
<tr>
<td>ICH_AP0R2</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,2)</td>
</tr>
<tr>
<td>ICH_AP0R3</td>
<td>c12</td>
<td>4</td>
<td>c8</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (0,3)</td>
</tr>
<tr>
<td>ICH_AP1R0</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,0)</td>
</tr>
<tr>
<td>ICH_AP1R1</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,1)</td>
</tr>
<tr>
<td>ICH_AP1R2</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>2</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,2)</td>
</tr>
<tr>
<td>ICH_AP1R3</td>
<td>c12</td>
<td>4</td>
<td>c9</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Active Priorities Register (1,3)</td>
</tr>
<tr>
<td>ICH_EISR</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>3</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller End of Interrupt Status Register</td>
</tr>
<tr>
<td>ICH_ELRSR</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>5</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Empty List Register Status Register</td>
</tr>
<tr>
<td>ICH_HCR</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Hyp Control Register</td>
</tr>
<tr>
<td>ICH_LR&lt;n&gt;, n==0-7</td>
<td>c12</td>
<td>4</td>
<td>c12</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers, 0-7</td>
</tr>
<tr>
<td>ICH_LR&lt;n&gt;, n==8-15</td>
<td>c12</td>
<td>4</td>
<td>c13</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers, 8-15</td>
</tr>
<tr>
<td>ICH_LRC&lt;n&gt;, n==0-7</td>
<td>c12</td>
<td>4</td>
<td>c14</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers Continuation, 0-7</td>
</tr>
<tr>
<td>ICH_LRC&lt;n&gt;, n==8-15</td>
<td>c12</td>
<td>4</td>
<td>c15</td>
<td>0-7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller List Registers Continuation, 8-15</td>
</tr>
<tr>
<td>ICH_MISR</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>2</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller Maintenance Interrupt State Register</td>
</tr>
<tr>
<td>ICH_VMCR</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>7</td>
<td>32-bit</td>
<td>RW</td>
<td>Interrupt Controller Virtual Machine Control Register</td>
</tr>
<tr>
<td>ICH_VTR</td>
<td>c12</td>
<td>4</td>
<td>c11</td>
<td>1</td>
<td>32-bit</td>
<td>RO</td>
<td>Interrupt Controller VGIC Type Register</td>
</tr>
</tbody>
</table>

a. As described in this section, these ICC_* and ICV_* registers use the same encodings.
G4.17.16 Legacy feature registers, functional group

Table G4-64 shows the VMSA\textsuperscript{8-32} System registers in the (\text{coproc}==0b1111) encoding space that are in the Legacy features registers functional group.

Table G4-64 Legacy features System registers in the (\text{coproc}==0b1111) encoding space

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type\textsuperscript{a}</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP15DMB</td>
<td>c7</td>
<td>0</td>
<td>c10</td>
<td>5</td>
<td>32-bit</td>
<td>WO, PL0</td>
<td>Memory barriers on page E2-2335</td>
</tr>
<tr>
<td>CP15DSB</td>
<td>c7</td>
<td>0</td>
<td>c10</td>
<td>4</td>
<td>32-bit</td>
<td>WO, PL0</td>
<td></td>
</tr>
<tr>
<td>CP15ISB</td>
<td>c7</td>
<td>0</td>
<td>c5</td>
<td>4</td>
<td>32-bit</td>
<td>WO, PL0</td>
<td></td>
</tr>
<tr>
<td>FCSEIDR</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW\textsuperscript{b}</td>
<td>FCSE Process ID Register</td>
</tr>
</tbody>
</table>

\textsuperscript{a} PL0 in a Type description indicates that the encoding is accessible by software executing at PL0. See the register description for more information.

\textsuperscript{b} In ARMv8, the PE does not implement the FCSEIDR, and therefore the register is RAZ/WI. See the register description for more information.

Table G4-65 shows the VMSA\textsuperscript{8-32} System registers in the (\text{coproc}==0b1110) encoding space that are in the Legacy features registers functional group.

Table G4-65 Legacy features registers in the (\text{coproc}==0b1110) encoding space

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>JIDR</td>
<td>c0</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RO</td>
<td>Jazelle ID Register</td>
</tr>
<tr>
<td>JMCR</td>
<td>c2</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Jazelle Main Configuration Register</td>
</tr>
<tr>
<td>JOSCR</td>
<td>c1</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Jazelle OS Control Register</td>
</tr>
</tbody>
</table>

G4.17.17 IMPLEMENTATION DEFINED registers, functional group

VMSA\textsuperscript{8-32} defines some encodings for registers with content that is entirely IMPLEMENTATION DEFINED. Table G4-66 shows these registers in the (\text{coproc}==0b1111) encoding space.

Table G4-66 Architectural encodings for registers with IMPLEMENTATION DEFINED content

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Control Register</td>
</tr>
<tr>
<td>ACTLR2</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Control Register 2</td>
</tr>
<tr>
<td>ADFSR</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Data Fault Status Register</td>
</tr>
<tr>
<td>AIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>7</td>
<td>32-bit</td>
<td>RO</td>
<td>Auxiliary ID Register</td>
</tr>
<tr>
<td>AIFSR</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Instruction Fault Status Register</td>
</tr>
<tr>
<td>AMAIR0</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>AMAIR1</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Auxiliary Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>HACR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary Configuration Register</td>
</tr>
<tr>
<td>HACTLR</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary System Control Register</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>3</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Auxiliary System Control Register 2</td>
</tr>
</tbody>
</table>
G4.17 Advanced SIMD and floating-point registers, functional group

Table G4-67 shows the VMSAv8-32 System registers in the Advanced SIMD and floating-point registers functional group. These registers are accesses using `VMRS` and `VMSR` instructions, see the register descriptions for more information.

<table>
<thead>
<tr>
<th>Name</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPSCR</td>
<td>32-bit</td>
<td>RW</td>
<td>Floating-Point Status and Control Register</td>
</tr>
<tr>
<td>FPEXC</td>
<td>32-bit</td>
<td>RW</td>
<td>Floating-Point Exception Control register</td>
</tr>
<tr>
<td>FPSID</td>
<td>32-bit</td>
<td>RW</td>
<td>a. Floating-Point System ID register</td>
</tr>
<tr>
<td>MVFR0</td>
<td>32-bit</td>
<td>RO</td>
<td>Media and VFP Feature Register 0</td>
</tr>
<tr>
<td>MVFR1</td>
<td>32-bit</td>
<td>RO</td>
<td>Media and VFP Feature Register 1</td>
</tr>
<tr>
<td>MVFR2</td>
<td>32-bit</td>
<td>RO</td>
<td>Media and VFP Feature Register 2</td>
</tr>
</tbody>
</table>


g. When the FPSID is accessible, `VMSR` accesses to the FPSID are ignored.

G4.17.19 Debug registers, functional group

In AArch32 state, most Debug registers that are accessible through the System registers interface use `{coproc == 0b1110, opc1 == 0}` encodings. Table G4-68 shows these registers.

Table G4-68 System register (coproc == 0b1110, opc1 == 0) encodings of Debug registers

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc2</th>
<th>CRm</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGAUTHSTATUS</td>
<td>c7</td>
<td>6</td>
<td>c14</td>
<td>32-bit</td>
<td>RO</td>
<td>Authentication Status</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;</td>
<td>e0</td>
<td>5</td>
<td>e0-c15</td>
<td>32-bit</td>
<td>RW</td>
<td>Breakpoint Control</td>
</tr>
<tr>
<td>DBGBVVR&lt;n&gt;</td>
<td>c0</td>
<td>4</td>
<td>c0-c15</td>
<td>32-bit</td>
<td>RW</td>
<td>Breakpoint Value</td>
</tr>
<tr>
<td>DBGBXVR&lt;n&gt;</td>
<td>c1</td>
<td>1</td>
<td>c0-c15</td>
<td>32-bit</td>
<td>RW</td>
<td>Breakpoint Extended Value</td>
</tr>
<tr>
<td>DBGCLAIMCLR</td>
<td>c7</td>
<td>6</td>
<td>e9</td>
<td>32-bit</td>
<td>RW</td>
<td>CLAIM Tag Clear</td>
</tr>
<tr>
<td>DBGCLAIMSET</td>
<td>c7</td>
<td>6</td>
<td>e8</td>
<td>32-bit</td>
<td>RW</td>
<td>CLAIM Tag Set</td>
</tr>
</tbody>
</table>

See also `IMPLEMENTATION DEFINED performance monitors` on page G4-4206.
### Table G4-68 System register \((\text{coproc} == \texttt{0b1110}, \text{opc1} == \texttt{0})\) encodings of Debug registers (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc2</th>
<th>CRm</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGDCCINT</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>32-bit</td>
<td>RW</td>
<td>Debug Communications Channel Interrupt Enable Register</td>
</tr>
<tr>
<td>DBGDEVID</td>
<td>c7</td>
<td>7</td>
<td>c2</td>
<td>32-bit</td>
<td>RO</td>
<td>Device ID 0</td>
</tr>
<tr>
<td>DBGDEVID1</td>
<td>c7</td>
<td>7</td>
<td>c1</td>
<td>32-bit</td>
<td>RO</td>
<td>Device ID 1</td>
</tr>
<tr>
<td>DBGDEVID2</td>
<td>c7</td>
<td>7</td>
<td>c0</td>
<td>32-bit</td>
<td>RO</td>
<td>Reserved, UNK</td>
</tr>
<tr>
<td>DBGDIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>32-bit</td>
<td>RO</td>
<td>Debug ID</td>
</tr>
<tr>
<td>DBGDRAR</td>
<td>-</td>
<td>-</td>
<td>c1</td>
<td>64-bit</td>
<td>RO</td>
<td>Debug ROM Address</td>
</tr>
<tr>
<td>DBGDSAR</td>
<td>-</td>
<td>-</td>
<td>c2</td>
<td>64-bit</td>
<td>RO</td>
<td>Debug Self Address Offset</td>
</tr>
<tr>
<td>DBGDSCRext</td>
<td>c0</td>
<td>2</td>
<td>c2</td>
<td>32-bit</td>
<td>RW</td>
<td>Debug Status and Control external</td>
</tr>
<tr>
<td>DBGDSCRint</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>32-bit</td>
<td>RO</td>
<td>Debug Status and Control internal</td>
</tr>
<tr>
<td>DBGDTTRXext</td>
<td>c0</td>
<td>2</td>
<td>c0</td>
<td>32-bit</td>
<td>RW</td>
<td>Host to Target Data Transfer external</td>
</tr>
<tr>
<td>DBGDTTRXint</td>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>32-bit</td>
<td>RO</td>
<td>Host to Target Data Transfer internal</td>
</tr>
<tr>
<td>DBGOSDLR</td>
<td>c1</td>
<td>4</td>
<td>c3</td>
<td>32-bit</td>
<td>RW</td>
<td>OS Double Lock</td>
</tr>
<tr>
<td>DBGOSECCR</td>
<td>c0</td>
<td>2</td>
<td>c6</td>
<td>32-bit</td>
<td>RW</td>
<td>OS Lock Exception Catch Control Register</td>
</tr>
<tr>
<td>DBGOSLAR</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>32-bit</td>
<td>WO</td>
<td>OS Lock Access</td>
</tr>
<tr>
<td>DBGOSLSR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>32-bit</td>
<td>RO</td>
<td>OS Lock Status</td>
</tr>
<tr>
<td>DBGPRCR</td>
<td>c1</td>
<td>4</td>
<td>c4</td>
<td>32-bit</td>
<td>RW</td>
<td>Device Powerdown and Reset Control</td>
</tr>
<tr>
<td>DBGVCR</td>
<td>c0</td>
<td>0</td>
<td>c7</td>
<td>32-bit</td>
<td>RW</td>
<td>Vector Catch</td>
</tr>
<tr>
<td>DBGWCR&lt;(n&gt;)</td>
<td>c0</td>
<td>7</td>
<td>c0-c15</td>
<td>32-bit</td>
<td>RW</td>
<td>Watchpoint Control</td>
</tr>
<tr>
<td>DBGWFAR</td>
<td>c0</td>
<td>0</td>
<td>c6</td>
<td>32-bit</td>
<td>RW</td>
<td>Watchpoint Fault Address</td>
</tr>
<tr>
<td>DBGWVR&lt;(n&gt;)</td>
<td>c0</td>
<td>6</td>
<td>c0-c15</td>
<td>32-bit</td>
<td>RW</td>
<td>Watchpoint Value</td>
</tr>
<tr>
<td>-</td>
<td>c4</td>
<td>0-3</td>
<td>c0-c15</td>
<td>32-bit</td>
<td>WO</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>-</td>
<td>c7</td>
<td>2-3</td>
<td>c0-c15</td>
<td>32-bit</td>
<td>IMP DEF</td>
<td>Integration registers</td>
</tr>
</tbody>
</table>

In AArch32 state, some Debug registers that are accessible through the System registers interface using \((\text{coproc} == \texttt{0b1110})\) encodings. Table G4-69 on page G4-4214 shows these registers.
### Table G4-69 System register \( \text{coproc} = 0b1110 \) encodings of Debug registers

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>opc1</th>
<th>CRm</th>
<th>opc2</th>
<th>Width</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DLR</td>
<td>c4</td>
<td>3</td>
<td>c5</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Debug Link Register</td>
</tr>
<tr>
<td>DSPSR</td>
<td>c4</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>32-bit</td>
<td>RW</td>
<td>Debug Saved Program Status Register</td>
</tr>
<tr>
<td>HDCR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Hyp Debug Control Register</td>
</tr>
<tr>
<td>SDCR</td>
<td>c1</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Secure Debug Configuration Register</td>
</tr>
<tr>
<td>SDER</td>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32-bit</td>
<td>RW</td>
<td>Secure Debug Enable Register</td>
</tr>
</tbody>
</table>
G4.18 Pseudocode description of VMSAv8-32 memory system operations

This section contains a list of pseudocode functions describing VMSAv8-32 memory operations. The following subsections describe the pseudocode functions:

- Alignment fault.
- Address translation.
- Domain checking.
- TLB operations.
- Translation table walk.
- Reporting syndrome information on page G4-4216.
- Memory access decode when TEX remap is enabled on page G4-4216.

See also the descriptions of pseudocode for general memory system operations in Pseudocode description of general memory system instructions on page G3-4017.

G4.18.1 Alignment fault

The `AArch32.AlignmentFault()` pseudocode function describes the generation of an Alignment fault Data Abort exception.

See also Abort exceptions on page G3-4019.

G4.18.2 Address translation

The `AArch32.TranslateAddress()` and `AArch32.FullTranslate()` pseudocode functions describe a VMSAv8-32 address translation.

The `AArch32.FullTranslate()` function calls either:

- The function described in Address translation when the stage 1 address translation is disabled.
- One of the functions described in Translation table walk.

Stage 2 translation table walk on page G4-4216 describes the `CheckS2Permission()` and `CombineS1S2Desc()` pseudocode functions.

Address translation when the stage 1 address translation is disabled

The `AArch32.TranslateAddressS1Off()` pseudocode function describes the address translation performed when the stage 1 address translation is disabled.

G4.18.3 Domain checking

The `AArch32.CheckDomain()` pseudocode function describes domain checking.

G4.18.4 TLB operations

The `TLBRecord` type represents the contents of a TLB entry:

G4.18.5 Translation table walk

Because of the complexity of a translation table walk, the following sections describe the different cases:

- Translation table walk using the Short-descriptor translation table format for stage 1 on page G4-4216.
- Translation table walk using the Long-descriptor translation table format for stage 1 on page G4-4216.
- Stage 2 translation table walk on page G4-4216.
Translation table walk using the Short-descriptor translation table format for stage 1

The `AArch32.TranslationTableWalkSD()` pseudocode function describes the translation table walk when the stage 1 translation tables use the Short-descriptor format. It calls the function described in Stage 2 translation table walk if necessary.

The `ShortConvertAttrsHints()` pseudocode function converts the Normal memory cacheability attribute, from the TTBR or the translation table TEX field, into the separate cacheability attribute and cache allocation hint defined in a Long-descriptor translation table descriptor.

Translation table walk using the Long-descriptor translation table format for stage 1

The `AArch32.TranslationTableWalkLD()` pseudocode function describes the translation table walk when the stage 1 translation tables use the Long-descriptor format. It calls the function described in Stage 2 translation table walk if necessary.

`AArch32.TranslationTableWalkLD()` calls the `ConvertAttrsHints()` pseudocode function that is defined in Translation table walk using the Short-descriptor translation table format for stage 1.

The `AArch32.S1AttrDecode()` pseudocode function uses the MAIR0 and MAIR1 registers to decode the Attr[2:0] value from a stage 1 translation table descriptor.

The `S2AttrDecode()` pseudocode function decodes the Attr[3:0] value from a stage 2 translation table descriptor.

Stage 2 translation table walk

In the Non-secure EL1&0 translation regime, a descriptor address returned by stage 1 lookup is in the IPA address space, and must be mapped to a PA by a stage 2 translation. When EL2 is using AArch32, function `AArch32.SecondStageWalk()` performs this translation, by calling the `AArch32.SecondStageTranslate()` function.

When called from `AArch32.SecondStageWalk()`, the `AArch32.SecondStageTranslate()` function performs a second stage translation, from IPA to PA, of the supplied address, including checking that the access has read permission at the second stage. If the access does not have second stage read permission it generates a second stage Permission fault on the first stage translation table walk. The second stage translation might hit in a TLB, or might involve a translation table walk, which will use the algorithm described in this section. Stage 2 translations always use the Long-descriptor translation table format.

The `AArch32.CheckPermission()` pseudocode function checks the access permissions for the stage 1 translation.

The `AArch32.CheckS2Permission()` pseudocode function checks the access permissions for the stage 2 translation.

The `CombineS1S2Desc()` pseudocode function combines the stage 1 and stage 2 access descriptors:

G4.18.6 Reporting syndrome information

The `AArch32.ReportHypEntry()`, `AArch32.ReportDataAbort()`, and `AArch32.ReportPrefetchAbort()` pseudocode functions write syndrome value information to the appropriate registers for the current mode.

G4.18.7 Memory access decode when TEX remap is enabled

When using the Short-descriptor translation table format, the function `AAArch32.RemappedTEXDecode()` decodes the texcb and S attributes derived from the translation tables when TEX remap is enabled. Short-descriptor format memory region attributes, with TEX remap on page G4-4080 shows the interpretation of the arguments.
Chapter G5

The Generic Timer in AArch32 state

This chapter describes the implementation of the ARM Generic Timer as an extension to an ARMv8 implementation. It includes an overview of the AArch32 System register interface to an ARM Generic Timer.

It contains the following sections:
• About the Generic Timer in AArch32 state on page G5-4218.
• The AArch32 view of the Generic Timer on page G5-4222.

Chapter D6 The Generic Timer in AArch64 state describes the AArch64 view of the Generic Timer, including an additional timer that can be implemented in AArch64 state, and Chapter I1 System Level Implementation of the Generic Timer describes the system level implementation of the Generic Timer.
G5.1 About the Generic Timer in AArch32 state

Figure G5-1 shows an example system-on-chip that uses the Generic Timer as a system timer. In this figure:

- This manual defines the architecture of the individual PEs in the multiprocessor blocks.
- The ARM Generic Interrupt Controller Architecture Specification defines a possible architecture for the interrupt controllers.
- Generic Timer functionality is distributed across multiple components.

The Generic Timer:

- Provides a system counter, that measures the passing of time in real-time.

  — Note ——

  The Generic Timer can also provide other components at a system level, but Figure G5-1 does not show any such components.

- Supports virtual counters that measure the passing of virtual-time. That is, a virtual counter can measure the passing of time on a particular virtual machine.

- Timers, that can trigger events after a period of time has passed. The timers:
  — Can be used as count-up or as count-down timers.
  — Can operate in real-time or in virtual-time.

This chapter describes an instance of the Generic Timer component that Figure G5-1 shows as Timer_0 or Timer_1 within the Multiprocessor A or Multiprocessor B block. This component can be accessed from AArch64 state or AArch32 state, and this chapter describes access from AArch32 state. Chapter D6 The Generic Timer in AArch64 state describes access to this component from AArch64 state.

  — Note ——

  The reset requirements of Generic Timer registers are more strict when they are accessed from AArch32 state than when they are accessed from AArch64 state.
A Generic Timer implementation must also include a memory-mapped system component, see *The full set of Generic Timer components*.

### G5.1.1 The full set of Generic Timer components

Within a system that might include multiple PEs, a full set of Generic Timer components is as follows:

#### The system counter

This provides a uniform view of system time, see *The system counter* on page G5-4220. Because this must be implemented at the system level, it is accessed through *The system level memory-mapped implementation of the Generic Timer*. However, during initialization, a status register in each implemented timer in the system must be programmed with the frequency of the system counter, so that software can read this frequency.

#### PE implementations of the Generic Timer

Each PE implementation of the Generic Timer provides the following components:

- A physical counter, that gives access to the count value of the system counter.
- A virtual counter, that gives access to virtual time. In AArch32 state, the CNTVOFF register defines the offset between physical time, as defined by the value of the system counter, and virtual time.
- A number of timers. In an implementation where all Exception levels are implemented and can use AArch32 state, the timers that are accessible from AArch64 state are:
  - A Secure PL1 physical timer.
  - A Non-secure EL1 physical timer.
  - An EL2 physical timer.
  - A virtual timer.

_________ Note

The Secure PL1 physical timer uses the Secure banked instances of the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers, and the Non-secure EL1 physical timer uses the Non-secure instances of the same registers.

_________

*The AArch32 view of the Generic Timer* on page G5-4222 describes these components.

#### The system level memory-mapped implementation of the Generic Timer

The memory-mapped registers that control the components of the system level implementation of the Generic Timer are grouped into frames. The Generic Timer architecture defines the offset of each register within its frame, but the base address of each frame is IMPLEMENTATION DEFINED, and defined by the system.

Each system level component has one or two register frames. The possible system level components are:

##### The memory-mapped counter module, required

This module controls the system counter. It has two frames:

- A control frame, CNTControlBase.
- A status frame, CNTReadBase.

##### The memory-mapped timer control module, required

The system level implementation of the Generic Timer can provide up to eight timers, and the memory-mapped timer control module identifies:

- Which timers are implemented.
- The features of each implemented timer.

This module has a single frame, CNTCTLBase.

##### Memory-mapped timers, optional

An implemented memory-mapped timer:

- Must provide a privileged view of the timer, in the CNTBaseN frame.
G5 The Generic Timer in AArch32 state

G5.1 About the Generic Timer in AArch32 state

- Optionally, provides an unprivileged view of the timer in the CNTEL0BaseN frame.

\( N \) is the timer number, and the corresponding frame number, in the range 0-7.

Chapter 11 System Level Implementation of the Generic Timer describes these components.

G5.1.2 The system counter

The Generic Timer provides a system counter with the following specification:

**Width**

At least 56 bits wide.

The value returned by any 64-bit read of the counter is zero-extended to 64 bits.

**Frequency**

Increments at a fixed frequency, typically in the range 1-50MHz.

Can support one or more alternative operating modes in which it increments by larger amounts at a lower frequency, typically for power-saving.

**Roll-over**

Roll-over time of not less than 40 years.

**Accuracy**

ARM does not specify a required accuracy, but recommends that the counter does not gain or lose more than ten seconds in a 24-hour period.

Use of lower-frequency modes must not affect the implemented accuracy.

**Start-up**

Starts operating from zero.

The system counter, once configured and running, must provide a uniform view of system time. More precisely, it must be impossible for the following sequence of events to show system time going backwards:

1. Device A reads the time from the system counter.
2. Device A communicates with another agent in the system, Device B.
3. After recognizing the communication from Device A, Device B reads the time from the system counter.

The system counter must be implemented in an always-on power domain.

To support lower-power operating modes, the counter can increment by larger amounts at a lower frequency. For example, a 10MHz system counter might either increment:

- By 1 at 10MHz.
- By 500 at 20kHz, when the system lowers the clock frequency, to reduce power consumption.

In this case, the counter must support transitions between high-frequency, high-precision operation, and lower-frequency, lower-precision operation, without any impact on the required accuracy of the counter.

The CNTFRQ register is intended to hold a copy of the current clock frequency to allow fast reference to this frequency by software running on the PE. For more information see Initializing and reading the system counter frequency.

The mechanism by which the count from the system counter is distributed to system components is IMPLEMENTATION DEFINED, but each PE with a System register interface to the system counter must have a counter input that can capture each increment of the counter.

--- Note ---

So that the system counter can be clocked independently from the PE hardware, the count value might be distributed using a Gray code sequence. Gray-count scheme for timer distribution scheme on page I1-5134 gives more information about this possibility.

---

**Initializing and reading the system counter frequency**

The CNTFRQ register must be programmed to the clock frequency of the system counter. Typically, this is done only during the system boot process, by using the System register interface to write the system counter frequency to the CNTFRQ register. Only software executing at the highest implemented Exception level can write to CNTFRQ.
--- Note ---

The CNTFRQ register is UNKNOWN at reset, and therefore the counter frequency must be set as part of the system boot process.

Software can read the CNTFRQ register, to determine the current system counter frequency, in the following states and modes:

- Hyp mode.
- Secure PL1 modes and Non-secure EL1 modes.
- When CNTKCTL.PL0PCTEN is set to 1, Secure and Non-secure EL0 modes.

**Memory-mapped controls of the system counter**

Some system counter controls are accessible only through the memory-mapped interface to the system counter. These controls are:

- Enabling and disabling the counter.
- Setting the counter value.
- Changing the operating mode, to change the update frequency and increment value.
- Enabling Halt-on-debug, that a debugger can then use to suspend counting.

For descriptions of these controls, see Chapter 11 *System Level Implementation of the Generic Timer*. 
G5.2  The AArch32 view of the Generic Timer

The following sections describe the components and features of a PE implementation of the Generic Timer, as seen from AArch32 state:

- The physical counter.
- The virtual counter.
- Event streams on page G5-4223.
- Timers on page G5-4224.

G5.2.1  The physical counter

The PE includes a physical counter that contains the count value of the system counter. The CNTPCT register holds the current physical counter value.

Accessing the physical counter

Software with sufficient privilege can read CNTPCT using a 64-bit System register read.

CNTPCT:

- Is always accessible from Secure PL1 modes and from Non-secure Hyp mode.
- Is accessible from Non-secure EL1 modes when the value of CNTHCTL.PL1PCTEN is 1. When the value of CNTHCTL.PL1PCTEN is 0, any attempt to access CNTPCT from Non-secure EL1 modes is trapped to Hyp mode.
- Is accessible from Secure User mode when the value of CNTKCTL.PL0PCTEN is 1. When the value of CNTKCTL.PL0PCTEN is 0, any attempt to access CNTPCT generates an UNDEFINED exception.
- Is accessible from Non-secure User mode when the value of CNTHCTL.PL1PCTEN is 1 and the value of CNTKCTL.PL0PCTEN is 1. Otherwise:
  - When the value of CNTKCTL.PL0PCTEN is 0, any attempt to access CNTPCT from Non-secure User mode generates an UNDEFINED exception.
  - When the value of CNTKCTL.PL0PCTEN is 1 and the value of CNTHCTL.PL1PCTEN is 0, any attempt to access CNTPCT from Non-secure User mode is trapped to Hyp mode.

Reads of CNTPCT can occur speculatively and out of order relative to other instructions executed on the same PE.

For example, if a read from memory is used to obtain a signal from another agent that indicates that CNTPCT must be read, an ISB is used to ensure that the read of CNTPCT occurs after the signal has been read from memory, as shown in the following code sequence:

```assembly
loop ; polling for some communication to indicate a requirement to read the timer
    LDR R1, [R2]    ; reading from a memory location
    CMP R1, #1
    BNE loop        ; without this, the CNTPCT could be read before the memory location in [R2] has had the value 1 written to it
    ISB             ; with this, the CNTPCT could be read after the memory location in [R2] has had the value 1 written to it
    MRS R1, CNTPCT  
```

G5.2.2  The virtual counter

An implementation of the Generic Timer always includes a virtual counter, that indicates virtual time.

The virtual counter contains the value of the physical counter minus a 64-bit virtual offset. When executing in a Non-secure EL1 or EL0 mode, the virtual offset value relates to the current virtual machine.

The CNTVOFF register contains the virtual offset. CNTVOFF is only accessible:

- From Hyp mode.
- From Monitor mode only when SCR.NS is set to 1.

For more information see Status of the CNTVOFF register on page G5-4223.
The CNTVCT register holds the current virtual counter value.

**Accessing the virtual counter**

Software with sufficient privilege can read CNTVCT using a 64-bit System register read. CNTVCT is always accessible from Secure PL1 modes and from Non-secure EL1 and EL2 modes.

In addition, when CNTKCTL.PL0VCTEN is set to 1, CNTVCT is accessible from EL0.

When CNTKCTL.PL0VCTEN is set to 0, any attempt to access CNTVCT from EL0 is UNDEFINED.

Reads of CNTVCT can occur speculatively and out of order relative to other instructions executed on the same PE.

For example, if a read from memory is used to obtain a signal from another agent that indicates that CNTVCT must be read, an ISB is used to ensure that the read of CNTVCT occurs after the signal has been read from memory, as shown in the following code sequence:

```
loop                ; polling for some communication to indicate a requirement to read the timer
    LDR R1, [R2]      
    CMP R1, #1       
    BNE loop         
    ISB              ; without this, the CNTVCT could be read before the memory location in [R2]
    MRS R1, CNTVCT    ; has had the value 1 written to it
```

### Status of the CNTVOFF register

All implementations of the Generic Timer include the virtual counter. Therefore, conceptually, all implementations include the CNTVOFF register that defines the virtual offset between the physical count and the virtual count. CNTVOFF is only accessible at EL2 or above. If EL2 is not implemented, the virtual counter uses a fixed virtual offset of zero.

#### Event streams

Any implementation of the Generic Timer can use the system counter to generate one or more event streams, to generate periodic wake-up events as part of the mechanism described in *Wait for Event mechanism and Send event* on page D1-1599.

---

**Note**

An event stream might be used:

- To impose a time-out on a Wait For Event polling loop.
- To safeguard against any programming error that means an expected event is not generated.

---

An event stream is configured by:

- Selecting which bit, from the bottom 16 bits of a counter, triggers the event. This determines the frequency of the events in the stream.
- Selecting whether the event is generated on each 0 to 1 transition, or each 1 to 0 transition, of the selected counter bit.

The CNTKCTL.{EVNTEN, EVNTDIR, EVNTI} fields define an event stream that is generated from the virtual counter.

In all implementations the CNTHCTL.{EVNTEN, EVNTDIR, EVNTI} fields define an event stream that is generated from the physical counter.

The operation of an event stream is as follows:

- The pseudocode variables PreviousCNTVCT and PreviousCNTPCT are initialized as:

  ```
  // Variables used for generation of the timer event stream.
  ```
The pseudocode functions TestEventCNTV() and TestEventCNTP() are called on each cycle of the PE clock.

The TestEventCNTx() pseudocode template defines the functions TestEventCNTV() and TestEventCNTP():

```c
// Template for the TestEventCNTV() and TestEventCNTP() functions
// Describes operation when all Exception Levels are using AArch32:
//   CNTxCT         is  CNTVCT          or  CNTPCT          64-bit count value
//   CNTx_CTL       is  CNTV_CTL        or  CNTP_CTL        Control register
//   PreviousCNTxCT is  PreviousCNTVCT  or  PreviousCNTPCT
TestEventCNTx()
if CNTx_CTL.EVNTEN == '1' then
    n = UInt(CNTx_CTL.EVNTI);
    SampleBit = CNTxCT<n>;
    PreviousBit = PreviousCNTxCT<n>;
    if CNTx_CTL.EVNTDIR == '0' then
        if PreviousBit == '0' && SampleBit == '1' then EventRegisterSet();
        else
            if PreviousBit == '1' && SampleBit == '0' then EventRegisterSet();
    PreviousCNTxCT = CNTxCT;
return;
```

G5.2.4 Timers

In an implementation that includes EL3, in any implementation of the Generic Timer, the following timers are accessible from AArch32 state, provided the appropriate Exception level can use AArch32:

- A Non-secure EL1 physical timer. A Non-secure EL1 control determines whether this register is accessible from Non-secure EL0.
- A Secure PL1 physical timer. This timer:
  - Is accessible from Secure EL1 using AArch32 when EL3 is using AArch64.
  - Is accessible from Secure EL3 when EL3 is using AArch32.
  A Secure PL1 control determines whether this register is accessible from Secure EL0.
- A Non-secure EL2 physical timer.
- A virtual timer.

The output of each implemented timer:

- Provides an output signal to the system.
- If the PE interfaces to a Generic Interrupt Controller (GIC), signals a Private Peripheral Interrupt (PPI) to that GIC. In a multiprocessor implementation, each PE must use the same interrupt number for each timer.

Each timer is implemented as three registers:

- A 64-bit CompareValue register, that provides a 64-bit unsigned upcounter.
- A 32-bit TimerValue register, that provides a 32-bit signed downcounter.
- A 32-bit Control register.
In all implementations, the AArch32 System registers for the EL1 (or PL1) physical timer are Banked, to provide the Secure and Non-secure implementations of the timer. Table G5-1 shows the Timer registers.

### Table G5-1 Timer registers summary for the Generic Timer

<table>
<thead>
<tr>
<th>Timer register</th>
<th>Secure PL1/Non-secure EL1 physical timer</th>
<th>EL2 physical timer</th>
<th>Virtual timer</th>
</tr>
</thead>
<tbody>
<tr>
<td>CompareValue register</td>
<td>CNTP_CVAL&lt;sup&gt;a&lt;/sup&gt;</td>
<td>CNTHP_CVAL</td>
<td>CNTV_CVAL</td>
</tr>
<tr>
<td>TimerValue register</td>
<td>CNTP_TVAL&lt;sup&gt;a&lt;/sup&gt;</td>
<td>CNTHP_TVAL</td>
<td>CNTV_TVAL</td>
</tr>
<tr>
<td>Control register</td>
<td>CNTP_CTL&lt;sup&gt;a&lt;/sup&gt;</td>
<td>CNTHP_CTL</td>
<td>CNTV_CTL</td>
</tr>
</tbody>
</table>

<sup>a</sup> In AArch32 state, these registers are Banked to provide the Non-secure EL1 physical timer and the Secure PL1 physical timer.

The following sections describe:

- **Accessing the timer registers**
- **Operation of the CompareValue views of the timers** on page G5-4226
- **Operation of the TimerValue views of the timers** on page G5-4226.

### Accessing the timer registers

For each timer, all timer registers have the same access permissions, as follows:

#### Secure PL1 and Non-secure EL1 physical timer

The Secure PL1 physical timer is accessible from Secure PL1 modes.

Non-secure software executing at EL2 controls access to the Non-secure EL1 physical timer from Non-secure EL1 modes. The Non-secure EL1 physical timer is accessible from Monitor mode when the value of SCR.NS is 1.

When access from PL1 or EL1 modes is permitted, **CNTKCTL.PL0PTEN** determines whether the registers are accessible from EL0. If an access is not permitted because **CNTKCTL.PL0PTEN** is set to 0, an attempted access from EL0 is UNDEFINED.

In all implementations:

- Except for accesses from Monitor mode, accesses are to the registers for the current Security state.
- For accesses from Monitor mode, the value of SCR.NS determines whether accesses are to the Secure or the Non-secure registers.

<table>
<thead>
<tr>
<th>Note</th>
</tr>
</thead>
</table>

Monitor mode is present only when EL3 is using AArch32.

- The Non-secure registers are accessible from Hyp mode.
- **CNTHCTL.PL0PCEN** determines whether the Non-secure registers are accessible from Non-secure EL1 modes. If this bit is set to 1, to enable access from Non-secure EL1 modes, **CNTKCTL.PL0PTEN** determines whether the registers are accessible from Non-secure EL0.

If an access is not permitted because **CNTHCTL.PL0PCEN** is set to 0, an attempted access from a Non-secure EL1 or EL0 mode generates a Hyp Trap exception. However, if **CNTKCTL.PL0PTEN** is set to 0, this control takes priority, and an attempted access from EL0 is UNDEFINED.

#### EL2 physical timer

Accessible from Hyp mode, and from Secure Monitor mode when SCR_EL3.NS is set to 1.
Virtual timer

Accessible from Secure PL1 modes and Non-secure EL1 modes, and from Hyp mode. CNTKCTL.PL0VTEN determines whether the registers are accessible from EL0 modes. If an access is not permitted because CNTKCTL.PL0VTEN is set to 0, an attempted access from EL0 is UNDEFINED.

Operation of the CompareValue views of the timers

The CompareValue view of a timer operates as a 64-bit upcounter. The timer condition is met when the appropriate counter reaches the value programmed into its CompareValue register. When the timer condition is met an interrupt is generated if the interrupt is not masked in the corresponding timer control register, CNTP_CTL, CNTHP_CTL, or CNTV_CTL. For CNTP_CTL, the interrupt is the same as the interrupt asserted by the Non-secure instance of the AArch64 register CNTP_CTL_EL0.

The operation of this view of a timer is:

\[
\text{TimerConditionMet} = (((\text{Counter}[63:0] - \text{Offset}[63:0])[63:0] - \text{CompareValue}[63:0]) \geq 0)
\]

Where:

- **TimerConditionMet**: Is TRUE if the timer condition for this counter is met, and FALSE otherwise.
- **Counter**: The physical counter value, that can be read from the CNTPCT register.

Note

The virtual counter value, that can be read from the CNTVCT register, is the value:

\[
(\text{Counter} - \text{Offset})
\]

Offset

For a physical timer it is zero, and for the virtual timer it is the virtual offset, held in the CNTVOFF register.

CompareValue

The value of the appropriate CompareValue register, CNTP_CVAL, CNTHP_CVAL, or CNTV_CVAL.

In this view of a timer, Counter, Offset, and CompareValue are all 64-bit unsigned values.

Note

This means that a timer with a CompareValue of, or close to, 0xFFFF_FFFF_FFFF_FFFF might never meet its timer condition. However, there is no practical requirement to use values close to the counter wrap value.

Operation of the TimerValue views of the timers

The TimerValue view of a timer operates as a signed 32-bit downcounter. A TimerValue register is programmed with a count value. This value decrements on each increment of the appropriate counter, and the timer condition is met when the value reaches zero. When the timer condition is met, an interrupt is generated if the interrupt is not masked in the corresponding timer control register, CNTP_CTL, CNTHP_CTL, or CNTV_CTL.

This view of a timer depends on the following behavior of accesses to TimerValue registers:

**Reads**

\[
\text{TimerValue} = (\text{CompareValue} - (\text{Counter} - \text{Offset})[31:0])
\]

**Writes**

\[
\text{CompareValue} = ((\text{Counter} - \text{Offset})[63:0] + \text{SignExtend}(\text{TimerValue}))[63:0]
\]

Where the arguments have the definitions used in Operation of the CompareValue views of the timers, and in addition:

- **TimerValue**: The value of a TimerValue register, CNTP_TVAL, CNTHP_TVAL, or CNTV_TVAL.

In this view of a timer, all values are signed, in standard two’s complement form.

A read of a TimerValue register after the timer condition has been met indicates the time since the timer condition was met.
### Note

- **Operation of the CompareValue views of the timers** on page G5-4226 gives a strict definition of TimerConditionMet. However, provided that the TimerValue is not expected to wrap as a 32-bit signed value when decremented from 0x80000000, the TimerValue view can be used as giving an effect equivalent to:

  \[
  \text{TimerConditionMet} = (\text{TimerValue} \leq 0)
  \]

- Programming TimerValue to a negative number with magnitude greater than (Counter–Offset) can lead to an arithmetic overflow that causes the CompareValue to be an extremely large positive value. This potentially delays meeting the timer condition for an extremely long period of time.
G5 The Generic Timer in AArch32 state
G5.2 The AArch32 view of the Generic Timer
Chapter G6
AArch32 System Register Descriptions

This chapter describes each of the AArch32 System registers.

It contains the following sections:

• About the AArch32 System registers on page G6-4230.
• General system control registers on page G6-4231.
• Debug registers on page G6-4668.
• Performance Monitors registers on page G6-4758.
G6.1  About the AArch32 System registers

For general information about the AArch32 System registers, see:

- *About the System registers for VMSAv8-32* on page G4-4148.
- *VMSAv8-32 organization of registers in the (coproc==0b1110) encoding space* on page G4-4172.
- *VMSAv8-32 organization of registers in the (coproc==0b1111) encoding space* on page G4-4175.
- *Functional grouping of VMSAv8-32 System registers* on page G4-4193.

The remainder of this chapter describes the AArch32 System registers, in the following sections:

- *General system control registers* on page G6-4231.
- *Debug registers* on page G6-4668.
- *Performance Monitors registers* on page G6-4758.
- *Generic Timer registers* on page G6-4803.
G6.2 General system control registers

This section lists the System registers in AArch32 state that are not part of one of the other listed groups.
G6.2.1 ACTLR, Auxiliary Control Register

The ACTLR characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

ACTLR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

ACTLR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

ACTLR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TAC=1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TACR==1, Non-secure accesses to this register from EL1 are trapped to EL2 using AArch64.
- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register ACTLR is architecturally mapped to AArch64 System register ACTLR_EL1[31:0].

Some bits might define global configuration settings, and be common to the Secure and Non-secure instances of the register.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

ACTLR is a 32-bit register.
Field descriptions

The ACTLR bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

Accessing the ACTLR:

To access the ACTLR:

MRC p15,0,<Rt>,c1,c0,1 ; Read ACTLR into Rt
MCR p15,0,<Rt>,c1,c0,1 ; Write Rt to ACTLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>001</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
ACTLR2, Auxiliary Control Register 2

The ACTLR2 characteristics are:

**Purpose**

Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

ACTLR2(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

ACTLR2(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

ACTLR2 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TAC==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TACR==1, Non-secure accesses to this register from EL1 are trapped to EL2 using AArch64.
- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register ACTLR2 is architecturally mapped to AArch64 System register ACTLR_EL1[63:32].

It is IMPLEMENTATION DEFINED whether this register is implemented, or whether it causes UNDEFINED exceptions when accessed.

The implementation of this register can be detected by examining bits [7:4] of the ID_MMFR4/ID_MMFR4_EL1 register.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

ACTLR2 is a 32-bit register.
Field descriptions

The ACTLR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

Accessing the ACTLR2:

To access the ACTLR2:

MRC p15,0,<Rt>,c1,c0,3 ; Read ACTLR2 into Rt
MCR p15,0,<Rt>,c1,c0,3 ; Write Rt to ACTLR2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.3 ADFSR, Auxiliary Data Fault Status Register

The ADFSR characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED fault status information for Data Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register. ADFSR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

ADFSR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register. ADFSR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register ADFSR is architecturally mapped to AArch64 System register AFSR0_EL1.

RW fields in this register reset to architecturally UNKNOWN values.
Attributes

ADFSR is a 32-bit register.

Field descriptions

The ADFSR bit assignments are:

![Attributes](image)

**IMPLEMENTATION DEFINED, bits [31:0]**

**IMPLEMENTATION DEFINED.**

Accessing the ADFSR:

To access the ADFSR:

MRC p15,0,<Rt>,c5,c1,0 ; Read ADFSR into Rt
MCR p15,0,<Rt>,c5,c1,0 ; Write Rt to ADFSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>010</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.4 AIDR, Auxiliary ID Register

The AIDR characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED identification information.
The value of this register must be used in conjunction with the value of MIDR.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 state on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID1==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register AIDR is architecturally mapped to AArch64 System register AIDR_EL1.

**Attributes**

AIDR is a 32-bit register.

**Field descriptions**

The AIDR bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
Accessing the AIDR:

To access the AIDR:

MRC p15,1,<Rt>,c0,c0,7 ; Read AIDR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>001</td>
<td>000</td>
<td>000</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.2.5  AIFSR, Auxiliary Instruction Fault Status Register

The AIFSR characteristics are:

Purpose

Provides additional IMPLEMENTATION DEFINED fault status information for Prefetch Abort exceptions taken to EL1 modes, and EL3 modes when EL3 is implemented and is using AArch32.

Usage constraints

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

AIFSR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AIFSR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

AIFSR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register AIFSR is architecturally mapped to AArch64 System register AFSR1_EL1.

RW fields in this register reset to architecturally UNKNOWN values.
Attributes

AIFSR is a 32-bit register.

Field descriptions

The AIFSR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLMENTATION DEFINED.

Accessing the AIFSR:

To access the AIFSR:

MRC p15,0,<Rt>,c5,c1,1 ; Read AIFSR into Rt
MCR p15,0,<Rt>,c5,c1,1 ; Write Rt to AIFSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>010</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.6   AMAIR0, Auxiliary Memory Attribute Indirection Register 0

The AMAIR0 characteristics are:

**Purpose**

When using the Long_DESCRIPTOR format translation tables for stage 1 translations, provides IMPLEMENTATIONDEFINED memory attributes for the memory regions specified by MAIR0.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

AMAIR0(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

AMAIR0(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

AMAIR0 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This register is RES0 in the following cases:

- When an implementation does not provide any IMPLEMENTATIONDEFINED memory attributes.
- When the Long_DESCRIPTOR translation table format is not used.

If EL3 is implemented and is using AArch32:

- AMAIR0(S) gives the value for memory accesses from Secure state.
- AMAIR0(NS) gives the value for memory accesses from Non-secure states other than Hyp mode.

Any IMPLEMENTATIONDEFINED memory attributes are additional qualifiers for the memory locations and must not change the architected behavior specified by MAIR0 and MAIR1.

In a typical implementation, AMAIR0 and AMAIR1 split into eight one-byte fields, corresponding to the MAIRn.Attr<n> fields, but the architecture does not require them to do so.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see "Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
• If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
• If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
• If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
• If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
• If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register AMAIR0 is architecturally mapped to AArch64 System register AMAIR_EL1[31:0].

When EL3 is using AArch32, write access to AMAIR0(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

AMAIR0 is a 32-bit register.

Field descriptions

The AMAIR0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

Accessing the AMAIR0:

To access the AMAIR0:

MRC p15,0,<Rt>,c10,c3,0 ; Read AMAIR0 into Rt
MCR p15,0,<Rt>,c10,c3,0 ; Write Rt to AMAIR0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1010</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.7 AMAIR1, Auxiliary Memory Attribute Indirection Register 1

The AMAIR1 characteristics are:

**Purpose**

When using the Long-descriptor format translation tables for stage 1 translations, provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR1.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

AMAIR1(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

AMAIR1(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

AMAIR1 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This register is RES0 in the following cases:

- When an implementation does not provide any IMPLEMENTATION DEFINED memory attributes.
- When the Long-descriptor translation table format is not used.

If EL3 is implemented and is using AArch32:

- AMAIR1(S) gives the value for memory accesses from Secure state.
- AMAIR1(NS) gives the value for memory accesses from Non-secure states other than Hyp mode.

Any IMPLEMENTATION DEFINED memory attributes are additional qualifiers for the memory locations and must not change the architected behavior specified by MAIR0 and MAIR1.

In a typical implementation, AMAIR0 and AMAIR1 split into eight one-byte fields, corresponding to the MAIRn.Attr<> fields, but the architecture does not require them to do so.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
• If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
• If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
• If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
• If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
• If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register AMAIR1 is architecturally mapped to AArch64 System register AMAIR_EL1[63:32].

When EL3 is using AArch32, write access to AMAIR1(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

AMAIR1 is a 32-bit register.

Field descriptions

The AMAIR1 bit assignments are:

<table>
<thead>
<tr>
<th>IMPLEMENTATION DEFINED</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED, bits [31:0]</td>
</tr>
<tr>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
</tbody>
</table>

Accessing the AMAIR1:

To access the AMAIR1:

MRC p15,0,<Rt>,c10,c3,1 ; Read AMAIR1 into Rt
MCR p15,0,<Rt>,c10,c3,1 ; Write Rt to AMAIR1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1010</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
### G6.2.8 APSR, Application Program Status Register

The APSR characteristics are:

**Purpose**

Hold program status and control information.

**Usage constraints**

The APSR can be read using the MRS instruction and written using the MSR (immediate) or MSR (register) instructions. For more details on the instruction syntax, see the *[PSTATE and banked register access instructions](#)* on page F1-2380.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

**Attributes**

APSR is a 32-bit register.

**Field descriptions**

The APSR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>Z</td>
<td>C</td>
<td>V</td>
<td>Q</td>
<td>RES0</td>
<td>GE</td>
<td>RES0</td>
<td>RES0</td>
<td>RES1</td>
<td>RES0</td>
<td>RES0</td>
<td>RES0</td>
<td>RES0</td>
</tr>
</tbody>
</table>

- **N, bit [31]**
  
  Negative condition flag. Set to bit[31] of the result of the last flag-setting instruction. If the result is regarded as a two's complement signed integer, then N is set to 1 if the result was negative, and N is set to 0 if the result was positive or zero.

- **Z, bit [30]**
  
  Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.

- **C, bit [29]**
  
  Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.

- **V, bit [28]**
  
  Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.

- **Q, bit [27]**
  
  Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.

- **Bits [26:20]**
  
  Reserved, RES0.
GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

Bits [15:5]
Reserved, RES0.

Bit [4]
Reserved, RES1.

Bits [3:0]
Reserved, RES0.
G6.2.9 ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read

The ATS12NSOPR characteristics are:

**Purpose**

Performs stage 1 and 2 address translations as defined for PL1 and the Non-secure state, with permissions as if reading from the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, execution of ATS12NSOPR in Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS12NSOPR is a 32-bit System instruction.

**Field descriptions**

The ATS12NSOPR input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Input address for translation</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. The resulting address is the PA that is the output address of the stage 2 translation.
Executing the ATS12NSOPR instruction:

The ATS12NSOPR instruction is executed as:

MCR p15, 0, <Rt>, c7, c8, 4 ; ATS12NSOPR operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.10   ATS12NSOPW, Address Translate Stages 1 and 2 Non-secure Only PL1 Write

The ATS12NSOPW characteristics are:

**Purpose**

Performs stage 1 and 2 address translations as defined for PL1 and the Non-secure state, with permissions as if writing to the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, execution of ATS12NSOPW in Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS12NSOPW is a 32-bit System instruction.

**Field descriptions**

The ATS12NSOPW input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Input address for translation</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. The resulting address is the PA that is the output address of the stage 2 translation.
Executing the ATS12NSOPW instruction:

The ATS12NSOPW instruction is executed as:

MCR p15,0,<Rt>,c7,c8,5 ; ATS12NSOPW operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.11 ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read

The ATS12NSOUR characteristics are:

**Purpose**
Performs stage 1 and 2 address translations as defined for PL0 and the Non-secure state, with permissions as if reading from the given virtual address.

**Usage constraints**
If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, execution of ATS12NSOUR in Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**
There are no configuration notes.

**Attributes**
ATS12NSOUR is a 32-bit System instruction.

**Field descriptions**
The ATS12NSOUR input value bit assignments are:

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input address for translation</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**
Input address for translation. The resulting address can be read from the PAR.
This instruction takes a VA as input. The resulting address is the PA that is the output address of the stage 2 translation.
Executing the ATS12NSOUR instruction:

The ATS12NSOUR instruction is executed as:

\[ \text{MCR } p15,0,<Rt>,c7,c8,6 \ ; \text{ATS12NSOUR operation} \]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>110</td>
</tr>
</tbody>
</table>
ATS12NSOUW, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write

The ATS12NSOUW characteristics are:

**Purpose**

Performs stage 1 and 2 address translations as defined for PL0 and the Non-secure state, with permissions as if writing to the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, execution of ATS12NSOUW in Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 state on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS12NSOUW is a 32-bit System instruction.

**Field descriptions**

The ATS12NSOUW input value bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Input address for translation</td>
</tr>
</tbody>
</table>

Bits [31:0]

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. The resulting address is the PA that is the output address of the stage 2 translation.
Executing the ATS12NSOUW instruction:

The ATS12NSOUW instruction is executed as:

MCR p15,0,<Rt>,c7,c8,7 ; ATS12NSOUW operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.2.13 ATS1CPR, Address Translate Stage 1 Current state PL1 Read

The ATS1CPR characteristics are:

**Purpose**

Performs stage 1 address translation as defined for PL1 and the current Security state, with permissions as if reading from the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS1CPR is a 32-bit System instruction.

**Field descriptions**

The ATS1CPR input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input address for translation</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. In an implementation that includes EL2, when executed in Non-secure state, the resulting address is the IPA that is the output address of the stage 1 translation. Otherwise, the resulting address is a PA.
Executing the ATS1CPR instruction:

The ATS1CPR instruction is executed as:

MCR p15,0,<Rt>,c7,c8,0 ; ATS1CPR operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.14 ATS1CPW, Address Translate Stage 1 Current state PL1 Write

The ATS1CPW characteristics are:

**Purpose**

Performs stage 1 address translation as defined for PL1 and the current Security state, with permissions as if writing to the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS1CPW is a 32-bit System instruction.

**Field descriptions**

The ATS1CPW input value bit assignments are:

\[
\begin{array}{c}
31 \\
30 \\
\vdots \\
0 \\
\end{array}
\]

Input address for translation

**Bits [31:0]**

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. In an implementation that includes EL2, when executed in Non-secure state, the resulting address is the IPA that is the output address of the stage 1 translation. Otherwise, the resulting address is a PA.
Executing the ATS1CPW instruction:

The ATS1CPW instruction is executed as:

MCR p15,0,<Rt>,c7,c8,1 ; ATS1CPW operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.15  ATS1CUR, Address Translate Stage 1 Current state Unprivileged Read

The ATS1CUR characteristics are:

**Purpose**

Performs stage 1 address translation as defined for PL0 and the current Security state, with permissions as if reading from the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS1CUR is a 32-bit System instruction.

**Field descriptions**

The ATS1CUR input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input address for translation</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Input address for translation. The resulting address can be read from the **PAR**.

This instruction takes a VA as input. In an implementation that includes EL2, when executed in Non-secure state, the resulting address is the IPA that is the output address of the stage 1 translation. Otherwise, the resulting address is a PA.
Executing the ATS1CUR instruction:

The ATS1CUR instruction is executed as:

MCR p15, 0,<Rt>,c7,c8,2 ; ATS1CUR operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.16  **ATS1CUW, Address Translate Stage 1 Current state Unprivileged Write**

The ATS1CUW characteristics are:

**Purpose**

Performs stage 1 address translation as defined for PL0 and the current Security state, with permissions as if writing to the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS1CUW is a 32-bit System instruction.

**Field descriptions**

The ATS1CUW input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input address for translation</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. In an implementation that includes EL2, when executed in Non-secure state, the resulting address is the IPA that is the output address of the stage 1 translation. Otherwise, the resulting address is a PA.
Executing the ATS1CUW instruction:

The ATS1CUW instruction is executed as:

\[
\text{MCR p15,0,<Rt>,c7,c8,3 ; ATS1CUW operation}
\]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.17  ATS1HR, Address Translate Stage 1 Hyp mode Read

The ATS1HR characteristics are:

**Purpose**

Performs stage 1 address translation as defined for PL2 and the Non-secure state, with permissions as if reading from the given virtual address.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode VA to PA address translation instructions on page K1-5476.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ATS1HR is a 32-bit System instruction.

**Field descriptions**

The ATS1HR input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Input address for translation</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. The resulting address is the PA that is the output address of the translation.
Executing the ATS1HR instruction:

The ATS1HR instruction is executed as:

MCR p15,4,<Rt>,c7,c8,0 ; ATS1HR operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>011</td>
<td>1000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.18 ATS1HW, Address Translate Stage 1 Hyp mode Write

The ATS1HW characteristics are:

**Purpose**
Performs stage 1 address translation as defined for PL2 and the Non-secure state, with permissions as if writing to the given virtual address.

**Usage constraints**
If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode VA to PA address translation instructions on page K1-5476.

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**
There are no configuration notes.

**Attributes**
ATS1HW is a 32-bit System instruction.

**Field descriptions**
The ATS1HW input value bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Input address for translation</td>
</tr>
</tbody>
</table>

Input address for translation. The resulting address can be read from the PAR.

This instruction takes a VA as input. The resulting address is the PA that is the output address of the translation.
Executing the ATS1HW instruction:

The ATS1HW instruction is executed as:

MCR p15,4,<Rt>,c7,c8,1 ; ATS1HW operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>011</td>
<td>1000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.19 BPIALL, Branch Predictor Invalidate All

The BPIALL characteristics are:

**Purpose**

Invalidate all entries from branch predictors.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

In an implementation where the branch predictors are architecturally invisible, this instruction can execute as a NOP.

**Attributes**

BPIALL is a 32-bit System instruction.

**Field descriptions**

BPIALL ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the BPIALL instruction:**

The BPIALL instruction is executed as:

```
MCR p15, 0, <Rt>, c7, c5, 6 ; BPIALL operation, ignoring the value in Rt
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>0101</td>
<td>110</td>
</tr>
</tbody>
</table>

The PE ignores the value of <Rt>. Software does not have to write a value to this register before issuing this instruction.
### BPIALLIS, Branch Predictor Invalidate All, Inner Shareable

The BPIALLIS characteristics are:

**Purpose**

Invalidate all entries from branch predictors Inner Shareable.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

In an implementation where the branch predictors are architecturally invisible, this instruction can execute as a NOP.

**Attributes**

BPIALLIS is a 32-bit System instruction.

**Field descriptions**

BPIALLIS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the BPIALLIS instruction:**

The BPIALLIS instruction is executed as:

```
MCR p15,0,<Rt>,c7,c1,6 ; BPIALLIS operation, ignoring the value in Rt
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>0001</td>
<td>110</td>
</tr>
</tbody>
</table>

The PE ignores the value of <Rt>. Software does not have to write a value to this register before issuing this instruction.
### G6.2.21 BPIMVA, Branch Predictor Invalidate by VA

The BPIMVA characteristics are:

**Purpose**

Invalidate virtual address from branch predictors.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816](#) for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548](#) for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

In an implementation where the branch predictors are architecturally invisible, this instruction can execute as a NOP.

**Attributes**

BPIMVA is a 32-bit System instruction.

**Field descriptions**

The BPIMVA input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Virtual address to use**

**Bits [31:0]**

Virtual address to use.

**Executing the BPIMVA instruction:**

The BPIMVA instruction is executed as:

```
MCR p15, 0, <Rt>, c7, c5, 7; BPIMVA operation
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>0101</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.2.22 CCSIDR, Current Cache Size ID Register

The CCSIDR characteristics are:

**Purpose**

Provides information about the architecture of the currently selected cache.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If CSSELR.Level indicates a cache that is not implemented, then on a read of the CCSIDR the behavior is CONSTRANGED UNPREDICTABLE, and can be one of the following:

- The CCSIDR read is treated as NOP.
- The CCSIDR read is UNDEFINED.
- The CCSIDR read returns an UNKNOWN value.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID2==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CCSIDR is architecturally mapped to AArch64 System register CCSIDR_EL1.

The implementation includes one CCSIDR for each cache that it can access. CSSELR and the Security state select which Cache Size ID Register is accessible.

**Attributes**

CCSIDR is a 32-bit register.

**Field descriptions**

The CCSIDR bit assignments are:
UNKNOWN, bits [31:28]
Reserved, UNKNOWN.

NumSets, bits [27:13]
(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets
does not have to be a power of 2.

Associativity, bits [12:3]
(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity
does not have to be a power of 2.

LineSize, bits [2:0]
(Log2(Number of bytes in cache line)) - 4. For example:
For a line length of 16 bytes: Log2(16) = 4, LineSize entry = 0. This is the minimum line length.
For a line length of 32 bytes: Log2(32) = 5, LineSize entry = 1.

Note
The parameters NumSets, Associativity, and LineSize in these registers define the architecturally visible parameters
that are required for the cache maintenance by Set/Way instructions. They are not guaranteed to represent the actual
microarchitectural features of a design. You cannot make any inference about the actual sizes of caches based on
these parameters.

Accessing the CCSIDR:
To access the CCSIDR:
MRC p15,1,<Rt>,c0,c0,0 ; Read CCSIDR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>001</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.23 CLIDR, Cache Level ID Register

The CLIDR characteristics are:

**Purpose**

Identifies the type of cache, or caches, that are implemented at each level and can be managed using the architected cache maintenance instructions that operate by set/way, up to a maximum of seven levels. Also identifies the Level of Coherence (LoC) and Level of Unification (LoU) for the cache hierarchy.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID2==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CLIDR is architecturally mapped to AArch64 System register CLIDR_EL1.

**Attributes**

CLIDR is a 32-bit register.

**Field descriptions**

The CLIDR bit assignments are:

| 31 30 29 27 26 24 23 21 20 18 17 15 14 12 11 9 8 6 5 3 2 0 |
|------------------|------------------|------------------|------------------|------------------|------------------|
| ICB | LoUU | LoC | LoUIS | Ctype7 | Ctype6 | Ctype5 | Ctype4 | Ctype3 | Ctype2 | Ctype1 |
ICB, bits [31:30]

Inner cache boundary. This field indicates the boundary for caching Inner Cacheable memory regions.

The possible values are:

- **00**: Not disclosed by this mechanism.
- **01**: L1 cache is the highest Inner Cacheable level.
- **10**: L2 cache is the highest Inner Cacheable level.
- **11**: L3 cache is the highest Inner Cacheable level.

LoUU, bits [29:27]

Level of Unification Uniprocessor for the cache hierarchy.

LoC, bits [26:24]

Level of Coherence for the cache hierarchy.

LoUIS, bits [23:21]

Level of Unification Inner Shareable for the cache hierarchy.

Ctype<n>, bits [3(n-1)+2:3(n-1)], for n = 1 to 7

Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:

- **000**: No cache.
- **001**: Instruction cache only.
- **010**: Data cache only.
- **011**: Separate instruction and data caches.
- **100**: Unified cache.
- **101** and **110** and all other values are reserved.

If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.

Accessing the CLIDR:

To access the CLIDR:

```
MRC p15,1,<Rt>,c0,c0,1 ; Read CLIDR into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>001</td>
<td>000</td>
<td>000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.24 CONTEXTIDR, Context ID Register

The CONTEXTIDR characteristics are:

**Purpose**

Identifies the current Process Identifier and, when using the Short-descriptor translation table format, the Address Space Identifier.

The value of the whole of this register is called the Context ID and is used by:

- The debug logic, for Linked and Unlinked Context ID matching.
- The trace logic, to identify the current process.

The significance of this register is for debug and trace use only.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

CONTEXTIDR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

CONTEXTIDR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

CONTEXTIDR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T13==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T13==1, Non-secure accesses to this register from EL1 are trapped to EL2.
Configurations

AArch32 System register CONTEXTIDR is architecturally mapped to AArch64 System register CONTEXTIDR_EL1.

The register format depends on whether address translation is using the Long-descriptor or the Short-descriptor translation table format.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CONTEXTIDR is a 32-bit register.

Field descriptions

The CONTEXTIDR bit assignments are:

When TTBCCR.EAE==0:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROCID</td>
<td>ASID</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

PROCID, bits [31:8]

Process Identifier. This field must be programmed with a unique value that identifies the current process.

ASID, bits [7:0]

Address Space Identifier. This field is programmed with the value of the current ASID.

When TTBCCR.EAE==1:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROCID</td>
<td></td>
</tr>
</tbody>
</table>

PROCID, bits [31:0]

Process Identifier. This field must be programmed with a unique value that identifies the current process.

Accessing the CONTEXTIDR:

To access the CONTEXTIDR:

MRC p15,0,<Rt>,c13,c0,1 ; Read CONTEXTIDR into Rt
MCR p15,0,<Rt>,c13,c0,1 ; Write Rt to CONTEXTIDR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.25 CP15DMB, Data Memory Barrier System instruction

The CP15DMB characteristics are:

**Purpose**

Performs a Data Memory Barrier.

ARM deprecates any use of this operation, and strongly recommends that software use the DMB instruction instead.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If SCTLR.CP15BEN==0, execution of this instruction at PL0 and PL1 is UNDEFINED.
- If SCTLR_EL1.CP15BEN==0, execution of this instruction at PL0 is UNDEFINED.
- If HSCTLR.CP15BEN==0, execution of this instruction at PL2 is UNDEFINED.
- If HSTR.T7==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

CP15DMB is a 32-bit System instruction.

**Field descriptions**

CP15DMB ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the CP15DMB instruction:**

The CP15DMB instruction is executed as:

```
MCR p15,0,<Rt>,c7,c10,5 ; CP15DMB operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1010</td>
<td>101</td>
</tr>
</tbody>
</table>
### CP15DSB, Data Synchronization Barrier System instruction

The CP15DSB characteristics are:

**Purpose**

Performs a Data Synchronization Barrier.

ARM deprecates any use of this operation, and strongly recommends that software use the DSB instruction instead.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If SCTLR.CP15BEN==0, execution of this instruction at PL0 and PL1 is UNDEFINED.
- If SCTLR_EL1.CP15BEN==0, execution of this instruction at PL0 is UNDEFINED.
- If HSCTLR.CP15BEN==0, execution of this instruction at PL2 is UNDEFINED.
- If HSTR.T7==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

CP15DSB is a 32-bit System instruction.

**Field descriptions**

CP15DSB ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the CP15DSB instruction:**

The CP15DSB instruction is executed as:

```
MCR p15,0,<Rt>,c7,c10,4 ; CP15DSB operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1010</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.27 CP15ISB, Instruction Synchronization Barrier System instruction

The CP15ISB characteristics are:

**Purpose**

Performs an Instruction Synchronization Barrier.

ARM deprecates any use of this operation, and strongly recommends that software use the ISB instruction instead.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If SCTLR.CP15BEN==0, execution of this instruction at PL0 and PL1 is UNDEFINED.
- If SCTLR_EL1.CP15BEN==0, execution of this instruction at PL0 is UNDEFINED.
- If HSCTLR.CP15BEN==0, execution of this instruction at PL2 is UNDEFINED.
- If HSTR.T7==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL0 and EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

CP15ISB is a 32-bit System instruction.

**Field descriptions**

CP15ISB ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the CP15ISB instruction:**

The CP15ISB instruction is executed as:

MCR p15,0,<Rt>,c7,c5,4 ; CP15ISB operation, ignoring the value in Rt
The instruction is encoded in the System instruction encoding space as follows:

```
coproc  opc1  CRn  CRm  opc2
1111    000   0111  0101  100
```
G6.2.28 CPACR, Architectural Feature Access Control Register

The CPACR characteristics are:

**Purpose**

Controls access to trace, and to Advanced SIMD and floating-point functionality from EL0, EL1, and EL3.

In an implementation that includes EL2, the CPACR has no effect on instructions executed at EL2.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCPTR.TCPAC==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If CPTR_EL2.TCPAC==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CPTR_EL3.TCPAC==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CPACR is architecturally mapped to AArch64 System register CPACR_EL1.

Bits in the NSACR control Non-secure access to the CPACR fields. See the field descriptions for more information.

_____ Note _______

In the register field descriptions, controls are described as applying at specified Privilege levels. This is because, in Secure state, a PL1 control:

- Applies to execution in a Secure EL3 mode when EL3 is using AArch32.
- Applies to execution in a Secure EL1 mode when EL3 is using AArch64.

See *Security state, Exception levels, and AArch32 execution privilege* on page G1-3792.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.
Attributes

CPACR is a 32-bit register.

Field descriptions

The CPACR bit assignments are:

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
</tr>
<tr>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
</tr>
<tr>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>RES0</td>
<td>cp11</td>
<td>cp10</td>
<td>RES0</td>
<td></td>
</tr>
</tbody>
</table>

ASEDIS, bit [31]

Disables PL0 and PL1 execution of Advanced SIMD instructions.

0  This control permits execution of Advanced SIMD instructions at PL0 and PL1.

1  All instruction encodings that are Advanced SIMD instruction encodings, but are not also floating-point instruction encodings, are UNDEFINED at PL0 and PL1.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is RES0. Otherwise, it is IMPLEMENTATION DEFINED whether this field is implemented as a RW field.

If it is not implemented as a RW field, it is RAZ/WI.

If EL3 is implemented and is using AArch32, and the value of NSACR.NSASEDIS is 1, this field behaves as RAO/WI in Non-secure state, regardless of its actual value. This applies even if the field is implemented as RAZ/WI.

For the list of instructions affected by this field, see Controls of Advanced SIMD operation that do not apply to floating-point operation on page E1-2306.

See the description of CPACR.cp10 for a list of other controls that can disable or trap execution of Advanced SIMD instructions in AArch32 state.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

Bits [30:29]

Reserved, RES0.

TRCDIS, bit [28]

Traps PL0 and PL1 System register accesses to all implemented trace registers to Undefined mode.

0  This control has no effect on PL0 and PL1 System register accesses to trace registers.

1  PL0 and PL1 System register accesses to all implemented trace registers are trapped to Undefined mode.

If the implementation does not include a trace macrocell, or does not include a System register interface to the trace macrocell registers, this field is RES0. Otherwise, it is IMPLEMENTATION DEFINED whether this field is implemented as a RW field. If it is not implemented as a RW field, it is RAZ/WI.

If EL3 is implemented and is using AArch32, and the value of NSACR.NSTRCDIS is 1, this field behaves as RAO/WI in Non-secure state, regardless of its actual value. This applies even if the field is implemented as RAZ/WI.
### Note

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the implementation includes an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED.
- The architecture does not provide traps on trace register accesses through the optional memory-mapped external debug interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If this field is implemented as an RW field, it resets to a value that is architecturally **UNKNOWN**.

#### Bits [27:24]

Reserved, RES0.

#### cp11, bits [23:22]

The value of this field is ignored. If this field is programmed with a different value to the cp10 field then this field is **UNKNOWN** on a direct read of the CPACR.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is RES0.

In Non-secure state, if EL3 is implemented and is using AArch32, when the value of NSACR.cp10 is 0, this field behaves as RAZ/WI, regardless of its actual value.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

#### cp10, bits [21:20]

Defines the access rights for the floating-point and Advanced SIMD functionality. Possible values of the field are:

- **00**: PL0 and PL1 accesses to floating-point and Advanced SIMD registers or instructions are **UNDEFINED**.
- **01**: PL0 accesses to floating-point and Advanced SIMD registers or instructions are **UNDEFINED**.
- **10**: Reserved. The effect of programming this field to this value is **CONSTRAINED UNPREDICTABLE**. See *Reserved values in System and memory-mapped registers and translation table entries* on page K1-5477.
- **11**: This control permits full access to the floating-point and Advanced SIMD functionality from PL0 and PL1.

The floating-point and Advanced SIMD features controlled by these fields are:

- Execution of any floating-point or Advanced SIMD instruction.
- Any access to the Advanced SIMD and floating-point registers D0-D31 and their views as S0-S31 and Q0-Q15.
- Any access to the FPSCR, FPSID, MVFR0, MVFR1, MVFR2, or FPEXC System registers.

### Note

The CPACR has no effect on floating-point and Advanced SIMD accesses from PL2. These can be disabled by the HCPTR.TCP10 field.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is RES0.

In Non-secure state, if EL3 is implemented and is using AArch32, when the value of NSACR.cp10 is 0, this field behaves as RAZ/WI, regardless of its actual value.
Execution of floating-point and Advanced SIMD instructions in AArch32 state can be disabled or trapped by the following controls:

- CPACR.cp10, or, if executing at EL0, CPACR_EL1.FPEN.
- FPEXC.EN.
- If executing in Non-secure state:
  - HCPTR.TCP10, or if EL2 is using AArch64, CPTR_EL2.TFP.
  - NSACR.cp10, or if EL3 is using AArch64, CPTR_EL3.TFP.
- For Advanced SIMD instructions only:
  - CPACR.ASEDIS.
  - If executing in Non-secure state, HCPTR.TASE and NSACR.NSTRCDIS.

See the descriptions of the controls for more information.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**Bits [19:0]**

Reserved, RES0.

**Accessing the CPACR:**

To access the CPACR:

MRC p15,0,<Rt>,c1,c0,2 ; Read CPACR into Rt
MCR p15,0,<Rt>,c1,c0,2 ; Write Rt to CPACR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>001</td>
<td>000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.29 CPSR, Current Program Status Register

The CPSR characteristics are:

**Purpose**

Holds PE status and control information.

**Usage constraints**

The CPSR can be read using the MRS instruction and written using the MSR (immediate) or MSR (register) instructions. For more details on the instruction syntax, see \textit{PSTATE and banked register access instructions} on page F1-2380.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

**Attributes**

CPSR is a 32-bit register.

**Field descriptions**

The CPSR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>N, bit [31] Negative condition flag. Set to bit[31] of the result of the last flag-setting instruction. If the result is regarded as a two's complement signed integer, then N is set to 1 if the result was negative, and N is set to 0 if the result was positive or zero.</td>
</tr>
<tr>
<td>30</td>
<td>Z, bit [30] Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.</td>
</tr>
<tr>
<td>29</td>
<td>C, bit [29] Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.</td>
</tr>
<tr>
<td>28</td>
<td>V, bit [28] Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.</td>
</tr>
<tr>
<td>27</td>
<td>Q, bit [27] Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.</td>
</tr>
<tr>
<td>26-25</td>
<td>IT[1:0], bits [26:25] IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.</td>
</tr>
<tr>
<td>19-16</td>
<td>GE</td>
</tr>
<tr>
<td>15-8</td>
<td>A, I, F, T, M[3:0]</td>
</tr>
<tr>
<td>7-0</td>
<td>J, RES0</td>
</tr>
<tr>
<td>0</td>
<td>RES1</td>
</tr>
</tbody>
</table>
J, bit [24]

RES0.

In previous versions of the architecture, the \{J, T\} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:20]

Reserved, RES0.

GE, bits [19:16]

Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]

IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]

Endianness state bit. Controls the load and store endianness for data accesses:

0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

A, bit [8]

SError interrupt mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:

0 Exception not masked.
1 Exception masked.
T, bit [5]

T32 Instruction set state bit. Indicates the AArch32 instruction set state. Possible values of this bit are:

0 A32 state.
1 T32 state.

Bit [4]

Reserved, RES1.

M[3:0], bits [3:0]

Current PE mode. Possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>User</td>
</tr>
<tr>
<td>0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0110</td>
<td>Monitor</td>
</tr>
<tr>
<td>0111</td>
<td>Abort</td>
</tr>
<tr>
<td>1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved.
CSSELR, Cache Size Selection Register

The CSSELR characteristics are:

**Purpose**

Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache).

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

CSSELR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

CSSELR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

CSSELR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If CSSELR.Level is programmed to a cache level that is not implemented, then a read of CSSELR is ***CONSTRAINED UNPREDICTABLE***, and returns **UNKNOWN** values for CSSELR: {Level, InD}.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID2==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register CSSELR is architecturally mapped to AArch64 System register CSSELR_EL1.

RW fields in this register reset to architecturally **UNKNOWN** values.

**Attributes**

CSSELR is a 32-bit register.
Field descriptions

The CSSELR bit assignments are:

Bits [31:4]
- Reserved, RES0.

Level, bits [3:1]
- Cache level of required cache. Permitted values are:
  - 000: Level 1 cache
  - 001: Level 2 cache
  - 010: Level 3 cache
  - 011: Level 4 cache
  - 100: Level 5 cache
  - 101: Level 6 cache
  - 110: Level 7 cache
- All other values are reserved.
- If CSSELR.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR is UNKNOWN.

InD, bit [0]
- Instruction not Data bit. Permitted values are:
  - 0: Data or unified cache.
  - 1: Instruction cache.
- If CSSELR.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR is UNKNOWN.

Accessing the CSSELR:

To access the CSSELR:

MRC p15,2,<Rt>,c0,c0,0; Read CSSELR into Rt
MCR p15,2,<Rt>,c0,c0,0; Write Rt to CSSELR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>010</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.31  CTR, Cache Type Register

The CTR characteristics are:

Purpose

Provides information about the architecture of the caches.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID2==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CTR is architecturally mapped to AArch64 System register CTR_EL0.

Attributes

CTR is a 32-bit register.

Field descriptions

The CTR bit assignments are:

<table>
<thead>
<tr>
<th>31 30 28 27 24 23 20 19 16 15 14 13</th>
<th>4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CWG</td>
</tr>
<tr>
<td>RES1</td>
<td></td>
</tr>
</tbody>
</table>
Bit [31]
Reserved, RES1.

Bits [30:28]
Reserved, RES0.

CWG, bits [27:24]
Cache Writeback Granule. \( \log_2 \) of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.

A value of 0b0000 indicates that this register does not provide Cache Writeback Granule information and either:

- The architectural maximum of 512 words (2KB) must be assumed.
- The Cache Writeback Granule can be determined from maximum cache line size encoded in the Cache Size ID Registers.

Values greater than 0b1001 are reserved.

ERG, bits [23:20]
Exclusives Reservation Granule. \( \log_2 \) of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions.

A value of 0b0000 indicates that this register does not provide Exclusives Reservation Granule information and the architectural maximum of 512 words (2KB) must be assumed.

Values greater than 0b1001 are reserved.

DminLine, bits [19:16]
\( \log_2 \) of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.

L1Ip, bits [15:14]
Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are:

- 01 ASID-tagged Virtual Index, Virtual Tag (AIVIVT)
- 10 Virtual Index, Physical Tag (VIPT)
- 11 Physical Index, Physical Tag (PIPT)

Other values are reserved.

Bits [13:4]
Reserved, RES0.

IminLine, bits [3:0]
\( \log_2 \) of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.

Accessing the CTR:

To access the CTR:

```
MRC p15,0,<Rt>,c0,c0,1 ; Read CTR into Rt
```
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.32 DACR, Domain Access Control Register

The DACR characteristics are:

Purpose

Defines the access permission for each of the sixteen memory domains.

Usage constraints

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

DACR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

DACR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

DACR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If `HCR.TVM==1`, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If `HCR_EL2.TVM==1`, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If `HCR.TRVM==1`, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If `HCR_EL2.TRVM==1`, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If `HSTR.T3==1`, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If `HSTR_EL2.T3==1`, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register DACR is architecturally mapped to AArch64 System register DACR32_EL2.

When EL3 is using AArch32, write access to DACR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.
This register has no function when TTBCR.EAE is set to 1, to select the Long-descriptor translation table format. RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

DACR is a 32-bit register.

**Field descriptions**

The DACR bit assignments are:

<table>
<thead>
<tr>
<th>D15</th>
<th>D14</th>
<th>D13</th>
<th>D12</th>
<th>D11</th>
<th>D10</th>
<th>D9</th>
<th>D8</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

D<n>, bits [2n+1:2n], for n = 0 to 15

- Domain n access permission, where n = 0 to 15. Permitted values are:
  - 00: No access. Any access to the domain generates a Domain fault.
  - 01: Client. Accesses are checked against the permission bits in the translation tables.
  - 11: Manager. Accesses are not checked against the permission bits in the translation tables.
  - 10: Value reserved.

**Accessing the DACR:**

To access the DACR:

- MRC p15,0,<Rt>,c3,c0,0; Read DACR into Rt
- MCR p15,0,<Rt>,c3,c0,0; Write Rt to DACR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0011</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.33  DCCIMVAC, Data Cache line Clean and Invalidate by VA to PoC

The DCCIMVAC characteristics are:

**Purpose**

Clean and Invalidate data or unified cache line by virtual address to PoC.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPC==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPC==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCCIMVAC performs the same function as AArch64 System instruction DC CIVAC.

**Attributes**

DCCIMVAC is a 32-bit System instruction.

**Field descriptions**

The DCCIMVAC input value bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Virtual address to use</td>
</tr>
</tbody>
</table>

**Executing the DCCIMVAC instruction:**

The DCCIMVAC instruction is executed as:

```
EL0 EL1 EL2 (NS)
- WO WO
```
MCR p15,0,<Rt>,c7,c14,1 ; DCCIMVAC operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1110</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.34  DCCISW, Data Cache line Clean and Invalidate by Set/Way

The DCCISW characteristics are:

**Purpose**

Clean and Invalidate data or unified cache line by set/way.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is UNDEFINED
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HCR.TSW==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCCISW performs the same function as AArch64 System instruction DC CISW.

**Attributes**

DCCISW is a 32-bit System instruction.

**Field descriptions**

The DCCISW input value bit assignments are:
SetWay, bits [31:4]

Contains two fields:

- Way, bits [31:32-A], the number of the way to operate on.
- Set, bits [B-1:L], the number of the set to operate on.

Bits [L-1:4] are RES0.

\[
A = \log_2(\text{ASSOCIATIVITY}), \quad L = \log_2(\text{LINELEN}), \quad B = (L + S), \quad S = \log_2(\text{NSETS}).
\]

ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.

Level, bits [3:1]

Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.

Bit [0]

Reserved, RES0.

**Executing the DCCISW instruction:**

The DCCISW instruction is executed as:

\[
\text{MCR p15,0,<Rt>,c7,c14,2 ; DCCISW operation}
\]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>1110</td>
<td>010</td>
</tr>
</tbody>
</table>
### G6.2.35  DCCMVAC, Data Cache line Clean by VA to PoC

The DCCMVAC characteristics are:

**Purpose**

Clean data or unified cache line by virtual address to PoC.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64](#) on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPC==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPC==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCCMVAC performs the same function as AArch64 System instruction DC.CVAC.

**Attributes**

DCCMVAC is a 32-bit System instruction.

**Field descriptions**

The DCCMVAC input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual address to use</td>
<td></td>
</tr>
</tbody>
</table>

**Executing the DCCMVAC instruction:**

The DCCMVAC instruction is executed as:
MCR p15,0,<Rt>,c7,c10,1 ; DCMVAC operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>1010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.36  DCCMVAU, Data Cache line Clean by VA to PoU

The DCCMVAU characteristics are:

**Purpose**

Clean data or unified cache line by virtual address to PoU.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPU==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCCMVAU performs the same function as AArch64 System instruction DC.CVAU.

**Attributes**

DCCMVAU is a 32-bit System instruction.

**Field descriptions**

The DCCMVAU input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Virtual address to use

**Bits [31:0]**

Virtual address to use.

**Executing the DCCMVAU instruction:**

The DCCMVAU instruction is executed as:
MCR p15, 0, <Rt>, c7, c11, 1 ; DCCMAU operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>1011</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.37  **DCCSW, Data Cache line Clean by Set/Way**

The DCCSW characteristics are:

**Purpose**

Clean data or unified cache line by set/way.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is **UNDEFINED**
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TSW==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCCSW performs the same function as AArch64 System instruction DC SW.

**Attributes**

DCCSW is a 32-bit System instruction.

**Field descriptions**

The DCCSW input value bit assignments are:
SetWay, bits [31:4]

Contains two fields:

• Way, bits[31:32-A], the number of the way to operate on.
• Set, bits[B-1:L], the number of the set to operate on.

Bits[L-1:4] are RES0.

\[ A = \log_2(\text{ASSOCIATIVITY}), \quad L = \log_2(\text{LINELEN}), \quad B = (L + S), \quad S = \log_2(\text{NSETS}). \]

ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.

Level, bits [3:1]

Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.

Bit [0]

Reserved, RES0.

Executing the DCCSW instruction:

The DCCSW instruction is executed as:

\[ \text{MCR p15,0,}<Rt>,c7,c10,2 \text{ ; DCCSW operation} \]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>1010</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.38 DCIMVAC, Data Cache line Invalidate by VA to PoC

The DCIMVAC characteristics are:

**Purpose**

Invalidate data or unified cache line by virtual address to PoC.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

It is IMPLEMENTATION DEFINED whether, when this instruction is executed, it can generate a watchpoint. If this instruction can generate a watchpoint this is prioritized in the same way as other watchpoints.

At EL1, this instruction must be performed as DCCIMVAC if all of the following apply:

- EL2 is implemented and either:
  - EL2 is using AArch64 and the value of HCR_EL2.VM is 1.
  - EL2 is using AArch32 and the value of HCR.VM is 1.
- Execution is in Non-secure state, or EL3 is not implemented.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPC==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPC==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCIMVAC performs the same function as AArch64 System instruction DC IVAC.

**Attributes**

DCIMVAC is a 32-bit System instruction.

**Field descriptions**

The DCIMVAC input value bit assignments are:
Bits [31:0]

Virtual address to use.

**Executing the DCIMVAC instruction:**

The DCIMVAC instruction is executed as:

```
MCR p15,0,<Rt>,c7,c6,1 ; DCIMVAC operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>0110</td>
<td>001</td>
</tr>
</tbody>
</table>

It is **IMPLEMENTATION DEFINED** whether, when this instruction is executed, it can generate a watchpoint. If this instruction can generate a watchpoint this is prioritized in the same way as other watchpoints.
G6.2.39  DCISW, Data Cache line Invalidate by Set/Way

The DCISW characteristics are:

**Purpose**

Invalidate data or unified cache line by set/way.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

At EL1, this operation must be performed as DCCISW if all of the following apply:

- EL2 is implemented and either:
  - EL2 is using AArch64 and the value of HCR_EL2.{SWIO, VM} is not \{0, 0\}.
  - EL2 is using AArch32 and the value of HCR.{SWIO, VM} is not \{0, 0\}.
- Execution is in Non-secure state, or EL3 is not implemented.

If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is UNDEFINED
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TSW==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction DCISW performs the same function as AArch64 System instruction DC ISW.

**Attributes**

DCISW is a 32-bit System instruction.
Field descriptions

The DCISW input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>4</th>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SetWay</td>
<td>Level</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SetWay, bits [31:4]

Contains two fields:
- Way, bits[31:32-A], the number of the way to operate on.
- Set, bits[B-1:L], the number of the set to operate on.

Bits[L-1:4] are RES0.

\[ A = \log_2(\text{ASSOCIATIVITY}), \quad L = \log_2(\text{LINELEN}), \quad B = (L + S), \quad S = \log_2(\text{NSETS}). \]

ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.

Level, bits [3:1]

Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.

Bit [0]

Reserved, RES0.

Executing the DCISW instruction:

The DCISW instruction is executed as:

\[
\text{MCR p15,0,<Rt>,c7,c6,2 ; DCISW operation}
\]

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>0110</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.40  DFAR, Data Fault Address Register

The DFAR characteristics are:

**Purpose**

Holds the virtual address of the faulting address that caused a synchronous Data Abort exception.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

DFAR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

DFAR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

DFAR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T6==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T6==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register DFAR(NS) is architecturally mapped to AArch64 System register FAR_EL1[31:0].

AArch32 System register DFAR(S) is architecturally mapped to AArch32 System register HDFAR when EL2 is implemented.
AArch32 System register DFAR(S) is architecturally mapped to AArch64 System register FAR_EL2[31:0] when EL2 is implemented.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

DFAR is a 32-bit register.

Field descriptions

The DFAR bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:0]</th>
<th>VA of faulting address of synchronous Data Abort exception</th>
</tr>
</thead>
</table>

Accessing the DFAR:

To access the DFAR:

- MRC p15,0,<Rt>,c6,c0,0 ; Read DFAR into Rt
- MCR p15,0,<Rt>,c6,c0,0 ; Write Rt to DFAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.41 DFSR, Data Fault Status Register

The DFSR characteristics are:

**Purpose**

Holds status information about the last data fault.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

DFSR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

DFSR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

DFSR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register DFSR is architecturally mapped to AArch64 System register ESR_EL1. The current translation table format determines which format of the register is used. RW fields in this register reset to architecturally UNKNOWN values.
Attributes

DFSR is a 32-bit register.

Field descriptions

The DFSR bit assignments are:

When TTBCR.EAE==0:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>16</td>
<td>FnV, bit 16, FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</td>
</tr>
<tr>
<td>15</td>
<td>ExT, bit 15, External abort type.</td>
</tr>
<tr>
<td>14</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>13</td>
<td>CM, bit 13, Cache maintenance fault.</td>
</tr>
<tr>
<td>12</td>
<td>Reserved, RES0</td>
</tr>
</tbody>
</table>

FnV, bit [16]

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0   DFAR is valid.
1   DFAR is not valid, and holds an UNKNOWN value.

This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is RES0 for all other Data Abort exceptions.

Bits [31:17]

Reserved, RES0.

CM, bit [13]

Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance instruction generated the fault. The possible values of this bit are:

0   Abort not caused by execution of a cache maintenance instruction.
1   Abort caused by execution of a cache maintenance instruction.

On a synchronous Data Abort on a translation table walk, this bit is UNKNOWN.

On an asynchronous fault, this bit is UNKNOWN.

ExT, bit [12]

External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.

In an implementation that does not provide any classification of external aborts, this bit is RES0.

For aborts other than external aborts this bit always returns 0.

Write not Read bit. Indicates whether the abort was caused by a write or a read instruction. The
possible values of this bit are:

0  Abort caused by a read instruction.
1  Abort caused by a write instruction.

For faults on the cache maintenance and address translation System instructions in the
(coproc==1111) encoding space this bit always returns a value of 1.

FS[4], bit [10]

See FS[3:0], bits [3:0] for description of the FS field.

LPAE, bit [9]

On taking a Data Abort exception, this bit is set as follows:

0  Using the Short-descriptor translation table formats.
1  Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore
software can set this bit to 0 or 1 without affecting operation.

Bit [8]

Reserved, RES0.

Domain, bits [7:4]

The domain of the fault address.

ARM deprecates any use of this field, see The Domain field in the DFSR on page G4-4129.

This field is UNKNOWN for certain faults where the DFSR is updated and reported using the
Short-descriptor FSR encodings, see Table G4-28 on page G4-4133.

FS[3:0], bits [3:0]

Fault status bits. Interpreted with bit [10]. Possible values of FS[4:0] are:

00001  Alignment fault
00010  Debug exception
00011  Access flag fault, level 1
00100  Fault on instruction cache maintenance
00101  Translation fault, level 1
00110  Access flag fault, level 2
00111  Translation fault, level 2
01000  Synchronous external abort, not on translation table walk
01001  Domain fault, level 1
01011  Domain fault, level 2
01100  Synchronous external abort, on translation table walk, level 1
01101  Permission fault, level 1
01110  Synchronous external abort, on translation table walk, level 2
01111  Permission fault, level 2
10000  TLB conflict abort
10100  IMPLEMENTATION DEFINED fault (Lockdown fault)
10101  IMPLEMENTATION DEFINED fault (Unsupported Exclusive access fault)
10110  SError interrupt
11000  SError interrupt, from a parity or ECC error on memory access
11001  Synchronous parity or ECC error on memory access, not on translation table walk
11100  Synchronous parity or ECC error on translation table walk, level 1
11110  Synchronous parity or ECC error on translation table walk, level 2
All other values are reserved.

For more information about the lookup level associated with a fault, see The level associated with MMU faults on a Short-descriptor translation table lookup on page G4-4129.

When TTBCR.EAE==1:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>30</td>
<td>LPAE</td>
</tr>
<tr>
<td>29</td>
<td>RES0</td>
</tr>
<tr>
<td>28</td>
<td>FnV</td>
</tr>
<tr>
<td>27</td>
<td>WnR</td>
</tr>
<tr>
<td>26</td>
<td>ExT</td>
</tr>
<tr>
<td>25</td>
<td>CM</td>
</tr>
<tr>
<td>24</td>
<td>RES0</td>
</tr>
<tr>
<td>23</td>
<td>STATUS</td>
</tr>
<tr>
<td>22</td>
<td>RES0</td>
</tr>
<tr>
<td>21</td>
<td>RES0</td>
</tr>
<tr>
<td>20</td>
<td>RES0</td>
</tr>
<tr>
<td>19</td>
<td>RES0</td>
</tr>
<tr>
<td>18</td>
<td>RES0</td>
</tr>
<tr>
<td>17</td>
<td>RES0</td>
</tr>
<tr>
<td>16</td>
<td>RES0</td>
</tr>
<tr>
<td>15</td>
<td>RES0</td>
</tr>
<tr>
<td>14</td>
<td>RES0</td>
</tr>
<tr>
<td>13</td>
<td>RES0</td>
</tr>
<tr>
<td>12</td>
<td>RES0</td>
</tr>
<tr>
<td>11</td>
<td>RES0</td>
</tr>
<tr>
<td>10</td>
<td>RES0</td>
</tr>
<tr>
<td>9</td>
<td>RES0</td>
</tr>
<tr>
<td>8</td>
<td>RES0</td>
</tr>
<tr>
<td>7</td>
<td>RES0</td>
</tr>
<tr>
<td>6</td>
<td>RES0</td>
</tr>
<tr>
<td>5</td>
<td>RES0</td>
</tr>
<tr>
<td>4</td>
<td>RES0</td>
</tr>
<tr>
<td>3</td>
<td>RES0</td>
</tr>
<tr>
<td>2</td>
<td>RES0</td>
</tr>
<tr>
<td>1</td>
<td>RES0</td>
</tr>
<tr>
<td>0</td>
<td>RES0</td>
</tr>
</tbody>
</table>

Bits [31:17]  Reserved, RES0.

FnV, bit [16]  FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0  DFAR is valid.
1  DFAR is not valid, and holds an UNKNOWN value.

This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is RES0 for all other Data Abort exceptions.

Bits [15:14]  Reserved, RES0.

CM, bit [13]  Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance instruction generated the fault. The possible values of this bit are:

0  Abort not caused by execution of a cache maintenance instruction.
1  Abort caused by execution of a cache maintenance instruction.

On a synchronous Data Abort on a translation table walk, this bit is UNKNOWN.
On an asynchronous fault, this bit is UNKNOWN.

ExT, bit [12]  External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.

In an implementation that does not provide any classification of external aborts, this bit is RES0.
For aborts other than external aborts this bit always returns 0.
Write not Read bit. Indicates whether the abort was caused by a write or a read instruction. The possible values of this bit are:

0  Abort caused by a read instruction.
1  Abort caused by a write instruction.

For faults on the cache maintenance and address translation System instructions in the (coproc==1111) encoding space this bit always returns a value of 1.

Bit [10]
Reserved, RES0.

LPAE, bit [9]
On taking a Data Abort exception, this bit is set as follows:

0  Using the Short-descriptor translation table formats.
1  Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

Bits [8:6]
Reserved, RES0.

STATUS, bits [5:0]
Fault status bits. Possible values of this field are:

000000  Address size fault in TTBR0 or TTBR1
000001  Address size fault, level 1
000010  Address size fault, level 2
000011  Address size fault, level 3
000101  Translation fault, level 1
000110  Translation fault, level 2
000111  Translation fault, level 3
001001  Access flag fault, level 1
001010  Access flag fault, level 2
001011  Access flag fault, level 3
001101  Permission fault, level 1
001110  Permission fault, level 2
001111  Permission fault, level 3
010000  Synchronous external abort, not on translation table walk
010001  SError interrupt
010101  Synchronous external abort, on translation table walk, level 1
010110  Synchronous external abort, on translation table walk, level 2
010111  Synchronous external abort, on translation table walk, level 3
011000  Synchronous parity or ECC error on memory access, not on translation table walk
011001  SError interrupt, from a parity or ECC error on memory access
011101  Synchronous parity or ECC error on memory access on translation table walk, level 1
011110  Synchronous parity or ECC error on memory access on translation table walk, level 2
011111  Synchronous parity or ECC error on memory access on translation table walk, level 3
100001  Alignment fault
### Debug exception register (DFSR)

100010: Debug exception

110000: TLB conflict abort

110100: IMPLEMENTATION DEFINED fault (Lockdown fault)

110101: IMPLEMENTATION DEFINED fault (Unsupported Exclusive access fault)

All other values are reserved.

For more information about the lookup level associated with a fault, see *The level associated with MMU faults on a Long-descriptor translation table lookup on page G4-4131.*

#### Accessing the DFSR:

To access the DFSR:

- **MRC p15,0,<Rt>,c5,c0,0**: Read DFSR into Rt
- **MCR p15,0,<Rt>,c5,c0,0**: Write Rt to DFSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0101</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.42 DTLBIALL, Data TLB Invalidate All

The DTLBIALL characteristics are:

**Purpose**

Invalidate all data TLB entries for the PL1&0 translation regime, subject to the Security state and Privilege level at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIALL.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816](#) for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548](#) for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

DTLBIALL is a 32-bit System instruction.

**Field descriptions**

DTLBIALL ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the DTLBIALL instruction:**

The DTLBIALL instruction is executed as:

```
MCR p15,0,<Rt>,c8,c6,0 ; DTLBIALL operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0110</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.43 DTLBIASID, Data TLB Invalidate by ASID match

The DTLBIASID characteristics are:

**Purpose**

Invalidate data TLB entries for stage 1 of the PL1&0 translation regime that match the given ASID, subject to the Security state at which the instruction is executed.

If this operation is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIASID.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

DTLBIASID is a 32-bit System instruction.

**Field descriptions**

The DTLBIASID input value bit assignments are:

```
<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td></td>
<td></td>
<td>ASID</td>
</tr>
</tbody>
</table>
```

Bits [31:8] Reserved, RES0.
ASID, bits [7:0]

ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.

**Executing the DTLBIASID instruction:**

The DTLBIASID instruction is executed as:

```
MCR p15, 0, <Rt>, c8, c6, 2 ; DTLBIASID operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0110</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.44  DTLBIMVA, Data TLB Invalidate by VA

The DTLBIMVA characteristics are:

**Purpose**

Invalidate data TLB entries for stage 1 of the PL1&0 translation regime that match the given VA and ASID, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see **TLBIMVA**.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see **Synchronous exception prioritization for exceptions taken to AArch32 state** on page G1-3816 for exceptions taken to AArch32 state, and **Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state**. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

DTLBIMVA is a 32-bit System instruction.

**Field descriptions**

The DTLBIMVA input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td>ASID</td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Bits [11:8]

Reserved, RES0.

ASID, bits [7:0]

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

Executing the DTLBIMVA instruction:

The DTLBIMVA instruction is executed as:

MCR p15,0,<Rt>,c8,c6,1 ; DTLBIMVA operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0110</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.45   ELR_hyp, Exception Link Register (Hyp mode)

The ELR_hyp characteristics are:

**Purpose**

When taking an exception to Hyp mode, holds the address to return to.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch32 System register ELR_hyp is architecturally mapped to AArch64 System register ELR_EL2.

On a reset into an Exception level that is using AArch32 ELR_hyp is UNKNOWN.

**Attributes**

ELR_hyp is a 32-bit register.

**Field descriptions**

The ELR_hyp bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Return address</td>
</tr>
<tr>
<td>0</td>
<td>Return address</td>
</tr>
</tbody>
</table>

**Accessing the ELR_hyp:**

To access the ELR_hyp:

MRS <Rd>, ELR_hyp ; Read ELR_hyp into Rd
MSR ELR_hyp, <Rd> ; Write Rd to ELR_hyp
Register access is encoded as follows:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>110</td>
<td>0</td>
</tr>
</tbody>
</table>
G6.2.46  FCSEIDR, FCSE Process ID register

The FCSEIDR characteristics are:

Purpose

Identifies whether the Fast Context Switch Extension (FCSE) is implemented.

In ARMv8, the FCSE is not implemented, so this register is RAZ/WI. Software can access this register to determine that the implementation does not include the FCSE.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T13==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T13==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

Attributes

FCSEIDR is a 32-bit register.

Field descriptions

The FCSEIDR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ/WI</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Reserved, RAZ/WI. Hardware must implement this as RAZ/WI. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

Accessing the FCSEIDR:

To access the FCSEIDR:
MRC p15,0,<Rt>,c13,c0,0 ; Read FCSEIDR into Rt
MCR p15,0,<Rt>,c13,c0,0 ; Write Rt to FCSEIDR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.47  FPEXC, Floating-Point Exception Control register

The FPEXC characteristics are:

**Purpose**

Provides a global enable for the implemented Advanced SIMD and floating-point functionality, and reports floating-point status information.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Config-RW</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPACR.cp10==00, accesses to this register from PL1 are UNDEFINED.
- If NSACR.cp10==0, Non-secure accesses to this register from EL1 and EL2 are UNDEFINED.
- If CPTR_EL2.TFP==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CPTR_EL3.TFP==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If HCPTR.TCP10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HCPTR.TCP10==1, Non-secure accesses to this register from EL2 are UNDEFINED.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register FPEXC is architecturally mapped to AArch64 System register FPEXC32_EL2. Implemented only if the implementation includes the Advanced SIMD and floating-point functionality.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

FPEXC is a 32-bit register.

**Field descriptions**

The FPEXC bit assignments are:
EX, bit [31]

Exception bit. In Armv8, this bit is RAZ/WI.

EN, bit [30]

Enables access to the Advanced SIMD and floating-point functionality from all Exception levels, except that setting this field to 0 does not disable the following:

- VMSR accesses to the FPEXC or FPSID.
- VMRS accesses from the FPEXC, FPSID, MVFR0, MVFR1, or MVFR2.

0    Accesses to the FPSCR, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers, are UNDEFINED at all Exception levels.

1    This control permits access to the Advanced SIMD and floating-point functionality at all Exception levels.

Execution of floating-point and Advanced SIMD instructions in AArch32 state can be disabled or trapped by the following controls:

- CPACR.cp10, or, if executing at EL0, CPACR_EL1.FPEN.
- FPEXC.EN.
- If executing in Non-secure state:
  - HCPTR.TCP10, or if EL2 is using AArch64, CPTR_EL2.TFP.
  - NSACR.cp10, or if EL3 is using AArch64, CPTR_EL3.TFP.
- For Advanced SIMD instructions only:
  - CPACR.ASEDIS.
  - If executing in Non-secure state, HCPTR.TASE and NSACR.NSTRCDIS.

See the descriptions of the controls for more information.

Note

When executing at EL0 using AArch32 with EL1 using AArch64, the PE behaves as if the value of FPEXC.EN bit is 1.

When this register has an architecturally-defined reset value, this field resets to 0.

DEX, bit [29]

Defined synchronous exception on floating-point execution.

This field identifies whether a synchronous exception generated by the attempted execution of an instruction was generated by an unallocated encoding. The instruction must be in the encoding space that is identified by the pseudocode function ExecutingCP10or11Instr() returning TRUE. This field also indicates whether the FPEXC.TFV field is valid.
The meaning of this bit is:

0  The exception was generated by the attempted execution of an unallocated instruction in the encoding space that is identified by the pseudocode function ExecutingCP10or11Instr(). If FPEXC.TFV is RW then FPEXC.TFV is invalid and UNKNOWN. If FPEXC.{IDF,IXF,UFF,OFF,DZF,IOF} are RW then they are invalid and UNKNOWN.

1  The exception was generated during the execution of an allocated encoding. FPEXC.TFV is valid and indicates the cause of the exception.

On an exception that sets this bit to 1 the exception-handling routine must clear this bit to 0.

On an implementation that both does not support trapping of floating-point exceptions and implements the FPSCR.{Stride,Len} fields as RAZ, this bit is RES0.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**FP2V, bit [28]**

FPINST2 instruction valid bit. In ARMv8, this bit is RES0.

**VV, bit [27]**

VECITR valid bit. In ARMv8, this bit is RES0.

**TFV, bit [26]**

Trapped Fault Valid bit. Valid only when the value of FPEXC.DEX is 1. When valid, it indicates the cause of the exception and therefore whether the FPEXC.{IDF,IXF,UFF,OFF,DZF,IOF} bits are valid.

0  The exception was caused by the execution of a floating-point VABS, VADD, VDIV, VFMA, VFMS, VFNMA, VFNMS, VMLA, VMLS, VMOV, VMUL, VNEG, VNMLA, VNMLS, VNMUL, VSQRT, or VSUB instruction when one or both of FPSCR.{Stride,Len} was non-zero. If the FPEXC.{IDF,IXF,UFF,OFF,DZF,IOF} bits are RW then they are invalid and UNKNOWN.

1  FPEXC.{IDF,IXF,UFF,OFF,DZF,IOF} indicate the presence of trapped floating-point exceptions that had occurred at the time of the exception. Bits are set for all trapped exceptions that had occurred at the time of the exception.

This bit returns a status value and ignores writes.

When the value of FPEXC.DEX is 0 and this bit is RW, this bit is invalid and UNKNOWN.

On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

On an implementation that supports the trapping of floating-point exceptions and implements FPSCR.{Stride,Len} as RAZ, this bit is RAO/WI.

**Bits [25:11]**

Reserved, RES0.

**VECITR, bits [10:8]**

Vector iteration count. In ARMv8, this field is RES1.

**IDF, bit [7]**

Input Denormal trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Input Denormal exception occurred while FPSCR.IDE was 1:

0  Input denormal exception has not occurred.

1  Input denormal exception has occurred.

Input Denormal exceptions can occur only when FPSCR.FZ is 1.

This bit must be cleared to 0 by the exception-handling routine.

When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.
On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**Bits [6:5]**

Reserved, RES0.

**IXF, bit [4]**

Inexact trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Inexact exception occurred while FPSCR.IXE was 1:

0 Inexact exception has not occurred.
1 Inexact exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.

When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.

On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**UFF, bit [3]**

Underflow trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Underflow exception occurred while FPSCR.UFE was 1:

0 Underflow exception has not occurred.
1 Underflow exception has occurred.

Underflow trapped exceptions can occur only when FPSCR.FZ is 0.

This bit must be cleared to 0 by the exception-handling routine.

When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.

On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**OFF, bit [2]**

Overflow trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Overflow exception occurred while FPSCR.OFE was 1:

0 Overflow exception has not occurred.
1 Overflow exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.

When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.

On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**DZE, bit [1]**

Divide-by-zero trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether a Divide-by-zero exception occurred while FPSCR.DZE was 1:

0 Divide-by-zero exception has not occurred.
1 Divide-by-zero exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.

When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.

On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.
If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**IOF, bit [0]**

Invalid Operation trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Invalid Operation exception occurred while FPSCR.IOE was 1:

0 Invalid Operation exception has not occurred.
1 Invalid Operation exception has occurred.

This bit must be cleared to 0 by the exception-handling routine.

When the value of FPEXC.TFV is 0 and this bit is RW, this bit is invalid and UNKNOWN.

On an implementation that does not support the trapping of floating-point exceptions this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

**Accessing the FPEXC:**

To access the FPEXC:

VMRS <Rt>, FPEXC ; Read FPEXC into Rt
VMSR FPEXC, <Rt> ; Write Rt to FPEXC

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>spec_reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
</tr>
</tbody>
</table>
G6.2.48  FPSCR, Floating-Point Status and Control Register

The FPSCR characteristics are:

**Purpose**

Provides floating-point system status information and control.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPACR.cp10==00, accesses to this register from PL0 and PL1 are UNDEFINED.
- If CPACR.cp10==01, accesses to this register from PL0 are UNDEFINED.
- If NSACR.cp10==0, Non-secure accesses to this register from EL0, EL1, and EL2 are UNDEFINED.
- If CPACR_EL1.FPEN==00, accesses to this register from PL0 are trapped to EL1.
- If CPACR_EL1.FPEN==01, accesses to this register from PL0 are trapped to EL1.
- If CPACR_EL1.FPEN==10, accesses to this register from PL0 are trapped to EL1.
- If CPTR_EL2.TFP==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If CPTR_EL3.TFP==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HCPTR.TCP10==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HCPTR.TCP10==1, Non-secure accesses to this register from EL2 are UNDEFINED.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

The named fields in this register map to the equivalent fields in the AArch64 FPCR and FPSR.

It is IMPLEMENTATION DEFINED whether the Len and Stride fields can be programmed to non-zero values, which will cause some AArch32 floating-point instruction encodings to be UNDEFINED, or whether these fields are RAZ.

Implemented only if the implementation includes the Advanced SIMD and floating-point functionality.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

FPSCR is a 32-bit register.
Field descriptions

The FPSCR bit assignments are:

N, bit [31]
Negative condition flag. This is updated by floating-point comparison operations.

Z, bit [30]
Zero condition flag. This is updated by floating-point comparison operations.

C, bit [29]
Carry condition flag. This is updated by floating-point comparison operations.

V, bit [28]
Overflow condition flag. This is updated by floating-point comparison operations.

QC, bit [27]
Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.

AHP, bit [26]
Alternative half-precision control bit:
0 IEEE half-precision format selected.
1 Alternative half-precision format selected.

DN, bit [25]
Default NaN mode control bit:
0 NaN operands propagate through to the output of a floating-point operation.
1 Any operation involving one or more NaNs returns the Default NaN.

The value of this bit only controls scalar floating-point arithmetic. Advanced SIMD arithmetic always uses the Default NaN setting, regardless of the value of the DN bit.
FZ, bit [24]
Flush-to-zero mode control bit:
0    Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.
1    Flush-to-zero mode enabled.
The value of this bit only controls scalar floating-point arithmetic. Advanced SIMD arithmetic always uses the Flush-to-zero setting, regardless of the value of the FZ bit.

RMode, bits [23:22]
Rounding Mode control field. The encoding of this field is:
00    Round to Nearest (RN) mode
01    Round towards Plus Infinity (RP) mode
10    Round towards Minus Infinity (RM) mode
11    Round towards Zero (RZ) mode.
The specified rounding mode is used by almost all scalar floating-point instructions. Advanced SIMD arithmetic always uses the Round to Nearest setting, regardless of the value of the RMode bits.

Stride, bits [21:20]
It is IMPLEMENTATION DEFINED whether this field is RW or RAZ.
If this field is RW and is set to a value other than zero, some floating-point instruction encodings are UNDEFINED. The instruction pseudocode identifies these instructions.
ARM strongly recommends that software never sets this field to a value other than zero.
The value of this field is ignored when processing Advanced SIMD instructions.

Bit [19]
Reserved, RES0.

Len, bits [18:16]
It is IMPLEMENTATION DEFINED whether this field is RW or RAZ.
If this field is RW and is set to a value other than zero, some floating-point instruction encodings are UNDEFINED. The instruction pseudocode identifies these instructions.
ARM strongly recommends that software never sets this field to a value other than zero.
The value of this field is ignored when processing Advanced SIMD instructions.

IDE, bit [15]
Input Denormal exception trap enable. Possible values are:
0    Untrapped exception handling selected. If the floating-point exception occurs then the IDC bit is set to 1.
1    Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IDC bit. The trap handling software can decide whether to set the IDC bit to 1.
This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RES0.
When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.

Bits [14:13]
Reserved, RES0.
IXE, bit [12]
Inexact exception trap enable. Possible values are:

0  Untrapped exception handling selected. If the floating-point exception occurs then the IXC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IXC bit. The trap handling software can decide whether to set the IXC bit to 1.

This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RES0.

When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.

UFE, bit [11]
Underflow exception trap enable. Possible values are:

0  Untrapped exception handling selected. If the floating-point exception occurs then the UFC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the UFC bit. The trap handling software can decide whether to set the UFC bit to 1.

This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RES0.

When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.

OFE, bit [10]
Overflow exception trap enable. Possible values are:

0  Untrapped exception handling selected. If the floating-point exception occurs then the OFC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the OFC bit. The trap handling software can decide whether to set the OFC bit to 1.

This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RES0.

When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.

DZE, bit [9]
Division by Zero exception trap enable. Possible values are:

0  Untrapped exception handling selected. If the floating-point exception occurs then the DZC bit is set to 1.
1  Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the DZC bit. The trap handling software can decide whether to set the DZC bit to 1.

This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RES0.

When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.

IOE, bit [8]
Invalid Operation exception trap enable. Possible values are:

0  Untrapped exception handling selected. If the floating-point exception occurs then the IOC bit is set to 1.
Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IOC bit. The trap handling software can decide whether to set the IOC bit to 1.

This bit is RW only if the implementation supports the trapping of floating-point exceptions. In an implementation that does not support floating-point exception trapping, this bit is RES0.

When this bit is RW, it applies only to floating-point operations. Advanced SIMD operations always use untrapped floating-point exception handling in AArch32 state.

IDC, bit [7]

Input Denormal cumulative exception bit. This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written to this bit.

How VFP instructions update this bit depends on the value of the IDE bit.

Advanced SIMD instructions set this bit if the Input Denormal exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IDE bit.

Bits [6:5]

Reserved, RES0.

IXC, bit [4]

Inexact cumulative exception bit. This bit is set to 1 to indicate that the Inexact exception has occurred since 0 was last written to this bit.

How VFP instructions update this bit depends on the value of the IXE bit.

Advanced SIMD instructions set this bit if the Inexact exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IXE bit.

UFC, bit [3]

Underflow cumulative exception bit. This bit is set to 1 to indicate that the Underflow exception has occurred since 0 was last written to this bit.

How VFP instructions update this bit depends on the value of the UFE bit.

Advanced SIMD instructions set this bit if the Underflow exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the UFE bit.

OFC, bit [2]

Overflow cumulative exception bit. This bit is set to 1 to indicate that the Overflow exception has occurred since 0 was last written to this bit.

How VFP instructions update this bit depends on the value of the OFE bit.

Advanced SIMD instructions set this bit if the Overflow exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the OFE bit.

DZC, bit [1]

Division by Zero cumulative exception bit. This bit is set to 1 to indicate that the Division by Zero exception has occurred since 0 was last written to this bit.

How VFP instructions update this bit depends on the value of the DZE bit.

Advanced SIMD instructions set this bit if the Division by Zero exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the DZE bit.

IOC, bit [0]

Invalid Operation cumulative exception bit. This bit is set to 1 to indicate that the Invalid Operation exception has occurred since 0 was last written to this bit.

How VFP instructions update this bit depends on the value of the IOE bit.

Advanced SIMD instructions set this bit if the Invalid Operation exception occurs in one or more of the floating-point calculations performed by the instruction, regardless of the value of the IOE bit.
Accessing the FPSCR:

To access the FPSCR:

VMRS <Rt>, FPSCR ; Read FPSCR into Rt
VMSR FPSCR, <Rt> ; Write Rt to FPSCR

Register access is encoded as follows:

```
<table>
<thead>
<tr>
<th>spec_reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
</tr>
</tbody>
</table>
```
G6.2.49 FPSID, Floating-Point System ID register

The FPSID characteristics are:

**Purpose**

Provides top-level information about the floating-point implementation.

This register largely duplicates information held in the MIDR. ARM deprecates use of it.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Config-RW</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

When access to this register is permitted, write accesses are ignored.

This register largely duplicates information held in the MIDR. ARM deprecates use of it.

Implemented only if the implementation includes the Advanced SIMD and floating-point functionality.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state](#) on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPACR.cp10==00, accesses to this register from PL1 are UNDEFINED.
- If NSACR.cp10==0, Non-secure accesses to this register from EL1 and EL2 are UNDEFINED.
- If CPTR_EL2.TFP==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CPTR_EL3.TFP==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If HCPTR.TCP10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HCPTR.TCP10==1, Non-secure accesses to this register from EL2 are UNDEFINED.
- If HCR.TID0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

Implemented only if the implementation includes the Advanced SIMD and floating-point functionality.

**Attributes**

FPSID is a 32-bit register.
Field descriptions

The FPSID bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit range</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>31-24</td>
<td>The implementer codes are the same as those used for the MIDR. For an implementation by ARM this field is 0x41, the ASCII code for A.</td>
</tr>
<tr>
<td>SW</td>
<td>23</td>
<td>Software bit. Defined values are: 0: The implementation provides a hardware implementation of the floating-point instructions. 1: The implementation supports only software emulation of the floating-point instructions. In ARMv8-A the only permitted value is 0.</td>
</tr>
<tr>
<td>Subarchitecture</td>
<td>22-16</td>
<td>Subarchitecture version number. For an implementation by ARM, defined values are: 0000000: VFPv1 architecture with an IMPLEMENTATION DEFINED subarchitecture. 0000001: VFPv2 architecture with Common VFP subarchitecture v1. 0000010: VFPv3 architecture, or later, with Common VFP subarchitecture v2. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers. 0000011: VFPv3 architecture, or later, with Null subarchitecture. The entire floating-point implementation is in hardware, and no software support code is required. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers. This value can be used only by an implementation that does not support the trap enable bits in the FPSCR. 0000100: VFPv3 architecture, or later, with Common VFP subarchitecture v3, and support for trap enable bits in FPSCR. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers. For a subarchitecture designed by ARM the most significant bit of this field, register bit[22], is 0. Values with a most significant bit of 0 that are not listed here are reserved. When the subarchitecture designer is not ARM, the most significant bit of this field, register bit[22], must be 1. Each implementer must maintain its own list of subarchitectures it has designed, starting at subarchitecture version number 0x40. In ARMv8-A the permitted values are 0000011 and 0000100.</td>
</tr>
<tr>
<td>PartNum</td>
<td>15-8</td>
<td>An IMPLEMENTATION DEFINED part number for the floating-point implementation, assigned by the implementer.</td>
</tr>
<tr>
<td>Variant</td>
<td>7-4</td>
<td>An IMPLEMENTATION DEFINED variant number. Typically, this field distinguishes between different production variants of a single product.</td>
</tr>
<tr>
<td>Revision</td>
<td>3-0</td>
<td>An IMPLEMENTATION DEFINED revision number for the floating-point implementation.</td>
</tr>
</tbody>
</table>
Accessing the FPSID:

To access the FPSID:

VMRS <Rt>, FPSID ; Read FPSID into Rt
VMSR FPSID, <Rt> ; Write Rt to FPSID

Register access is encoded as follows:

```
<table>
<thead>
<tr>
<th>spec_reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
</tr>
</tbody>
</table>
```
HACR, Hyp Auxiliary Configuration Register

The HACR characteristics are:

**Purpose**

Controls trapping to Hyp mode of IMPLEMENTATION DEFINED aspects of Non-secure EL1 or EL0 operation.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HACR is architecturally mapped to AArch64 System register HACR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HACR is a 32-bit register.

**Field descriptions**

The HACR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

**Accessing the HACR:**

To access the HACR:
MRC p15,4,<Rt>,c1,c1,7 ; Read HACR into Rt
MCR p15,4,<Rt>,c1,c1,7 ; Write Rt to HACR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>11</td>
</tr>
</tbody>
</table>
G6.2.51   HACTLR, Hyp Auxiliary Control Register

The HACTLR characteristics are:

**Purpose**

Controls IMPLEMENTATION DEFINED features of Hyp mode operation.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816* for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HACTLR is architecturally mapped to AArch64 System register ACTLR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HACTLR is a 32-bit register.

**Field descriptions**

The HACTLR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

**Accessing the HACTLR:**

To access the HACTLR:
MRC p15,4,<Rt>,c1,c0,1 ; Read HACTLR into Rt
MCR p15,4,<Rt>,c1,c0,1 ; Write Rt to HACTLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.52  HACTLR2, Hyp Auxiliary Control Register 2

The HACTLR2 characteristics are:

Purpose

Provides additional space to the HACTLR register to hold IMPLEMENTATION DEFINED trap functionality.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register HACTLR2 is architecturally mapped to AArch64 System register ACTLR_EL2[63:32].

It is IMPLEMENTATION DEFINED whether this register is implemented, or whether it causes UNDEFINED exceptions when accessed.

The implementation of this register can be detected by examining bits [7:4] of the ID_MMF4/ID_MMF4_EL1 register.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

HACTLR2 is a 32-bit register.

Field descriptions

The HACTLR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
Accessing the HACTLR2:

To access the HACTLR2:

MRC p15,4,<Rt>,c1,c0,3 ; Read HACTLR2 into Rt
MCR p15,4,<Rt>,c1,c0,3 ; Write Rt to HACTLR2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0000</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.53   HADFSR, Hyp Auxiliary Data Fault Status Register

The HADFSR characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED syndrome information for Data Abort exceptions taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HADFSR is architecturally mapped to AArch64 System register AFSR0_EL2.

This is an optional register. An implementation that does not require this register can implement it as RES0.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HADFSR is a 32-bit register.

**Field descriptions**

The HADFSR bit assignments are:

```
31  0

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
```
Accessing the HADFSR:

To access the HADFSR:

MRC p15,4,<Rt>,c5,c1,0 ; Read HADFSR into Rt
MCR p15,4,<Rt>,c5,c1,0 ; Write Rt to HADFSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0101</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.54  HAIFSR, Hyp Auxiliary Instruction Fault Status Register

The HAIFSR characteristics are:

**Purpose**

Provides additional IMPLEMENTATION DEFINED syndrome information for Prefetch Abort exceptions taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T5 == 1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5 == 1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HAIFSR is architecturally mapped to AArch64 System register AFSR1_EL2.

This is an optional register. An implementation that does not require this register can implement it as RES0.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HAIFSR is a 32-bit register.

**Field descriptions**

The HAIFSR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
Accessing the HAIFSR:

To access the HAIFSR:

MRC p15,4,‹Rt›,c5,c1,1 ; Read HAIFSR into Rt
MCR p15,4,‹Rt›,c5,c1,1 ; Write Rt to HAIFSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0101</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
**HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0**

The HAMAIR0 characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR0. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR0.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

If an implementation does not provide any IMPLEMENTATION DEFINED memory attributes, this register is RES0.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548](#) for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HAMAIR0 is architecturally mapped to AArch64 System register AMAIR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HAMAIR0 is a 32-bit register.

**Field descriptions**

The HAMAIR0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
Accessing the HAMAIR0:

To access the HAMAIR0:

MRC p15,4,<Rt>,c10,c3,0 ; Read HAMAIR0 into Rt
MCR p15,4,<Rt>,c10,c3,0 ; Write Rt to HAMAIR0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1010</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1

The HAMAIR1 characteristics are:

**Purpose**

Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR1. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR1.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

If an implementation does not provide any IMPLEMENTATION DEFINED memory attributes, this register is RES0.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HAMAIR1 is architecturally mapped to AArch64 System register AMAIR_EL2[63:32].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HAMAIR1 is a 32-bit register.

**Field descriptions**

The HAMAIR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
Accessing the HAMAIR1:

To access the HAMAIR1:

MRC p15,4,<Rt>,c10,c3,1 ; Read HAMAIR1 into Rt
MCR p15,4,<Rt>,c10,c3,1 ; Write Rt to HAMAIR1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1010</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.57 HCPTR, Hyp Architectural Feature Trap Register

The HCPTR characteristics are:

**Purpose**

Controls:

- Trapping to Hyp mode of Non-secure access, at EL1 or EL0, to trace, and to Advanced SIMD and floating-point functionality.
- Hyp mode access to trace, and to Advanced SIMD and floating-point functionality.

--- **Note** ---

Accesses to this functionality:

- From Non-secure modes other than Hyp mode are also affected by settings in the CPACR and NSACR.
- From Hyp mode are also affected by settings in the NSACR.

Exceptions generated by the CPACR and NSACR controls are higher priority than those generated by the HCPTR controls.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPTR_EL3.TCPAC==1, accesses to this register from EL2 are trapped to EL3.
- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HCPTR is architecturally mapped to AArch64 System register CPTR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HCPTR is a 32-bit register.
Field descriptions

The HCPTR bit assignments are:

```
   31  30  21  20  19  16  15  14  13  12  11  10  9  0
  +---+---+---+---+---+---+---+---+---+---+---+---+
  | RES0 | RES0 | | | | | | | | | | RES1 |
  +---+---+---+---+---+---+---+---+---+---+---+---+
TCPAC  TTA
```

TCPAC, bit [31]
Traps Non-secure EL1 accesses to the CPACR to Hyp mode.
0 This control has no effect on Non-secure EL1 accesses to the CPACR.
1 Non-secure EL1 accesses to the CPACR are trapped to Hyp mode.

--- Note ---
The CPACR is not accessible at EL0.

When this register has an architecturally-defined reset value, this field resets to 0.

Bits [30:21]
Reserved, RES0.

TTA, bit [20]
Traps Non-secure System register accesses to all implemented trace registers to Hyp mode.
0 This control has no effect on Non-secure System register accesses to trace registers.
1 Any Non-secure System register access to an implemented trace register is trapped to Hyp mode, unless the access is trapped to EL1 by a CPACR or NSACR control, or the access is from Non-secure EL0 and the definition of the register in the appropriate trace architecture specification indicates that the register is not accessible from EL0. A trapped instruction generates:
  • A Hyp Trap exception, if the exception is taken from Non-secure EL0 or EL1.
  • An Undefined Instruction exception taken to Hyp mode, if the exception is taken from Hyp mode.

If the implementation does not include a trace macrocell, or does not include a System register interface to the trace macrocell registers, it is IMPLEMENTATION DEFINED whether this bit:
  • Is RES0.
  • Is RES1.
  • Can be written from Hyp mode, and from Secure Monitor mode when SCR.NS is 1.

If EL3 is implemented and is using AArch32, and the value of NSACR.NSTRCDIS is 1, in Non-secure state this field behaves as RAO/WI, regardless of its actual value.

--- Note ---
• The ETMv4 architecture does not permit EL0 to access the trace registers. If the implementation includes an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and a resulting Undefined Instruction exception is higher priority than a HCPTR.TTA Hyp Trap exception.
The architecture does not provide traps on trace register accesses through the optional memory-mapped external debug interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**Bits [19:16]**

Reserved, RES0.

**TASE, bit [15]**

Traps Non-secure execution of Advanced SIMD instructions to Hyp mode when the value of HCPTR.TCP10 is 0.

- 0 This control has no effect on Non-secure execution of Advanced SIMD instructions.
- 1 When the value of HCPTR.TCP10 is 0, any attempt to execute an Advanced SIMD instruction in Non-secure state is trapped to Hyp mode, unless it is trapped to EL1 by a CPACR or NSACR control. A trapped instruction generates:
  - A Hyp Trap exception, if the exception is taken from Non-secure EL0 or EL1.
  - An Undefined Instruction exception taken to Hyp mode, if the exception is taken from Hyp mode.

When the value of HCPTR.TCP10 is 1, the value of this field is ignored.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is RES1. Otherwise, it is IMPLEMENTATION DEFINED whether this field is implemented as a RW field. If it is not implemented as a RW field, then it is RAZ/WI.

If EL3 is implemented and is using AArch32, and the value of NSACR.NSASEDIS is 1, in Non-secure state this field behaves as RAO/WI, regardless of its actual value. This applies even if the field is implemented as RAZ/WI.

For the list of instructions affected by this field, see *Controls of Advanced SIMD operation that do not apply to floating-point operation* on page E1-2306.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**Bit [14]**

Reserved, RES0.

**Bits [13:12]**

Reserved, RES1.

**TCP11, bit [11]**

The value of this field is ignored. If this field is programmed with a different value to the TCP10 bit then this field is UNKNOWN on a direct read of the HCPTR.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is RES1.

If EL3 is implemented and is using AArch32, and the value of NSACR.cp10 is 0, in Non-secure state this field behaves as RAO/WI, regardless of its actual value.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.
TCP10, bit [10]

Trap Non-secure accesses to Advanced SIMD and floating-point functionality to Hyp mode:

0  This control has no effect on Non-secure accesses to Advanced SIMD and floating-point functionality.

1  Any attempted access to Advanced SIMD and floating-point functionality from Non-secure state is trapped to Hyp mode, unless it is trapped to EL1 by a CPACR or NSACR control. A trapped instruction generates:
  
  • A Hyp Trap exception, if the exception is taken from Non-secure EL0 or EL1.
  • An Undefined Instruction exception taken to Hyp mode, if the exception is taken from Hyp mode.

The Advanced SIMD and floating-point features controlled by these fields are:

• Execution of any floating-point or Advanced SIMD instruction.
• Any access to the Advanced SIMD and floating-point registers D0-D31 and their views as S0-S31 and Q0-Q15.
• Any access to the FPSCR, FPSID, MVFR0, MVFR1, MVFR2, or FPXEC System registers.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is RES1.

If EL3 is implemented and is using AArch32, and the value of NSACR.cp10 is 0, in Non-secure state this field behaves as RAO/WI, regardless of its actual value.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

Bits [9:0]

Reserved, RES1.

Accessing the HCPTR:

To access the HCPTR:

MRC p15,4,<Rt>,c1,c1,2 ; Read HCPTR into Rt
MCR p15,4,<Rt>,c1,c1,2 ; Write Rt to HCPTR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1</td>
<td>1 0 0</td>
<td>0 0 1</td>
<td>0 0 1</td>
<td>0 1 0</td>
</tr>
</tbody>
</table>
G6.2.58   HCR, Hyp Configuration Register

The HCR characteristics are:

Purpose

Provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to Hyp mode.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register HCR is architecturally mapped to AArch64 System register HCR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

Attributes

HCR is a 32-bit register.

Field descriptions

The HCR bit assignments are:
<table>
<thead>
<tr>
<th>Bit [31]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRVM, bit [30]</td>
<td>Trap Reads of Virtual Memory controls. Traps Non-secure EL1 reads of the virtual memory control registers to Hyp mode. The registers for which read accesses are trapped are as follows:</td>
</tr>
<tr>
<td></td>
<td>SCTLR, TTBR0, TTBR1, TTBCR, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AIFSR, PRRR, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR.</td>
</tr>
<tr>
<td></td>
<td>0 This control has no effect on Non-secure EL1 read accesses to Virtual Memory controls.</td>
</tr>
<tr>
<td></td>
<td>1 Non-secure EL1 read accesses to the specified Virtual Memory controls are trapped to Hyp mode.</td>
</tr>
<tr>
<td>When this register has an architecturally-defined reset value, this field resets to</td>
<td>0</td>
</tr>
<tr>
<td>HCD, bit [29]</td>
<td>HVC instruction disable. Disables Non-secure state execution of HVC instructions.</td>
</tr>
<tr>
<td></td>
<td>0 HVC instruction execution is enabled at EL2 and Non-secure EL1.</td>
</tr>
<tr>
<td></td>
<td>1 HVC instructions are UNDEFINED at EL2 and Non-secure EL1. The Undefined Instruction exception is taken to the Exception level at which the HVC instruction is executed.</td>
</tr>
<tr>
<td></td>
<td><strong>Note</strong></td>
</tr>
<tr>
<td></td>
<td>HVC instructions are always UNDEFINED at EL0.</td>
</tr>
<tr>
<td></td>
<td>This bit is only implemented if EL3 is not implemented. Otherwise, it is RES0.</td>
</tr>
<tr>
<td></td>
<td>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.</td>
</tr>
<tr>
<td>Bit [28]</td>
<td>Reserved, RES0.</td>
</tr>
</tbody>
</table>
TGE, bit [27]

Trap General Exceptions, from Non-secure EL0.

0  This control has no effect on execution at EL0.
1  When the value of SCR.NS is 0, this control has no effect on execution at EL0.  
   When the value of SCR.NS is 1, then:
   • All exceptions that would be routed to EL1 are routed to EL2.
   • The SCTLR.M bit is treated as being 0 for all purposes other than returning the 
     result of a direct read of SCTLR.
   • The HCR.{FMO, IMO, AMO} bits are treated as being 1 for all purposes other 
     than returning the result of a direct read of HCR.
   • All virtual interrupts are disabled.
   • Any IMPLEMENTATION DEFINED mechanisms for signaling virtual interrupts are 
     disabled.
   • An exception return to EL1 is treated as an illegal exception return.
   • Monitor mode execution of an MSR or CPS instruction that changes CPSR.M to 
     a Non-secure EL1 mode is an illegal change to PSTATE.M. For more information 
     see Illegal changes to PSTATE.M on page G1-3809.

Also, when HCR.TGE is 1:
   • If EL3 is using AArch32, an attempt to change from a Secure PL1 mode to a Non-secure EL1 
     mode by changing SCR.NS from 0 to 1 results in SCR.NS remaining as 0.
   • The HDCR.{TDRA, TDOSA, TDA, TDE} bits are ignored and treated as being 1 other than 
     for the purpose of a direct read of HDCR.

In the following cases the field resets to 0:
   • The PE resets into EL3 with EL3 using AArch32.
   • The PE resets into EL2 with EL2 using AArch32.

Otherwise, the field reset value is architecturally UNKNOWN.

When this register has an architecturally-defined reset value, this field resets to 0.

TVM, bit [26]

Trap Virtual Memory controls. Traps Non-secure EL1 writes to the virtual memory control registers 
 to Hyp mode. The registers for which write accesses are trapped are as follows:  
SCTLR, TTBR0, TTBR1, TTBCR, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AIFS, PRRR,  
NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR.

0  This control has no effect on Non-secure EL1 write accesses to EL1 virtual memory 
   control registers.
1  Non-secure EL1 write accesses to EL1 virtual memory control registers are trapped to 
   Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

TTLB, bit [25]

Trap TLB maintenance instructions. Traps Non-secure EL1 execution of a TLBI instruction to Hyp 
mode. This applies to the following instructions:  
TLBIALL, TLBIMVAIS, TLBIAISDIS, TLBIMVAAIS, TLBIMVAALIS,  
ITLBIAL, ITLBIMVA, ITLBIAISD, DTLBIALL, DTLBIMVA, DTLBIAISD, TLBIAL,  
TLBIMVA, TLBIAISD, TLBIMVAA, TLBIMVAL, TLBIMVAAL

0  This control has no effect on Non-secure EL1 accesses to TLB maintenance 
   instructions.
1  Non-secure EL1 accesses to TLB maintenance instructions are trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.
TPU, bit [24]
Trap cache maintenance instructions that operate to the Point of Unification. Traps Non-secure EL1
execution of those cache maintenance instructions to Hyp mode. This applies to the following
instructions:
ICIMVAU, ICIALLU, ICIALLUIS, DCCMVAU.

— Note —
An Undefined Instruction exception generated at EL0 is higher priority than this trap to EL2, and
these instructions are always UNDEFINED at EL0.

0  This control has no effect on the execution of cache maintenance instructions.
1  Non-secure EL1 execution of the specified instructions is trapped to Hyp mode.
When this register has an architecturally-defined reset value, this field resets to 0.

TPC, bit [23]
Trap data or unified cache maintenance instructions that operate to the Point of Coherency. Traps
Non-secure EL1 execution of those cache maintenance instructions to Hyp mode. This applies to
the following instructions:
DCIMVAC, DCCIMVAC, DCCMVC.

— Note —
An Undefined Instruction exception generated at EL0 is higher priority than this trap to EL2, and
these instructions are always UNDEFINED at EL0.

0  This control has no effect on the execution of cache maintenance instructions.
1  Non-secure execution of the specified instructions is trapped to Hyp mode.
When this register has an architecturally-defined reset value, this field resets to 0.

TSW, bit [22]
Trap data or unified cache maintenance instructions that operate by Set/Way. Traps Non-secure EL1
execution of those cache maintenance instructions by set/way to Hyp mode. This applies to the
following instructions:
DCISW, DCCSW, DCCISW.

— Note —
An Undefined Instruction exception generated at EL0 is higher priority than this trap to EL2, and
these instructions are always UNDEFINED at EL0.

0  This control has no effect on the execution of cache maintenance instructions.
1  Non-secure execution of the specified instructions is trapped to Hyp mode.
When this register has an architecturally-defined reset value, this field resets to 0.

TAC, bit [21]
Trap Auxiliary Control Registers. Traps Non-secure EL1 accesses to the Auxiliary Control
Registers to Hyp mode, from both Execution states. This applies to the following register accesses:
ACTLR and, if implemented, ACTLR2.

0  This control has no effect on Non-secure EL1 accesses to the Auxiliary Control
    Registers.
1  Non-secure EL1 accesses to the specified registers are trapped to Hyp mode.
When this register has an architecturally-defined reset value, this field resets to 0.
TIDCP, bit [20]

Trap IMPLEMENTATION DEFINED functionality. Traps Non-secure EL1 accesses to the encodings for IMPLEMENTATION DEFINED System Registers to Hyp mode.

MCR and MRC instructions accessing the following encodings:
  • All coproc==p15, CRn==c9, Opcode1 = {0-7}, CRm == {c0-c2, c5-c8}, opcode2 == {0-7}.
  • All coproc==p15, CRn==c10, Opcode1 =={0-7}, CRm == {c0, c1, c4, c8}, opcode2 == {0-7}.
  • All coproc==p15, CRn==c11, Opcode1=={0-7}, CRm == {c0-c8, c15}, opcode2 == {0-7}.

When HCR.TIDCP is set to 1, it is IMPLEMENTATION DEFINED whether any of this functionality accessed from Non-secure EL0 is trapped to Hyp mode. If it is not, it is UNDEFINED, and the PE takes an Undefined Instruction exception to Non-secure Undefined mode.

0  This control has no effect on Non-secure EL1 and EL0 accesses to the System register encodings for IMPLEMENTATION DEFINED functionality.
1  Non-secure EL1 accesses to the specified System register encodings for IMPLEMENTATION DEFINED functionality are trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

TSC, bit [19]

Trap SMC instructions. Traps Non-secure EL1 execution of SMC instructions to Hyp mode.

0  This control has no effect on execution of SMC instructions.
1  Any attempt to execute an SMC instruction at Non-secure EL1 is trapped to Hyp mode, regardless of the value of SCR.SCD.

The ARMv8-A architecture permits, but does not require, this trap to apply to conditional SMC instructions that fail their condition code check, in the same way as with traps on other conditional instructions.

Note

• This trap is only implemented if the implementation includes EL3.
• SMC instructions are always UNDEFINED at PL0.
• This bit traps execution of the SMC instruction. It is not a routing control for the SMC exception. Hyp Trap exceptions and SMC exceptions have different preferred return addresses.

When this register has an architecturally-defined reset value, this field resets to 0.

TID3, bit [18]

Trap ID group 3. Traps Non-secure EL1 reads of the following registers to Hyp mode:

ID_PFR0, ID_PFR1, ID_DFR0, ID_AFR0, ID_MMFR0, ID_MMFR1, ID_MMFR2, ID_MMFR3,
ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, ID_ISAR5, MVFR0, MVFR1,
MVFR2, and ID_MMFR4, except that if ID_MMFR4 is implemented as RAZ/WI then it is IMPLEMENTATION DEFINED whether accesses to ID_MMFR4 are trapped.

Also an MRC access to any of the following encodings:
  • coproc==p15, opc1 == 0, CRn == c0, CRm == {c3-c7}, opc2 == {0,1}.
  • coproc==p15, opc1 == 0, CRn == c0, CRm == c3, opc2 == 2.
  • coproc==p15, opc1 == 0, CRn == c0, CRm == c5, opc2 == {4,5}.

It is IMPLEMENTATION DEFINED whether this bit traps MRC accesses to the following encodings:
  • coproc==p15, opc1 == 0, CRn == c0, CRm == c2, opc2 == 7.
  • coproc==p15, opc1 == 0, CRn == c0, CRm == c3, opc2 == {3-7}.
  • coproc==p15, opc1 == 0, CRn == c0, CRm == {c4, c6, c7}, opc2 == {2-7}.
- coproc=p15, opc1 = 0, CRn == c0, CRm == c5, opc2 == \{2, 3, 6, 7\}.

0  This control has no effect on Non-secure EL1 reads of the ID group 3 registers.
1  The specified Non-secure EL1 read accesses to ID group 3 registers are trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

**TID2, bit [17]**

Trap ID group 2. Traps the following register accesses to Hyp mode:
- Non-secure EL1 and EL0 reads of the CTR, CCSIDR, CLIDR, and CSSELR.
- Non-secure EL1 and EL0 writes to the CSSELR.

0  This control has no effect on Non-secure EL1 and EL0 accesses to the ID group 2 registers.
1  The specified Non-secure EL1 and EL0 accesses to ID group 2 registers are trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

**TID1, bit [16]**

Trap ID group 1. Traps Non-secure EL1 reads of the following registers to Hyp mode:
TCMTR, TLBTR, REVIDR, AIDR.

0  This control has no effect on Non-secure EL1 reads of the ID group 1 registers.
1  The specified Non-secure EL1 read accesses to ID group 1 registers are trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

**TID0, bit [15]**

Trap ID group 0. Traps the following register accesses to Hyp mode:
- Non-secure EL1 reads of the JIDR and FPSID.
- If the JIDR is RAZ from Non-secure EL0, Non-secure EL0 reads of the JIDR.

--- Note ---
- It is IMPLEMENTATION DEFINED whether the JIDR is RAZ or UNDEFINED at EL0. If it is UNDEFINED at EL0 then the Undefined Instruction exception takes precedence over this trap.
- The FPSID is not accessible at EL0.
- Writes to the FPSID are ignored, and not trapped by this control.

0  This control has no effect on Non-secure EL1 reads of the ID group 0 registers.
1  The specified Non-secure EL1 read accesses to ID group 0 registers are trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

**TWE, bit [14]**

Traps Non-secure EL0 and EL1 execution of WFE instructions to Hyp mode:
0  This control has no effect on the execution of WFE instructions at Non-secure EL0 or Non-secure EL1.
1  Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to Hyp mode, if the instruction would otherwise have caused the PE to enter a low-power state, except that when the value of SCTLR.nTWE is 0, the trap of EL0 execution to Undefined mode takes precedence over this trap.

The attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.
--- Note ---

Since a WFE can complete at any time, even without a Wakeup event, the traps on WFE are not guaranteed to be taken, even if the WFE is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

---

When this register has an architecturally-defined reset value, this field resets to 0.

**TWI, bit [13]**

Traps Non-secure EL0 and EL1 execution of WFI instructions to Hyp mode.

- 0: This control has no effect on the execution of WFI instructions at Non-secure EL1 or Non-secure EL0.
- 1: Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to Hyp mode, if the instruction would otherwise have caused the PE to enter a low-power state, except that when the value of SCTLR.nTWI is 0, the trap of EL0 execution to Undefined mode takes precedence over this trap.

The attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.

--- Note ---

Since a WFI can complete at any time, even without a Wakeup event, the traps on WFI are not guaranteed to be taken, even if the WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

---

When this register has an architecturally-defined reset value, this field resets to 0.

**DC, bit [12]**

Default Cacheability.

- 0: This control has no effect on the Non-secure EL1&0 translation regime.
- 1: In Non-secure state:
  - The SCTLR.M field behaves as 0 for all purposes other than a direct read of the value of the field.
  - The HCR.VM field behaves as 1 for all purposes other than a direct read of the value of the field.
  - The memory type produced by the first stage of the EL1&0 translation regime is Normal Non-Shareable, Inner Write-Back Read-Allocate Write-Allocate, Outer Write-Back Read-Allocate Write-Allocate.

This field has no effect on the EL2 and EL3 translation regimes.

This field is permitted to be cached in a TLB.

When this register has an architecturally-defined reset value, this field resets to 0.

**BSU, bits [11:10]**

Barrier Shareability upgrade. This field determines the minimum shareability domain that is applied to any barrier instruction executed from Non-secure EL1 or Non-secure EL0:

- 00: No effect
- 01: Inner Shareable
- 10: Outer Shareable
- 11: Full system

This value is combined with the specified level of the barrier held in its instruction, using the same principles as combining the shareability attributes from two stages of address translation.

When this register has an architecturally-defined reset value, this field resets to 0.
FB, bit [9]
Force broadcast. Causes the following instructions to be broadcast within the Inner Shareable domain when executed from Non-secure EL1:

BPIALL, TLBIALL, TLBIMVA, TLBIAISID, DTLBIALL, DTLBIMVA, DTLBIAISID,
ITLBIALL, ITLBIMVA, ITLBIAISID, TLBIMVAA, ITLBIALL, TLBIMVAL, TLBIMVAAAL.

0  This field has no effect on the operation of the specified instructions.
1  When one of the specified instruction is executed at Non-secure EL1, the instruction is broadcast within the Inner Shareable shareability domain.

When this register has an architecturally-defined reset value, this field resets to 0.

VA, bit [8]
Virtual SError interrupt exception.

0  This mechanism is not making a virtual SError interrupt pending.
1  A virtual SError interrupt is pending because of this mechanism.

The virtual SError interrupt is only enabled when the value of HCR.{TGE, AMO} is {0, 1}.
The Guest OS cannot distinguish the virtual exception from the corresponding physical exception.
When this register has an architecturally-defined reset value, this field resets to 0.

VI, bit [7]
Virtual IRQ exception.

0  This mechanism is not making a virtual IRQ pending.
1  A virtual IRQ is pending because of this mechanism.

The virtual IRQ is only enabled when the value of HCR.{TGE, IMO} is {0, 1}.
The Guest OS cannot distinguish the virtual exception from the corresponding physical exception.
When this register has an architecturally-defined reset value, this field resets to 0.

VF, bit [6]
Virtual FIQ exception.

0  This mechanism is not making a virtual FIQ pending.
1  A virtual FIQ is pending because of this mechanism.

The virtual FIQ is only enabled when the value of HCR.{TGE, FMO} is {0, 1}.
The Guest OS cannot distinguish the virtual exception from the corresponding physical exception.
When this register has an architecturally-defined reset value, this field resets to 0.

AMO, bit [5]
SError interrupt Mask Override. When this bit is set to 1, it overrides the effect of CPSR.A, and enables virtual exception signaling by the VA bit.

If the value of HCR.TGE is 0, then Virtual SError interrupts are enabled in the Non-secure state.
If the value of HCR.TGE is 1, then in Non-secure state the HCR.AMO bit behaves as 1 for all purposes other than a direct read of the value of the bit.
When this register has an architecturally-defined reset value, this field resets to 0.

IMO, bit [4]
IRQ Mask Override. When this bit is set to 1, it overrides the effect of CPSR.I, and enables virtual exception signaling by the VI bit.

If the value of HCR.TGE is 0, then Virtual IRQ interrupts are enabled in the Non-secure state.
If the value of HCR.TGE is 1, then in Non-secure state the HCR.IMO bit behaves as 1 for all purposes other than a direct read of the value of the bit.
When this register has an architecturally-defined reset value, this field resets to 0.
FMO, bit [3]

FIQ Mask Override. When this bit is set to 1, it overrides the effect of CPSR.F, and enables virtual exception signaling by the VF bit.

If the value of HCR.TGE is 0, then Virtual FIQ interrupts are enabled in the Non-secure state.
If the value of HCR.TGE is 1, then in Non-secure state the HCR.FMO bit behaves as 1 for all purposes other than a direct read of the value of the bit.

When this register has an architecturally-defined reset value, this field resets to 0.

PTW, bit [2]

Protected Table Walk. In the Non-secure PL1&0 translation regime, a translation table access made as part of a stage 1 translation table walk is subject to a stage 2 translation. The combining of the memory type attributes from the two stages of translation means the access might be made to a type of Device memory. If this occurs then the value of this bit determines the behavior:

0  The translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be made speculatively.
1  The memory access generates a stage 2 Permission fault.

This field is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, this field resets to 0.

SWIO, bit [1]

Set/Way Invalidation Override. Causes Non-secure EL1 execution of the data cache invalidate by set/way instructions to be treated as data cache clean and invalidate by set/way.

0  This control has no effect on the operation of data cache invalidate by set/way instructions.
1  Data cache invalidate by set/way instructions operate as data cache clean and invalidate by set/way.

When this bit is set to 1, DCISW is executed as DCCISW.
As a result of changes to the behavior of DCISW, this bit is redundant in ARMv8. This bit can be implemented as RES1.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

VM, bit [0]

Virtualization enable. Enables stage 2 address translation for the Non-secure EL1&0 translation regime. Possible values of this bit are:

0  Non-secure EL1&0 stage 2 address translation disabled.
1  Non-secure EL1&0 stage 2 address translation enabled.

If the HCR.DC bit is set to 1, then the behavior of the PE when executing in a Non-secure mode other than Hyp mode is consistent with HCR.VM being 1, regardless of the actual value of HCR.VM, other than the value returned by an explicit read of HCR.VM.
When the value of this bit is 1, data cache invalidate instructions executed at Non-secure EL1 operate as data cache clean and invalidate instructions. For the invalidate by set/way instruction this behavior applies regardless of the value of the HCR.SWIO bit.
This bit is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the HCR:

To access the HCR:

MRC p15,4,<Rt>,c1,c1,0 ; Read HCR into Rt
MCR p15,4,<Rt>,c1,c1,0 ; Write Rt to HCR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.59  HCR2, Hyp Configuration Register 2

The HCR2 characteristics are:

**Purpose**

Provides additional configuration controls for virtualization.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HCR2 is architecturally mapped to AArch64 System register HCR_EL2[63:32].

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HCR2 is a 32-bit register.

**Field descriptions**

The HCR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>7 6 5 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>RES0</td>
</tr>
</tbody>
</table>

**Bits [31:7]**

Reserved, RES0.
MIOCNCE, bit [6]

Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure PL1&0 translation regime.

0 For the Non-secure PL1&0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there must be no loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.

1 For the Non-secure PL1&0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there might be a loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.

For more information see *Mismatched memory attributes* on page E2-2352.

The value of this field has no effect on translation regimes other than the Non-secure PL1&0 translation regime.

This field can be implemented as RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

Bits [5:2]

Reserved, RES0.

ID, bit [1]

Stage 2 Instruction access cacheability disable. For the Non-secure PL1&0 translation regime, when HCR.VM==1, this control forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.

0 This control has no effect on stage 2 of the Non-secure PL1&0 translation regime.

1 For the Non-secure PL1&0 translation regime, forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.

This bit has no effect on the EL2 translation regime.

When this register has an architecturally-defined reset value, this field resets to 0.

CD, bit [0]

Stage 2 Data access cacheability disable. When HCR.VM==1, this forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable for the Non-secure PL1&0 translation regime.

0 This control has no effect on stage 2 of the Non-secure PL1&0 translation regime for data accesses and translation table walks.

1 For the Non-secure PL1&0 translation regime, forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.

This bit has no effect on the EL2 translation regime.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the HCR2:**

To access the HCR2:

```
MRC p15,4,<Rt>,c1,c1,4 ; Read HCR2 into Rt
MCR p15,4,<Rt>,c1,c1,4 ; Write Rt to HCR2
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.60 HDFAR, Hyp Data Fault Address Register

The HDFAR characteristics are:

**Purpose**

Holds the virtual address of the faulting address that caused a synchronous Data Abort exception that is taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any execution in a Non-secure EL1 mode, or in Secure state, makes the HDFAR UNKNOWN.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T6==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T6==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HDFAR is architecturally mapped to AArch64 System register FAR_EL2[31:0].

AArch32 System register HDFAR is architecturally mapped to AArch32 System register DFAR (S) when EL2 is implemented.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HDFAR is a 32-bit register.

**Field descriptions**

The HDFAR bit assignments are:

<table>
<thead>
<tr>
<th>31:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA of faulting address of synchronous Data Abort exception taken to Hyp mode</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

VA of faulting address of synchronous Data Abort exception taken to Hyp mode.
On a Prefetch Abort exception, this register is UNKNOWN.
Any execution in a Non-secure EL1 mode, or in Secure state, makes this register UNKNOWN.

Accessing the HDFAR:

To access the HDFAR:

MRC p15,4,<Rt>,c6,c0,0 ; Read HDFAR into Rt
MCR p15,4,<Rt>,c6,c0,0 ; Write Rt to HDFAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.61  HIFAR, Hyp Instruction Fault Address Register

The HIFAR characteristics are:

**Purpose**

Holds the virtual address of the faulting address that caused a synchronous Prefetch Abort exception that is taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Any execution in a Non-secure EL1 mode, or in Secure state, makes the HIFAR UNKNOWN.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

• If HSTR.T6==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
• If HSTR_EL2.T6==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HIFAR is architecturally mapped to AArch64 System register FAR_EL2[63:32].

AArch32 System register HIFAR is architecturally mapped to AArch32 System register IFAR (S) when EL2 is implemented.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HIFAR is a 32-bit register.

**Field descriptions**

The HIFAR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>VA of faulting address of synchronous Prefetch Abort exception taken to Hyp mode</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

VA of faulting address of synchronous Prefetch Abort exception taken to Hyp mode.
On a Data Abort exception, this register is **UNKNOWN**.
Any execution in a Non-secure EL1 mode, or in Secure state, makes this register **UNKNOWN**.

**Accessing the HIFAR:**

To access the HIFAR:

MRC p15,4,<Rt>,c6,c0,2 ; Read HIFAR into Rt
MCR p15,4,<Rt>,c6,c0,2 ; Write Rt to HIFAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>010</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.62  HMAIR0, Hyp Memory Attribute Indirection Register 0

The HMAIR0 characteristics are:

**Purpose**

Along with HMAIR1, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.

AttrIndx[2] indicates the HMAIR register to be used:

- When AttrIndx[2] is 0, HMAIR0 is used.
- When AttrIndx[2] is 1, HMAIR1 is used.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

AttrIndx[2], from the translation table descriptor, selects the appropriate HMAIR: setting AttrIndx[2] to 0 selects HMAIR0.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HMAIR0 is architecturally mapped to AArch64 System register MAIR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HMAIR0 is a 32-bit register.

**Field descriptions**

The HMAIR0 bit assignments are:
When TTBCR.EAE==1:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>16 15</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Attr3</td>
<td>Attr2</td>
<td>Attr1</td>
<td>Attr0</td>
<td></td>
</tr>
</tbody>
</table>

Attr<n>, bits [8n+7:8n], for n = 0 to 3

The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:

- AttrIndx[2:0] gives the value of <n> in Attr<n>.
- AttrIndx[2] defines which MAIR to access. Attr7 to Attr4 are in MAIR1, and Attr3 to Attr0 are in MAIR0.

Bits [7:4] are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.
The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[3:0]</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device-nGnRnE memory</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Device-nGnRE memory</td>
<td>Normal memory, Inner Non-cacheable</td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back transient</td>
</tr>
<tr>
<td>1000</td>
<td>Device-nGRE memory</td>
<td>Normal Memory, Inner Write-Through non-transient (RW=00)</td>
</tr>
<tr>
<td>10RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through non-transient</td>
</tr>
<tr>
<td>1100</td>
<td>Device-GRE memory</td>
<td>Normal Memory, Inner Write-Back non-transient (RW=00)</td>
</tr>
<tr>
<td>11RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.
The R and W bits in some Attr<n> fields have the following meanings:

<table>
<thead>
<tr>
<th>R or W</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Allocate</td>
</tr>
<tr>
<td>1</td>
<td>Allocate</td>
</tr>
</tbody>
</table>

**Accessing the HMAIR0:**

To access the HMAIR0:

MRC p15,4,<Rt>,c10,c2,0 ; Read HMAIR0 into Rt
MCR p15,4,<Rt>,c10,c2,0 ; Write Rt to HMAIR0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.63  HMAIR1, Hyp Memory Attribute Indirection Register 1

The HMAIR1 characteristics are:

**Purpose**

Along with HMAIR0, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.

AttrIndx[2] indicates the HMAIR register to be used:

- When AttrIndx[2] is 0, HMAIR0 is used.
- When AttrIndx[2] is 1, HMAIR1 is used.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

AttrIndx[2], from the translation table descriptor, selects the appropriate HMAIR: setting AttrIndx[2] to 1 selects HMAIR1.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HMAIR1 is architecturally mapped to AArch64 System register MAIR_EL2[63:32].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HMAIR1 is a 32-bit register.

**Field descriptions**

The HMAIR1 bit assignments are:
When TTBCR.EAE==1:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>16 15</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Attr7</td>
<td>Attr6</td>
<td>Attr5</td>
<td>Attr4</td>
<td></td>
</tr>
</tbody>
</table>

Attr<n>, bits [8(n-4)+7:8(n-4)], for n = 4 to 7

The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:

- AttrIndx[2:0] gives the value of <n> in Attr<n>.
- AttrIndx[2] defines which MAIR to access. Attr7 to Attr4 are in MAIR1, and Attr3 to Attr0 are in MAIR0.

Bits [7:4] are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00RW</td>
<td>Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
<tr>
<td>01RW</td>
<td>Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.

The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[3:0]</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device-nGnRnE memory</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Device-nGnRE memory</td>
<td>Normal memory, Inner Non-cacheable</td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back transient</td>
</tr>
<tr>
<td>1000</td>
<td>Device-GnRE memory</td>
<td>Normal Memory, Inner Write-Through non-transient (RW=00)</td>
</tr>
<tr>
<td>10RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through non-transient</td>
</tr>
<tr>
<td>1100</td>
<td>Device-GRE memory</td>
<td>Normal Memory, Inner Write-Back non-transient (RW=00)</td>
</tr>
<tr>
<td>11RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.
The R and W bits in some Attr<n> fields have the following meanings:

<table>
<thead>
<tr>
<th>R or W</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Allocate</td>
</tr>
<tr>
<td>1</td>
<td>Allocate</td>
</tr>
</tbody>
</table>

**Accessing the HMAIR1:**

To access the HMAIR1:

MRC p15,4,<Rt>,c10,c2,1 ; Read HMAIR1 into Rt
MCR p15,4,<Rt>,c10,c2,1 ; Write Rt to HMAIR1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1010</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.64 HPFAR, Hyp IPA Fault Address Register

The HPFAR characteristics are:

**Purpose**

Holds the faulting IPA for some aborts on a stage 2 translation taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T6==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T6==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HPFAR is architecturally mapped to AArch64 System register HPFAR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HPFAR is a 32-bit register.

**Field descriptions**

The HPFAR bit assignments are:

```
<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FIPA[39:12]</td>
<td></td>
<td></td>
<td>RES0</td>
</tr>
</tbody>
</table>
```

Execution in any Non-secure mode other than Hyp mode makes this register UNKNOWN.

**FIPA[39:12], bits [31:4]**

Bits [39:12] of the faulting intermediate physical address.

**Bits [3:0]**

Reserved, RES0.
Accessing the HPFAR:

To access the HPFAR:

MRC p15,4,<Rt>,c6,c0,4 ; Read HPFAR into Rt
MCR p15,4,<Rt>,c6,c0,4 ; Write Rt to HPFAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0110</td>
<td>0000</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.65 HRMR, Hyp Reset Management Register

The HRMR characteristics are:

**Purpose**

When this register is implemented:
- A write to the register can request a Warm reset.
- If EL2 can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

However, see Configurations for information about whether the register is implemented.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state.

Subject to the prioritization rules:
- If HSTR.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HRMR is architecturally mapped to AArch64 System register RMR_EL2.

Only implemented if EL2 is the highest implemented Exception level. In this case:
- If EL2 can use AArch32 and AArch64 then this register must be implemented.
- If EL2 cannot use AArch64 then it is IMPLEMENTATION DEFINED whether the register is implemented.

When this register is not implemented its encoding is UNDEFINED.

See the field descriptions for the reset values. These apply whenever the register is implemented.

**Attributes**

HRMR is a 32-bit register.

**Field descriptions**

The HRMR bit assignments are:

<table>
<thead>
<tr>
<th>Bit assignments</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>2 1 0</td>
<td>ZZ</td>
</tr>
</tbody>
</table>

The HRMR bit assignments are:

- **RES0**: Reserved, 0.
- **AA64**: AArch64

**Bits [31:2]**

Reserved, RES0.
RR, bit [1]

Reset Request. Setting this bit to 1 requests a Warm reset.
This field resets to 0 on a Warm or Cold reset.

AA64, bit [0]

When EL2 can use AArch64, determines which Execution state the PE boots into after a Warm reset:
0    AArch32.
1    AArch64.

On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.
If EL2 cannot use AArch64 this bit is RAZ/WI.
When implemented as an RW field, this field resets to 0 on a Cold reset. It is not affected by a Warm reset.

Accessing the HRMR:

To access the HRMR when EL2 implemented, EL3 not implemented:

MRC p15,4,<Rt>,c12,c0,2 ; Read HRMR into Rt
MCR p15,4,<Rt>,c12,c0,2 ; Write Rt to HRMR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1100</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.66 HSCTLR, Hyp System Control Register

The HSCTLR characteristics are:

**Purpose**

Provides top level control of the system operation in Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HSCTLR is architecturally mapped to AArch64 System register SCTLR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HSCTLR is a 32-bit register.

**Field descriptions**

The HSCTLR bit assignments are:
Bit [31]  
Reserved, RES0.

TE, bit [30]  
T32 Exception Enable. This bit controls whether exceptions to EL2 are taken to A32 or T32 state:
0 Exceptions, including reset, taken to A32 state.
1 Exceptions, including reset, taken to T32 state.
This field resets to a value that is architecturally UNKNOWN.

Bits [29:28]  
Reserved, RES1.

Bits [27:26]  
Reserved, RES0.

EE, bit [25]  
The value of the PSTATE.E bit on entry to Hyp mode, the endianness of stage 1 translation table walks in the EL2 translation regime, and the endianness of stage 2 translation table walks in the P1&0 translation regime.
The possible values of this bit are:
0 Little-endian. PSTATE.E is cleared to 0 on entry to Hyp mode. Stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the P1&0 translation regime are little-endian.
1 Big-endian. PSTATE.E is set to 1 on entry to Hyp mode. Stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the P1&0 translation regime are big-endian.
If an implementation does not provide Big-endian support at Exception Levels higher than EL0, this bit is RES0.
If an implementation does not provide Little-endian support at Exception Levels higher than EL0, this bit is RES1.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to an IMPLEMENTATION DEFINED value.

Bit [24]  
Reserved, RES0.
Bits [23:22]  
Reserved, RES1.

Bits [21:20]  
Reserved, RES0.

WXN, bit [19]  
Write permission implies XN (Execute-never). For the EL2 translation regime, this bit can force all memory regions that are writable to be treated as XN. The possible values of this bit are:

0   This control has no effect on memory access permissions.
1   Any region that is writable in the EL2 translation regime is forced to XN for accesses from software executing at EL2.

The WXN bit is permitted to be cached in a TLB.
This field resets to a value that is architecturally UNKNOWN.

Bit [18]  
Reserved, RES1.

Bit [17]  
Reserved, RES0.

Bit [16]  
Reserved, RES1.

Bits [15:13]  
Reserved, RES0.

I, bit [12]  
Instruction access Cacheability control, for accesses at EL2:

0   All instruction access to Normal memory from EL2 are Non-cacheable for all levels of instruction and unified cache.
If the value of HSCTLR.M is 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.

1   All instruction access to Normal memory from EL2 can be cached at all levels of instruction and unified cache.
If the value of HSCTLR.M is 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.

This bit has no effect on the PL1&0 translation regime.
When this register has an architecturally-defined reset value, this field resets to 0.

Bit [11]  
Reserved, RES1.

Bits [10:9]  
Reserved, RES0.

SED, bit [8]  
SETEND instruction disable. Disables SETEND instructions at EL2.

0   SETEND instruction execution is enabled at EL2.
1   SETEND instructions are UNDEFINED at EL2.

If the implementation does not support mixed-endian operation at EL2, this bit is RES1.
If this field is implemented as an RW field, it resets to a value that is architecturally **unknown**.

**ITD, bit [7]**

IT Disable. Disables some uses of IT instructions at EL2.

0 All IT instruction functionality is enabled at EL2.

1 Any attempt at EL2 to execute any of the following is UNDEFINED:
   - All encodings of the IT instruction with hw1[3:0]=1000.
   - All encodings of the subsequent instruction with the following values for hw1:
     11xxxxxxxxxxxx
       All 32-bit instructions, and the 16-bit instructions B, UDF, SVC, LDM, and STM.
     1011xxxxxxxxxxxx
       All instructions in *Miscellaneous 16-bit instructions on page F3-2442*.
     10100xxxxxxxxxxx
       ADD Rdn, PC; MOV Rd, PC; BX PC; BLX PC.
     01001xxxxxxxxxxx
       LDR Rd, [PC, #imm]
     0100x1xxx1111xxx
       ADD PC, Rm; CMP PC, Rm; MOV PC, Rm. This pattern also covers UNPREDICTABLE cases with BLX Rn.

These instructions are always UNDEFINED, regardless of whether they would pass or fail the condition code check that applies to them as a result of being in an IT block.

It is implementation defined whether the IT instruction is treated as:

- A 16-bit instruction, that can only be followed by another 16-bit instruction.
- The first half of a 32-bit instruction.

This means that, for the situations that are UNDEFINED, either the second 16-bit instruction or the 32-bit instruction is UNDEFINED.

An implementation might vary dynamically as to whether IT is treated as a 16-bit instruction or the first half of a 32-bit instruction.

If an instruction in an active IT block that would be disabled by this field sets this field to 1 then behavior is CONSTRAINED UNPREDICTABLE. For more information see *Changes to an ITD control by an instruction in an IT block on page E1-2298*.

ITD is optional, but if it is implemented in the SCTLR then it must also be implemented in the HSCTLR. If it is not implemented then this bit is RAZ/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally **unknown**.

**Bit [6]**

Reserved, RES0.

**CP15BEN, bit [5]**

System instruction memory barrier enable. Enables accesses to the DMB, DSB, and ISB System instructions in the (coproc==1111) encoding space from EL2:

0 EL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED.

1 EL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled.

CP15BEN is optional, but if it is implemented in the SCTLR then it must also be implemented in the HSCTLR. If it is not implemented then this bit is RAO/WI.

If this field is implemented as an RW field, it resets to a value that is architecturally **unknown**.
Bits [4:3]

Reserved, RES1.

C, bit [2]

Cacheability control, for data accesses at EL2:
0   All data access to Normal memory from EL2, and all accesses to the EL2 translation tables, are Non-cacheable for all levels of data and unified cache.
1   All data access to Normal memory from EL2, and all accesses to the EL2 translation tables, can be cached at all levels of data and unified cache.

This bit has no effect on the PL1&0 translation regime.

When this register has an architecturally-defined reset value, this field resets to 0.

A, bit [1]

Alignment check enable. This is the enable bit for Alignment fault checking at EL2:
0   Alignment fault checking disabled when executing at EL2.
   Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element or data elements being accessed.
1   Alignment fault checking enabled when executing at EL2.
   All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element or data elements being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception.

Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.

This field resets to a value that is architecturally UNKNOWN.

M, bit [0]

MMU enable for EL2 stage 1 address translation. Possible values of this bit are:
0   EL2 stage 1 address translation disabled.
   See the HSCTLR.I field for the behavior of instruction accesses to Normal memory.
1   EL2 stage 1 address translation enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the HSCTLR:

To access the HSCTLR:

MRC p15,4,<Rt>,c1,c0,0 ; Read HSCTLR into Rt
MCR p15,4,<Rt>,c1,c0,0 ; Write Rt to HSCTLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
Hyp Syndrome Register

The HSR characteristics are:

**Purpose**

Holds syndrome information for an exception taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Execution in any Non-secure PE mode other than Hyp mode makes this register UNKNOWN.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL2, the value of HSR is UNKNOWN. The value written to HSR must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HSTR.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HSR is architecturally mapped to AArch64 System register ESR_EL2. If EL2 is not implemented, this register is RES0 from EL3. RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HSR is a 32-bit register.

**Field descriptions**

The HSR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>26 25 24</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EC</td>
<td>IL</td>
<td>ISS</td>
</tr>
</tbody>
</table>
EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.
Possible values of this field are:

**EC == 000000**
Unknown reason.
See ISS encoding for exceptions with an unknown reason.

**EC == 000001**
Trapped WFI or WFE instruction execution.
Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.
See ISS encoding for an exception from a WFI or WFE instruction.

**EC == 000011**
Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000.
See ISS encoding for an exception from an MCR or MRC access.

**EC == 000100**
Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000.
See ISS encoding for an exception from an MCRR or MRRC access.

**EC == 000101**
Trapped MCR or MRC access with (coproc==1110).
See ISS encoding for an exception from an MCR or MRC access.

**EC == 000110**
Trapped LDC or STC access.
The only architected uses of these instructions are:
- An STC to write data to memory from DBGDTRRXint.
- An LDC to read data from memory to DBGDTRTXint.
See ISS encoding for an exception from an LDC or STC instruction.

**EC == 000111**
Access to Advanced SIMD or floating-point functionality trapped by a HCPTR, {TASE, TCP10} control.
Excludes exceptions generated because Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000.
See ISS encoding for an exception from an access to SIMD or floating-point functionality, resulting from HCPTR.

**EC == 001000**
Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.
See ISS encoding for an exception from an MCR or MRC access.

**EC == 001100**
Trapped MRRC access with (coproc==1110).
See ISS encoding for an exception from an MCRR or MRRC access.

**EC == 001110**
Illegal exception return to AArch32 state.
See ISS encoding for an exception from an Illegal state or PC alignment fault.

**EC == 010001**
Exception on SVC instruction execution in AArch32 state routed to EL2.
See ISS encoding for an exception from HVC or SVC instruction execution.

**EC == 010010**
HVC instruction execution in AArch32 state, when HVC is not disabled.
See ISS encoding for an exception from HVC or SVC instruction execution.

EC == 010011
Trapped execution of SMC instruction in AArch32 state.
See ISS encoding for an exception from SMC instruction execution.

EC == 100000
Prefetch Abort from a lower Exception level.
See ISS encoding for an exception from a Prefetch Abort.

EC == 100001
Prefetch Abort taken without a change in Exception level.
See ISS encoding for an exception from a Prefetch Abort.

EC == 100010
PC alignment fault exception.
See ISS encoding for an exception from an Illegal state or PC alignment fault.

EC == 100100
Data Abort from a lower Exception level.
See ISS encoding for an exception from a Data Abort.

EC == 100101
Data Abort taken without a change in Exception level.
See ISS encoding for an exception from a Data Abort.

All other EC values are reserved by ARM, and:
• Unused values in the range 0b000000 - 0b101100 (0x00 - 0x2C) are reserved for future use for synchronous exceptions.
• Unused values in the range 0b101101 - 0b111111 (0x2D - 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

IL, bit [25]
Instruction length bit. Indicates the size of the instruction that has been trapped to Hyp mode. When this bit is valid, possible values of this bit are:
0 16-bit instruction trapped.
1 32-bit instruction trapped.

This field is RES1 and not valid for the following cases:
• When the EC field is 0b000000, indicating an exception with an unknown reason.
• Prefetch Aborts.
• Data Aborts that do not have valid ISS information, or for which the ISS is not valid.
• When the EC value is 0b001110, indicating an Illegal state exception.

Note
This is a change from the behavior in ARMv7, where the IL field is UNK/SBZP for the corresponding cases.

The IL field is not valid and is UNKNOWN on an exception from a PC alignment fault.

ISS, bits [24:0]
Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

The following subsections describe each ISS format.
ISS encoding for exceptions with an unknown reason

This encoding is used by:

- Unknown reason.

The ISS encoding for these exceptions is:

| Bit 24 | Bit 23 | Bit 22 | Bit 21 | Bit 20 | Bit 19 | Bit 18 | Bit 17 | Bit 16 | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Reserved, RES0.

Bits [24:0]

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction in the current PE mode in the current Security state, including:
  - A read access using a System register encoding pattern that is not allocated for reads at the current Exception level and Security state.
  - A write access using a System register encoding pattern that is not allocated for writes at the current Exception level and Security state.
  - Instruction encodings for instructions not implemented in the implementation.

- In Debug state, the attempted execution of an instruction bit pattern that is unallocated in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is unallocated in Non-debug state.
- The attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR.HCD, SCR.HCE, or SCR_EL3.HCE.
  - An SMC instruction when disabled by SCR.SCD or SCR_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- An exception generated because of the attempted execution of an MSR (Banked register) or MRS (Banked register) instruction that would access a Banked register that is not accessible from the Security state and PE mode at which the instruction was executed.

--- Note ---

An exception is generated only if the CONSTRAINED UNPREDICTABLE behavior of the instruction is that it is UNDEFINED, see MSR/MRS Banked registers on page K1-5477.

- Attempted execution, in Debug state, of:
  - A DCPS1 instruction in Non-secure state from EL0 when EL2 is using AArch32 and the value of HCR.TGE is 1.
— A DCPS2 instruction at EL1 or EL0 when EL2 is not implemented, or when EL3 is using AArch32 and the value of SCR.NS is 0, or when EL3 is using AArch64 and the value of SCR_EL3.NS is 0.
— A DCPS3 instruction when EL3 is not implemented, or when the value of EDSCR.SDD is 1.

- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.

**Undefined Instruction exception, when the value of HCR.TGE is 1** on page G1-3829 describes the configuration settings for a trap that returns an HSR.EC value of 0b000000.

**ISS encoding for an exception from a WFI or WFE instruction**

This encoding is used by:

- Trapped WFI or WFE instruction execution.
  Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.

The ISS encoding for these exceptions is:

```
24 23 20 19 1  0
|CV|COND| RES0|   TI|
```

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

- 0  The COND field is not valid.
- 1  The COND field is valid.

When an A32 instruction is trapped, CV is set to 1.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

**COND, bits [23:20]**

The condition code for the trapped instruction.

When an A32 instruction is trapped, CV is set to 1 and:

- If the instruction is conditional, COND is set to the condition code field value from the instruction.
- If the instruction is unconditional, COND is set to 0b1110.

A conditional A32 instruction that is known to pass its condition code check can be presented either:

- With COND set to 0b1110, the value for unconditional.
- With the COND value held in the instruction.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:

- CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.
Bits [19:1]
Reserved, RES0.

TI, bit [0]
Trapped instruction. Possible values of this bit are:
0 WFI trapped.
1 WFE trapped.

Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions on page G1-3904 describes the configuration settings for this trap.

ISS encoding for an exception from an MCR or MRC access

This encoding is used by:
• Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000.
• Trapped MCR or MRC access with (coproc==1110).
• Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.

The ISS encoding for these exceptions is:

```
24 23 20 19 17 16 14 13 10 9 8 5 4 1 0
COND Opr2 Opr1 CRn Rt CRm
CV
```

CV, bit [24]
Condition code valid. Possible values of this bit are:
0 The COND field is not valid.
1 The COND field is valid.

When an A32 instruction is trapped, CV is set to 1.
When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

COND, bits [23:20]
The condition code for the trapped instruction.

When an A32 instruction is trapped, CV is set to 1 and:
• If the instruction is conditional, COND is set to the condition code field value from the instruction.
• If the instruction is unconditional, COND is set to 0b1110.

A conditional A32 instruction that is known to pass its condition code check can be presented either:
• With COND set to 0b1110, the value for unconditional.
• With the COND value held in the instruction.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
• CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
• CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

**Opc2, bits [19:17]**

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

**Opc1, bits [16:14]**

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

**Bit [9]**

Reserved, RES0.

**Rt, bits [8:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

- **0** Write to System register space. MCR instruction.
- **1** Read from System register space. MRC or VMRS instruction.

The following sections describe configuration settings for traps that are reported using EC value 0b000011:

- **Traps to Hyp mode of Non-secure EL0 and EL1 accesses to the ID registers** on page G1-3901.
- **Traps to Hyp mode of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations** on page G1-3900.
- **Traps to Hyp mode of Non-secure EL1 execution of cache maintenance instructions** on page G1-3899.
- **Traps to Hyp mode of Non-secure EL1 execution of TLB maintenance instructions** on page G1-3898.
- **Traps to Hyp mode of Non-secure EL1 accesses to the Auxiliary Control Register** on page G1-3899.
- **Traps to Hyp mode of Non-secure EL0 and EL1 accesses to Performance Monitors registers** on page G1-3912.
- **Traps to Hyp mode of Non-secure EL1 accesses to the CPACR** on page G1-3906.
- **Traps to Hyp mode of Non-secure EL1 accesses to virtual memory control registers** on page G1-3897.
- **General trapping to Hyp mode of Non-secure EL0 and EL1 accesses to System registers in the (coproc==0b1111) encoding space** on page G1-3908.

The following sections describe configuration settings for traps that are reported using EC value 0b000101:

- **ID group 0, Primary device identification registers** on page G1-3902.
- **Traps to Hyp mode of Non-secure System register accesses to trace registers** on page G1-3907.
- Trapping Non-secure System register accesses to Debug ROM registers on page G1-3910.
- Trapping Non-secure System register accesses to powerdown debug registers on page G1-3910.
- Trapping general Non-secure System register accesses to debug registers on page G1-3911.

The following sections describes configuration settings for traps that are reported using EC value 0b001000:

- ID group 0, Primary device identification registers on page G1-3902.
- ID group 3, Detailed feature identification registers on page G1-3904.

### ISS encoding for an exception from an MCRR or MRRC access

This encoding is used by:

- Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000.
- Trapped MRRC access with (coproc==1110).

The ISS encoding for these exceptions is:

```
| 24 | 23 | 20 | 19 | 16 | 15 | 14 | 13 | 10 | 8 | 5 | 4 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | COND | Opc1 |    |    |    |    |    |    | Rt2 |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| CV |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| RES0 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

- 0  The COND field is not valid.
- 1  The COND field is valid.

When an A32 instruction is trapped, CV is set to 1.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

**COND, bits [23:20]**

The condition code for the trapped instruction.

When an A32 instruction is trapped, CV is set to 1 and:

- If the instruction is conditional, COND is set to the condition code field value from the instruction.
- If the instruction is unconditional, COND is set to 0b1110.

A conditional A32 instruction that is known to pass its condition code check can be presented either:

- With COND set to 0b1110, the value for unconditional.
- With the COND value held in the instruction.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:

- CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.
Opc1, bits [19:16]

The Opc1 value from the issued instruction.

Bits [15:14]

Reserved, RES0.

Rt2, bits [13:10]

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer.

Bit [9]

Reserved, RES0.

Rt, bits [8:5]

The Rt value from the issued instruction, the first general-purpose register used for the transfer.

CRm, bits [4:1]

The CRm value from the issued instruction.

Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

0 Write to System register space. MCRR instruction.
1 Read from System register space. MRRC instruction.

The following sections describe configuration settings for traps that are reported using EC value 0b000100:

- **Traps to Hyp mode of Non-secure EL1 accesses to virtual memory control registers** on page G1-3897.
- **General trapping to Hyp mode of Non-secure EL0 and EL1 accesses to System registers in the (coproc == 0b1111) encoding space** on page G1-3908.

The following sections describe configuration settings for traps that are reported using EC value 0b001100:

- **Traps to Hyp mode of Non-secure System register accesses to trace registers** on page G1-3907.
- **Trapping Non-secure System register accesses to Debug ROM registers** on page G1-3910.

**ISS encoding for an exception from an LDC or STC instruction**

This encoding is used by:

- Trapped LDC or STC access.

The only architected uses of these instructions are:

- An STC to write data to memory from DBGDTRRXint.
- An LDC to read data from memory to DBGDTRTXint.

The ISS encoding for these exceptions is:

```
<table>
<thead>
<tr>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>COND</td>
<td>imm8</td>
<td>RES0</td>
<td>Rn</td>
<td>AM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

CV, bit [24]

Condition code valid. Possible values of this bit are:

0 The COND field is not valid.
The COND field is valid.
When an A32 instruction is trapped, CV is set to 1.
When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

COND, bits [23:20]
The condition code for the trapped instruction.
When an A32 instruction is trapped, CV is set to 1 and:
• If the instruction is conditional, COND is set to the condition code field value from the instruction.
• If the instruction is unconditional, COND is set to 0b1110.
A conditional A32 instruction that is known to pass its condition code check can be presented either:
• With COND set to 0b1110, the value for unconditional.
• With the COND value held in the instruction.
When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
• CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
• CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

imm8, bits [19:12]
The immediate value from the issued instruction.

Bits [11:9]
Reserved, RES0.

Rn, bits [8:5]
The Rn value from the issued instruction. Valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction.
When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

Offset, bit [4]
Indicates whether the offset is added or subtracted:
0 Subtract offset.
1 Add offset.
This bit corresponds to the U bit in the instruction encoding.

AM, bits [3:1]
Addressing mode. The permitted values of this field are:
000 Immediate unindexed.
001 Immediate post-indexed.
010 Immediate offset.
011 Immediate pre-indexed.
100 Literal unindexed.
LDC instruction in A32 instruction set only.
For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
110 Literal offset.
LDC instruction only.
For a trapped STC instruction, this encoding is reserved.
The values \(0b101\) and \(0b111\) are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits \([1:0]\) in this subfield correspond to the bits \{P, W\} in the instruction encoding.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

0 Write to memory. STC instruction.
1 Read from memory. LDC instruction.

*Trapping general Non-secure System register accesses to debug registers* on page G1-3911 describes the configuration settings for the trap that is reported using EC value \(0b000110\).

**ISS encoding for an exception from an access to SIMD or floating-point functionality, resulting from HCPTR**

This encoding is used by:

- Access to Advanced SIMD or floating-point functionality trapped by a HCPTR, \{TASE, TCP10\} control.
  
  Excludes exceptions generated because Advanced SIMD and floating-point are not implemented. These are reported with EC value \(0b000000\).

The ISS encoding for these exceptions is:

```
24 23 20 19 6 5 4 3 0
| COND | RES0 | TA | coproc |
```

Excludes exceptions that occur because Advanced SIMD and floating-point functionality is not implemented, or because the value of HCR.TGE or HCR_EL2.TGE is 1. These are reported with EC value \(0b000000\).

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

0 The COND field is not valid.
1 The COND field is valid.

When an A32 instruction is trapped, CV is set to 1.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

**COND, bits [23:20]**

The condition code for the trapped instruction.

When an A32 instruction is trapped, CV is set to 1 and:

- If the instruction is conditional, COND is set to the condition code field value from the instruction.
- If the instruction is unconditional, COND is set to \(0b1110\).

A conditional A32 instruction that is known to pass its condition code check can be presented either:

- With COND set to \(0b1110\), the value for unconditional.
With the COND value held in the instruction.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:

- CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

Bits [19:6]

Reserved, RES0.

TA, bit [5]

Indicates trapped use of Advanced SIMD functionality. The possible values of this bit are:

- 0: Exception was not caused by trapped use of Advanced SIMD functionality.
- 1: Exception was caused by trapped use of Advanced SIMD functionality.

Any use of an Advanced SIMD instruction that is not also a floating-point instruction that is trapped to Hyp mode because of a trap configured in the HCPTR sets this bit to 1.

For a list of these instructions, see Controls of Advanced SIMD operation that do not apply to floating-point operation on page E1-2306.

Bit [4]

Reserved, RES0.

copro, bits [3:0]

When the TA field returns the value 1, this field returns the value 1010, otherwise this field is RES0.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers on page G1-3905.
- Traps to Hyp mode of Non-secure accesses to Advanced SIMD functionality on page G1-3906.

**ISS encoding for an exception from HVC or SVC instruction execution**

This encoding is used by:

- Exception on SVC instruction execution in AArch32 state routed to EL2.
- HVC instruction execution in AArch32 state, when HVC is not disabled.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>24</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>imm16</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reserved, RES0.

imm16, bits [15:0]

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, this is the value of the imm16 field of the issued instruction.
For an SVC instruction:
- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.

The HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

_Supervisor Call exception, when the value of HCR.TGE is 1_ on page G1-3829 describes the configuration settings for the trap reported with EC value 0b010001.

**ISS encoding for an exception from SMC instruction execution**

This encoding is used by:
- Trapped execution of SMC instruction in AArch32 state.

The ISS encoding for these exceptions is:

```
+--------------------------------+--------------+----------+
| 24 23 20 19 18 0               |
| CV  COND  RES0                 |
+--------------------------------+--------------+----------+
```

**CV, bit [24]**

Condition code valid. Possible values of this bit are:
- 0: The COND field is not valid.
- 1: The COND field is valid.

When an A32 instruction is trapped, CV is set to 1.
When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

**COND, bits [23:20]**

The condition code for the trapped instruction.

When an A32 instruction is trapped, CV is set to 1 and:
- If the instruction is conditional, COND is set to the condition code field value from the instruction.
- If the instruction is unconditional, COND is set to 0b1110.

A conditional A32 instruction that is known to pass its condition code check can be presented either:
- With COND set to 0b1110, the value for unconditional.
- With the COND value held in the instruction.

When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
- CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

CCKNOWNPASS, bit [19]

Indicates whether the instruction might have failed its condition code check.

0  The instruction was unconditional, or was conditional and passed its condition code check.

1  The instruction was conditional, and might have failed its condition code check.

Bits [18:0]

Reserved, RES0.

Traps to Hyp mode of Non-secure EL1 execution of SMC instructions on page G1-3901 describes the configuration settings for this trap, for instructions executed in Non-secure PL1 modes.

ISS encoding for an exception from a Prefetch Abort

This encoding is used by:

•  Prefetch Abort from a lower Exception level.

•  Prefetch Abort taken without a change in Exception level.

The ISS encoding for these exceptions is:

<table>
<thead>
<tr>
<th>24</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IFSC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [24:11]

Reserved, RES0.

FnV, bit [10]

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0  HIFAR is valid.

1  HIFAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 010000. It is RES0 for all other aborts.

EA, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of external aborts.

For any abort other than an External abort this bit returns a value of 0.
**Bit [8]**

Reserved, RES0.

**S1PTW, bit [7]**

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

- **0** Fault not on a stage 2 translation for a stage 1 translation table walk.
- **1** Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

**Bit [6]**

Reserved, RES0.

**IFSC, bits [5:0]**

Instruction Fault Status Code. Possible values of this field are:

- **000000** Address size fault, translation table base register
- **000001** Address size fault, level 1
- **000010** Address size fault, level 2
- **000011** Address size fault, level 3
- **000101** Translation fault, level 1
- **000110** Translation fault, level 2
- **000111** Translation fault, level 3
- **001001** Access flag fault, level 1
- **001010** Access flag fault, level 2
- **001011** Access flag fault, level 3
- **001101** Permission fault, level 1
- **001110** Permission fault, level 2
- **001111** Permission fault, level 3
- **010000** Synchronous external abort, not on translation table walk
- **011000** Synchronous parity or ECC error on memory access, not on translation table walk
- **010101** Synchronous external abort, on translation table walk, level 1
- **010110** Synchronous external abort, on translation table walk, level 2
- **010111** Synchronous external abort, on translation table walk, level 3
- **011101** Synchronous parity or ECC error on memory access on translation table walk, level 1
- **011110** Synchronous parity or ECC error on memory access on translation table walk, level 2
- **011111** Synchronous parity or ECC error on memory access on translation table walk, level 3
- **100010** Debug exception, only when the EC value is 0b100001
- **110000** TLB conflict abort

All other values are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in [Reserved values in System and memory-mapped registers and translation table entries][1] on page K1-5477.

For more information about the lookup level associated with a fault, see [The level associated with MMU faults on a Long-descriptor translation table lookup][2] on page G4-4131.

The following sections describe cases where Prefetch Abort exceptions can be routed to Hyp mode, generating exceptions that are reported in the HSR with EC value 0b100000:

- **Abort exceptions, when the value of HCR.TGE is 1** on page G1-3830.
- **Routing debug exceptions to EL2** on page G1-3833.
**ISS encoding for an exception from an Illegal state or PC alignment fault**

This encoding is used by:

- Illegal exception return to AArch32 state.
- PC alignment fault exception.

The ISS encoding for these exceptions is:

```
24 0
RES0
```

**Bits [24:0]**

Reserved, RES0.

For more information about the Illegal state exception, see:

- *Illegal changes to PSTATE.M* on page G1-3809.
- *Illegal return events from AArch32 state* on page G1-3835.
- *Legal returns that set PSTATE.IL to 1* on page G1-3837.
- *The Illegal Execution state exception* on page G1-3837.

For more information about the PC alignment fault exception, see *Branching to an unaligned PC* on page K1-5458.

**ISS encoding for an exception from a Data Abort**

This encoding is used by:

- Data Abort from a lower Exception level.
- Data Abort taken without a change in Exception level.

The ISS encoding for these exceptions is:

```
24 23 22 21 20 19 16 15 14 13 11 10 8 7 6 5 0
SAS SRT RES0 DFSC
```

**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

- 0  No valid instruction syndrome. ISS[23:14] are RES0.
- 1  ISS[23:14] hold a valid instruction syndrome.
This bit is 0 for all faults except Data Aborts generated by stage 2 address translations for which all the following apply to the instruction that generated the Data Abort exception:

- The instruction is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
- The instruction is not performing register writeback.
- The instruction is not using the PC as a source or destination register.

For these cases, ISV is "UNKNOWN" if the exception was generated in Debug state in memory access mode, as described in "Data Aborts in Memory access mode" on page H4-4914, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

--- Note ---

In the A32 instruction set, LDR*T and STR*T instructions always perform register writeback and therefore never return a valid instruction syndrome.

ISV is set to 0 on a stage 2 abort on a stage 1 translation table lookup.

It is IMPLEMENTATION DEFINED whether ISV is set to 1 or 0 on a Synchronous external abort on stage 2 translation table walk.

**SAS, bits [23:22]**

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

- 00 Byte
- 01 Halfword
- 10 Word
- 11 Doubleword

This field is "UNKNOWN" when the value of ISV is "UNKNOWN".

This field is RES0 when the value of ISV is 0.

--- SSE, bit [21] ---

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

- 0 Sign-extension not required.
- 1 Data item must be sign-extended.

For all other operations this bit is 0.

This field is "UNKNOWN" when the value of ISV is "UNKNOWN".

This field is RES0 when the value of ISV is 0.

--- Bit [20] ---

Reserved, RES0.

--- SRT, bits [19:16] ---

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction.

This field is "UNKNOWN" when the value of ISV is "UNKNOWN".

This field is RES0 when the value of ISV is 0.

--- Bit [15] ---

Reserved, RES0.
AR, bit [14]

Acquire/Release. When ISV is 1, the possible values of this bit are:

0   Instruction did not have acquire/release semantics.
1   Instruction did have acquire/release semantics.

This field is **UNKNOWN** when the value of ISV is **UNKNOWN**.

This field is **RES0** when the value of ISV is 0.

Bits [13:11]

Reserved, **RES0**.

FnV, bit [10]

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0   HDFAR is valid.
1   HDFAR is not valid, and holds an **UNKNOWN** value.

This field is valid only if the DFSC code is **0b010000**. It is **RES0** for all other aborts.

EA, bit [9]

External abort type. This bit can provide an **IMPLEMENTATION DEFINED** classification of external aborts.

For any abort other than an External abort this bit returns a value of 0.

CM, bit [8]

Cache maintenance. For a synchronous fault, identifies fault that comes from a cache maintenance or address translation instruction. For synchronous faults, the possible values of this bit are:

0   Fault not generated by a cache maintenance or address translation instruction.
1   Fault generated by a cache maintenance or address translation instruction.

SIPTW, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

0   Fault not on a stage 2 translation for a stage 1 translation table walk.
1   Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is **RES0**.

WnR, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by a write instruction or a read instruction. The possible values of this bit are:

0   Abort caused by a read instruction.
1   Abort caused by a write instruction.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For an asynchronous Data Abort exception this bit is **UNKNOWN**.

DFSC, bits [5:0]

Data Fault Status Code. Possible values of this field are:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>Address size fault, translation table base register</td>
</tr>
<tr>
<td>000001</td>
<td>Address size fault, level 1</td>
</tr>
<tr>
<td>000010</td>
<td>Address size fault, level 2</td>
</tr>
<tr>
<td>000011</td>
<td>Address size fault, level 3</td>
</tr>
</tbody>
</table>
000101  Translation fault, level 1
000110  Translation fault, level 2
000111  Translation fault, level 3
001001  Access flag fault, level 1
001010  Access flag fault, level 2
001011  Access flag fault, level 3
001101  Permission fault, level 1
001110  Permission fault, level 2
001111  Permission fault, level 3
010000  Synchronous external abort, not on translation table walk
011000  Synchronous parity or ECC error on memory access, not on translation table walk
010001  SError interrupt
011001  SError interrupt from a parity or ECC error on memory access
010101  Synchronous external abort, on translation table walk, level 1
010110  Synchronous external abort, on translation table walk, level 2
010111  Synchronous external abort, on translation table walk, level 3
011101  Synchronous parity or ECC error on memory access on translation table walk, level 1
011110  Synchronous parity or ECC error on memory access on translation table walk, level 2
011111  Synchronous parity or ECC error on memory access on translation table walk, level 3
100001  Alignment fault
100010  Debug exception, only when the EC value is 0b100100
110000  TLB conflict abort
110100  IMPLEMENTATION DEFINED fault (Lockdown fault)
110101  IMPLEMENTATION DEFINED fault (Unsupported Exclusive access fault)
All other values are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

For more information about the lookup level associated with a fault, see The level associated with MMU faults on a Long-descriptor translation table lookup on page G4-4131.

The following describe cases where Data Abort exceptions can be routed to Hyp mode, generating exceptions that are reported in the HSR with EC value 0b100100:

- **Abort exceptions, when the value of HCR.TGE is 1 on page G1-3830.**

- **Routing debug exceptions to EL2 on page G1-3833.**

The following describe cases that can cause a Data Abort exception that is taken to Hyp mode, and reported in the HSR with EC value of 0b100000 or 0b100100:

- **Hyp mode control of Non-secure access permissions on page G4-4075.**

- **Memory fault reporting in Hyp mode on page G4-4135.**

**Accessing the HSR:**

To access the HSR:

MRC p15,4,<Rt>,c5,c2,0 ; Read HSR into Rt
MCR p15,4,<Rt>,c5,c2,0 ; Write Rt to HSR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
### G6.2.68 HSTR, Hyp System Trap Register

The HSTR characteristics are:

#### Purpose

Controls trapping to Hyp mode of Non-secure accesses, at EL1 or lower, to the System register in the coproc ≈ 1111 encoding space, by the CRn value used to access the register using MCR or MRC instruction. When the register is accessible using an MCRR or MRRC instruction, this is the CRm value used to access the register.

#### Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

#### Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

#### Configurations

AArch32 System register HSTR is architecturally mapped to AArch64 System register HSTR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

#### Attributes

HSTR is a 32-bit register.

#### Field descriptions

The HSTR bit assignments are:
31 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RES0

T0 T1 T2 T3 T4 T5 T6 T7 T8 T9

Reserved, RES0.

T<n>, bit [n], for n = 0 to 15

Fields T14 and T4 are RES0.

The remaining fields control whether Non-secure EL0 and EL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the System registers in the coproc == 1111 encoding space are trapped to Hyp mode:

0  This control has no effect on Non-secure EL0 or EL1 accesses to System registers.
1  Any Non-secure EL1 MCR, MRC access with coproc == 1111 and CRn == <n> is trapped to Hyp mode if the access is not UNDEFINED when the value of this field is 0.
   Any Non-secure EL1 MCRR, MRRC access with coproc == 1111 and CRm == <n> is trapped to Hyp mode if the access is not UNDEFINED when the value of this field is 0.

For example, when HSTR.T7 is 1:

- Any 32-bit access from a Non-secure EL1 mode, using an MCR or MRC instruction with coproc set to 1111 and <CRn> set to c7, and that is not UNDEFINED when HSTR.T7 is 0, is trapped to Hyp mode.
- Any 64-bit access from a Non-secure EL1 mode, using an MCRR or MRRC instruction with coproc set to 1111 and <CRm> set to c7, and that is not UNDEFINED when HSTR.T7 is 0, is trapped to Hyp mode.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the HSTR:

To access the HSTR:

MRC p15,4,<Rt>,c1,c1,3 ; Read HSTR into Rt
MCR p15,4,<Rt>,c1,c1,3 ; Write Rt to HSTR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.69   HTCR, Hyp Translation Control Register

The HTCR characteristics are:

**Purpose**

Controls translation table walks required for the stage 1 translation of memory accesses from Hyp mode, and holds cacheability and shareability information for the accesses.

Used in conjunction with HTTBR, that defines the translation table base address for the translations.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HTCR is architecturally mapped to AArch64 System register TCR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HTCR is a 32-bit register.

**Field descriptions**

The HTCR bit assignments are:
Bit [31]
Reserved, RES1.

IMP DEF, bit [30]
IMPLEMENTATION DEFINED.

Bits [29:24]
Reserved, RES0.

Bit [23]
Reserved, RES1.

Bits [22:14]
Reserved, RES0.

SH0, bits [13:12]
Shareability attribute for memory associated with translation table walks using HTTBR.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Non-shareable</td>
</tr>
<tr>
<td>10</td>
<td>Outer Shareable</td>
</tr>
<tr>
<td>11</td>
<td>Inner Shareable</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONstrained UNpredictable, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

ORGN0, bits [11:10]
Outer cacheability attribute for memory associated with translation table walks using HTTBR.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Normal memory, Outer Non-cacheable</td>
</tr>
<tr>
<td>01</td>
<td>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable</td>
</tr>
<tr>
<td>10</td>
<td>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable</td>
</tr>
<tr>
<td>11</td>
<td>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable</td>
</tr>
</tbody>
</table>

IRGN0, bits [9:8]
Inner cacheability attribute for memory associated with translation table walks using HTTBR.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Normal memory, Inner Non-cacheable</td>
</tr>
<tr>
<td>01</td>
<td>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable</td>
</tr>
<tr>
<td>10</td>
<td>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable</td>
</tr>
<tr>
<td>11</td>
<td>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable</td>
</tr>
</tbody>
</table>

Bits [7:3]
Reserved, RES0.

T0SZ, bits [2:0]
The size offset of the memory region addressed by HTTBR. The region size is \(2^{(32-T0SZ)}\) bytes.

Accessing the HTCR:
To access the HTCR:

MRC p15,4,<Rt>,c2,c0,2 ; Read HTCR into Rt
MCR p15,4,<Rt>,c2,c0,2 ; Write Rt to HTCR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0010</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.70 HTPIDR, Hyp Software Thread ID Register

The HTPIDR characteristics are:

Purpose

Provides a location where software running in Hyp mode can store thread identifying information that is not visible to Non-secure software executing at EL0 or EL1, for hypervisor management purposes.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T13==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T13==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register HTPIDR is architecturally mapped to AArch64 System register TPIDR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

The PE never updates this register. This means the register is always UNKNOWN on reset.

Attributes

HTPIDR is a 32-bit register.

Field descriptions

The HTPIDR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thread ID</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Thread ID. Thread identifying information stored by software running at this Exception level.
Accessing the HTPIDR:

To access the HTPIDR:

MRC p15,4,<Rt>,c13,c0,2 ; Read HTPIDR into Rt
MCR p15,4,<Rt>,c13,c0,2 ; Write Rt to HTPIDR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1101</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.71 HTTBR, Hyp Translation Table Base Register

The HTTBR characteristics are:

**Purpose**

Holds the base address of the translation table for the stage 1 translation of memory accesses from Hyp mode.

Used in conjunction with the HTCR.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HTTBR is architecturally mapped to AArch64 System register TTB0_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HTTBR is a 64-bit register.

**Field descriptions**

The HTTBR bit assignments are:

```
63  48  47  0
RES0   BADDR
```

**Bits [63:48]**

Reserved, RES0.
BADDR, bits [47:0]

Translation table base address, bits[47:x], Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

- Register bits [x-1:3] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

x is determined from the value of HTCR.T0SZ as follows:

- If HTCR.T0SZ is 0 or 1, x = 5 - HTCR.T0SZ.
- If HTCR.T0SZ is greater than 1, x = 14 - HTCR.T0SZ.

If bits[47:40] of the translation table base address are not zero, an Address size fault is generated.

Accessing the HTTBR:

To access the HTTBR:

MRRC p15,4,<Rt>,<Rt2>,c2 ; Read HTTBR[31:0] into Rt and HTTBR[63:32] into Rt2
MCRR p15,4,<Rt>,<Rt2>,c2 ; Write Rt to HTTBR[31:0] and Rt2 to HTTBR[63:32]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0100</td>
<td>0010</td>
</tr>
</tbody>
</table>
G6.2.72  HVBAR, Hyp Vector Base Address Register

The HVBAR characteristics are:

**Purpose**

Holds the vector base address for any exception that is taken to Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR.EL2.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register HVBAR is architecturally mapped to AArch64 System register VBAR_EL2[31:0].

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HVBAR is a 32-bit register.

**Field descriptions**

The HVBAR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Vector Base Address</td>
</tr>
<tr>
<td>30-4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RES0</td>
</tr>
</tbody>
</table>

**Bits [31:5]**

Vector Base Address. Bits[31:5] of the base address of the exception vectors for exceptions taken to this Exception level. Bits[4:0] of an exception vector are the exception offset.

**Bits [4:0]**

Reserved, RES0.
Accessing the HVBAR:

To access the HVBAR:

MRC p15,4,<Rt>,c12,c0,0 ; Read HVBAR into Rt
MCR p15,4,<Rt>,c12,c0,0 ; Write Rt to HVBAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.73  ICIALLU, Instruction Cache Invalidate All to PoU

The ICIALLU characteristics are:

Purpose

Invalidate all instruction caches to PoU. If branch predictors are architecturally visible, also flush branch predictors.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPU==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

AArch32 System instruction ICIALLU performs the same function as AArch64 System instruction IC IALLU.

Attributes

ICIALLU is a 32-bit System instruction.

Field descriptions

ICIALLU ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the ICIALLU instruction:

The ICIALLU instruction is executed as:

MCR p15,0,<Rt>,c7,c5,0 ; ICIALLU operation, ignoring the value in Rt
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0111</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>

The PE ignores the value of <Rt>. Software does not have to write a value to this register before issuing this instruction.
G6.2.74 ICIALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable

The ICIALLUIS characteristics are:

**Purpose**

Invalidate all instruction caches Inner Shareable to PoU. If branch predictors are architecturally visible, also flush branch predictors.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPU==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction ICIALLUIS performs the same function as AArch64 System instruction IC IALLUIS.

**Attributes**

ICIALLUIS is a 32-bit System instruction.

**Field descriptions**

ICIALLUIS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the ICIALLUIS instruction:**

The ICIALLUIS instruction is executed as:

```
MCR p15,0,<Rt>,c7,c1,0 ; ICIALLUIS operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>

The PE ignores the value of <Rt>. Software does not have to write a value to this register before issuing this instruction.
G6.2.75   ICIMVAU, Instruction Cache line Invalidate by VA to PoU

The ICIMVAU characteristics are:

**Purpose**

Invalidate instruction cache line by virtual address to PoU.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TPU==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TPU==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

AArch32 System instruction ICIMVAU performs the same function as AArch64 System instruction ICIVAU.

**Attributes**

ICIMVAU is a 32-bit System instruction.

**Field descriptions**

The ICIMVAU input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Virtual address to use

**Bits [31:0]**

Virtual address to use.

**Executing the ICIMVAU instruction:**

The ICIMVAU instruction is executed as:
MCR p15,0,<Rt>,c7,c5,1 ; ICIMVAU operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>011</td>
<td>010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.76   ID_AFR0, Auxiliary Feature Register 0

The ID_AFR0 characteristics are:

Purpose

Provides information about the IMPLEMENTATION DEFINED features of the PE in AArch32.
Must be interpreted with the Main ID Register, MIDR.
For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.
AArch32 System register ID_AFR0 is architecturally mapped to AArch64 System register ID_AFR0_EL1.

Attributes

ID_AFR0 is a 32-bit register.

Field descriptions

The ID_AFR0 bit assignments are:
Bits [31:16]  
Reserved, RES0.

**IMPLEMENTATION DEFINED**, bits [15:12]  
IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED**, bits [11:8]  
IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED**, bits [7:4]  
IMPLEMENTATION DEFINED.

**IMPLEMENTATION DEFINED**, bits [3:0]  
IMPLEMENTATION DEFINED.

**Accessing the ID_AFR0:**

To access the ID_AFR0:

```
MRC p15,0,<Rt>,c0,c1,3 ; Read ID_AFR0 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.77 ID_DFR0, Debug Feature Register 0

The ID_DFR0 characteristics are:

**Purpose**

Provides top level information about the debug system in AArch32.

Must be interpreted with the Main ID Register, MIDR.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_DFR0 is architecturally mapped to AArch64 System register ID_DFR0_EL1.

**Attributes**

ID_DFR0 is a 32-bit register.

**Field descriptions**

The ID_DFR0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit Assignment</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
</tr>
<tr>
<td>28 27</td>
<td>PerfMon</td>
</tr>
<tr>
<td>24 23</td>
<td>MProfDbg</td>
</tr>
<tr>
<td>20 19</td>
<td>MMapTrc</td>
</tr>
<tr>
<td>16 15</td>
<td>CopTrc</td>
</tr>
<tr>
<td>12 11</td>
<td>MMapDbg</td>
</tr>
<tr>
<td>8  7</td>
<td>CopSDbg</td>
</tr>
<tr>
<td>4  3</td>
<td>CopDbg</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Bits [31:28]

Reserved, RES0.

PerfMon, bits [27:24]
Performance Monitors. Support for System registers-based ARM Performance Monitors Extension, using registers in the coproc \( \equiv 1111 \) encoding space, for A and R profile processors. Defined values are:

- 0000: Performance Monitors Extension System registers not implemented.
- 0001: Support for Performance Monitors Extension version 1 (PMUv1) System registers.
- 0010: Support for Performance Monitors Extension version 2 (PMUv2) System registers.
- 0011: Support for Performance Monitors Extension version 3 (PMUv3) System registers.
- 1111: IMPLEMENTATION DEFINED form of Performance Monitors System registers supported. PMUv3 not supported.

All other values are reserved.
In ARMv8-A the permitted values are 0000, 0011, and 1111.
In ARMv7, the value 0000 can mean that PMUv1 is implemented. PMUv1 is not permitted in an ARMv8 implementation.

MProfDbg, bits [23:20]
M Profile Debug. Support for memory-mapped debug model for M profile processors. Defined values are:

- 0000: Not supported.
- 0001: Support for M profile Debug architecture, with memory-mapped access.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

MMapTrc, bits [19:16]
Memory Mapped Trace. Support for memory-mapped trace model. Defined values are:

- 0000: Not supported.
- 0001: Support for ARM trace architecture, with memory-mapped access.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
In the Trace registers, the ETMIDR gives more information about the implementation.

CopTrc, bits [15:12]
Support for System registers-based trace model, using registers in the coproc \( \equiv 1110 \) encoding space. Defined values are:

- 0000: Not supported.
- 0001: Support for ARM trace architecture, with System registers access.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
In the Trace registers, the ETMIDR gives more information about the implementation.

MMapDbg, bits [11:8]
Memory Mapped Debug. Support for v7 memory-mapped debug model, for A and R profile processors.

In ARMv8-A this field is RES0.
The optional memory map defined by ARMv8 is not compatible with ARMv7.
CopSDbg, bits [7:4]
Support for a System registers-based Secure debug model, using registers in the coproc = 1110 encoding space, for an A profile processor that includes EL3.
If EL3 is not implemented and the implemented Security state is Non-Secure state, this field is RES0. Otherwise, this field reads the same as bits [3:0].

CopDbg, bits [3:0]
Support for System registers-based debug model, using registers in the coproc == 1110 encoding space, for A and R profile processors. Defined values are:
- 0000 Not supported.
- 0010 Support for ARMv6, v6 Debug architecture, with System registers access.
- 0011 Support for ARMv6, v6.1 Debug architecture, with System registers access.
- 0100 Support for ARMv7, v7 Debug architecture, with System registers access.
- 0101 Support for ARMv7, v7.1 Debug architecture, with System registers access.
- 0110 Support for ARMv8 debug architecture, with System registers access.
All other values are reserved.
In ARMv8-A the permitted values are 0000, and 0110.

Accessing the ID_DFR0:
To access the ID_DFR0:
MRC p15,0,<Rt>,c0,c1,2 ; Read ID_DFR0 into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.78 ID_ISAR0, Instruction Set Attribute Register 0

The ID_ISAR0 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32. Must be interpreted with ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, and ID_ISAR5.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states. AArch32 System register ID_ISAR0 is architecturally mapped to AArch64 System register ID_ISAR0_EL1.

**Attributes**

ID_ISAR0 is a 32-bit register.

**Field descriptions**

The ID_ISAR0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>Divide</td>
<td>Debug</td>
<td>Coproc</td>
<td>CmpBranch</td>
<td>BitField</td>
<td>BitCount</td>
<td>Swap</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bits [31:28]
Reserved, RES0.

Divide, bits [27:24]
Indicates the implemented Divide instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds SDIV and UDIV in the T32 instruction set.
- **0010**: As for 0001, and adds SDIV and UDIV in the A32 instruction set.

All other values are reserved.
In ARMv8-A the only permitted value is 0010.

Debug, bits [23:20]
Indicates the implemented Debug instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds BKPT.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Coproc, bits [19:16]
Indicates the implemented System register access instructions. Defined values are:

- **0000**: None implemented, except for instructions separately attributed by the architecture to provide access to AArch32 System registers and System instructions.
- **0001**: Adds generic CDP, LDC, MCR, MRC, and STC.
- **0010**: As for 0001, and adds generic CDP2, LDC2, MCR2, MRC2, and STC2.
- **0011**: As for 0010, and adds generic MCRR and MRRC.
- **0100**: As for 0011, and adds generic MCRR2 and MRRC2.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

CmpBranch, bits [15:12]
Indicates the implemented combined Compare and Branch instructions in the T32 instruction set. Defined values are:

- **0000**: None implemented.
- **0001**: Adds CBNZ and CBZ.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

BitField, bits [11:8]
Indicates the implemented BitField instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds BFC, BFI, SBFX, and UBFX.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

BitCount, bits [7:4]
Indicates the implemented Bit Counting instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds CLZ.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Swap, bits [3:0]**

Indicates the implemented Swap instructions in the A32 instruction set. Defined values are:

- **0000** None implemented.
- **0001** Adds SWP and SWPB.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**Accessing the ID_ISAR0:**

To access the ID_ISAR0:

MRC p15, 0, <Rt>, c0, c2, 0 ; Read ID_ISAR0 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.79 ID_ISAR1, Instruction Set Attribute Register 1

The ID_ISAR1 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0, ID_ISAR2, ID_ISAR3, ID_ISAR4, and ID_ISAR5.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_ISAR1 is architecturally mapped to AArch64 System register ID_ISAR1_EL1.

**Attributes**

ID_ISAR1 is a 32-bit register.

**Field descriptions**

The ID_ISAR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jazelle</td>
<td>Interwork</td>
<td>Immediate</td>
<td>IfThen</td>
<td>Extend</td>
<td>Except_AR</td>
<td>Except</td>
<td>Endian</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Jazelle, bits [31:28]
Indicates the implemented Jazelle extension instructions. Defined values are:

0000  No support for Jazelle.
0001  Adds the BXJ instruction, and the J bit in the PSR. This setting might indicate a trivial implementation of the Jazelle extension.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Interwork, bits [27:24]
Indicates the implemented Interworking instructions. Defined values are:

0000  None implemented.
0001  Adds the BX instruction, and the T bit in the PSR.
0010  As for 0001, and adds the BLX instruction. PC loads have BX-like behavior.
0011  As for 0010, and guarantees that data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior.

All other values are reserved.
In ARMv8-A the only permitted value is 0011.

Immediate, bits [23:20]
Indicates the implemented data-processing instructions with long immediates. Defined values are:

0000  None implemented.
0001  Adds:

• The MOVT instruction.
• The MOV instruction encodings with zero-extended 16-bit immediates.
• The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and the other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

IfThen, bits [19:16]
Indicates the implemented If-Then instructions in the T32 instruction set. Defined values are:

0000  None implemented.
0001  Adds the IT instructions, and the IT bits in the PSRs.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Extend, bits [15:12]
Indicates the implemented Extend instructions. Defined values are:

0000  No scalar sign-extend or zero-extend instructions are implemented, where scalar instructions means non-Advanced SIMD instructions.
0001  Adds the SXTB, SXTH, UXTB, and UXTH instructions.
0010  As for 0001, and adds the SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0010.
Except_AR, bits [11:8]
Indicates the implemented A and R profile exception-handling instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds the SRS and RFE instructions, and the A and R profile forms of the CPS instruction.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

Except, bits [7:4]
Indicates the implemented exception-handling instructions in the ARM instruction set. Defined values are:

- **0000**: Not implemented. This indicates that the User bank and Exception return forms of the LDM and STM instructions are not implemented.
- **0001**: Adds the LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

Endian, bits [3:0]
Indicates the implemented Endian instructions. Defined values are:

- **0000**: None implemented.
- **0001**: Adds the SETEND instruction, and the E bit in the PSRs.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0001.

Accessing the ID_ISAR1:

To access the ID_ISAR1:

MRC p15,0,<Rt>,c0,c2,1 ; Read ID_ISAR1 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.80 ID_ISAR2, Instruction Set Attribute Register 2

The ID_ISAR2 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.
Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR3, ID_ISAR4, and ID_ISAR5.
For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.
AArch32 System register ID_ISAR2 is architecturally mapped to AArch64 System register ID_ISAR2_EL1.

**Attributes**

ID_ISAR2 is a 32-bit register.

**Field descriptions**

The ID_ISAR2 bit assignments are:
Reversal, bits [31:28]

Indicates the implemented Reversal instructions. Defined values are:

- **0000** None implemented.
- **0001** Adds the REV, REV16, and REVSH instructions.
- **0010** As for **0001**, and adds the RBIT instruction.

All other values are reserved.

In ARMv8-A the only permitted value is **0010**.

PSR_AR, bits [27:24]

Indicates the implemented A and R profile instructions to manipulate the PSR. Defined values are:

- **0000** None implemented.
- **0001** Adds the MRS and MSR instructions, and the exception return forms of data-processing instructions.

All other values are reserved.

In ARMv8-A the only permitted value is **0001**.

The exception return forms of the data-processing instructions are:

- In the A32 instruction set, data-processing instructions with the PC as the destination and the S bit set. These instructions might be affected by the WithShifts attribute.
- In the T32 instruction set, the SUBS PC,LR,#N instruction.

MultU, bits [23:20]

Indicates the implemented advanced unsigned Multiply instructions. Defined values are:

- **0000** None implemented.
- **0001** Adds the UMULL and UMLAL instructions.
- **0010** As for **0001**, and adds the UMAAL instruction.

All other values are reserved.

In ARMv8-A the only permitted value is **0010**.

MultS, bits [19:16]

Indicates the implemented advanced signed Multiply instructions. Defined values are:

- **0000** None implemented.
- **0001** Adds the SMLLLB, SMLLLBT, SMLLLTB, SMLIALLB, SMLIALLT, SMLATB, SMLATT, SMLAWB, SMLAWLT, SMULBB, SMULBBT, SMULBT, SMULTB, SMULTT, SMULWT, and SMULWT instructions. Also adds the Q bit in the PSRs.
- **0010** As for **0001**, and adds the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMLDA, SMLAR, SMMLS, SMMLSR, SMMLUL, SMMLULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions.

All other values are reserved.

In ARMv8-A the only permitted value is **0011**.
Mult, bits [15:12]
Indicates the implemented additional Multiply instructions. Defined values are:

- 0000: No additional instructions implemented. This means only MUL is implemented.
- 0001: Adds the MLA instruction.
- 0010: As for 0001, and adds the MLS instruction.

All other values are reserved.
In ARMv8-A the only permitted value is 0010.

MultiAccessInt, bits [11:8]
Indicates the support for interruptible multi-access instructions. Defined values are:

- 0000: No support. This means the LDM and STM instructions are not interruptible.
- 0001: LDM and STM instructions are restartable.
- 0010: LDM and STM instructions are continuable.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

MemHint, bits [7:4]
Indicates the implemented Memory Hint instructions. Defined values are:

- 0000: None implemented.
- 0001: Adds the PLD instruction.
- 0010: Adds the PLD instruction. (0001 and 0010 have identical effects.)
- 0011: As for 0001 (or 0010), and adds the PLI instruction.
- 0100: As for 0011, and adds the PLDW instruction.

All other values are reserved.
In ARMv8-A the only permitted value is 0100.

LoadStore, bits [3:0]
Indicates the implemented additional load/store instructions. Defined values are:

- 0000: No additional load/store instructions implemented.
- 0001: Adds the LDRD and STRD instructions.
- 0010: As for 0001, and adds the Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, STLEXH, STLEX, STLEXD) instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0010.

Accessing the ID_ISAR2:
To access the ID_ISAR2:

```
MRC p15,0,<Rt>,c0,c2,2 ; Read ID_ISAR2 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.81 ID_ISAR3, Instruction Set Attribute Register 3

The ID_ISAR3 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR4, and ID_ISAR5.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_ISAR3 is architecturally mapped to AArch64 System register ID_ISAR3_EL1.

**Attributes**

ID_ISAR3 is a 32-bit register.

**Field descriptions**

The ID_ISAR3 bit assignments are:
T32EE, bits [31:28]
Indicates the implemented T32EE instructions. Defined values are:

0000 None implemented.
0001 Adds the ENTERX and LEAEX instructions, and modifies the load behavior to include null checking.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

TrueNOP, bits [27:24]
Indicates the implemented true NOP instructions. Defined values are:

0000 None implemented. This means there are no NOP instructions that do not have any register dependencies.
0001 Adds true NOP instructions in both the T32 and A32 instruction sets. This also permits additional NOP-compatible hints.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

T32Copy, bits [23:20]
Indicates the support for T32 non flag-setting MOV instructions. Defined values are:

0000 Not supported. This means that in the T32 instruction set, encoding T1 of the MOV (register) instruction does not support a copy from a low register to a low register.
0001 Adds support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

TabBranch, bits [19:16]
Indicates the implemented Table Branch instructions in the T32 instruction set. Defined values are:

0000 None implemented.
0001 Adds the TBB and TBH instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

SynchPrim, bits [15:12]
Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions. Defined values are:

0000 If SynchPrim_frac == 0000, no Synchronization Primitives implemented.
0001 If SynchPrim_frac == 0000, adds the LDREX and STREX instructions.
If SynchPrim_frac == 0011, also adds the CLREX, LDREXB, STREXB, and STREXH instructions.
0010 If SynchPrim_frac == 0000, as for [0001, 0011] and also adds the LDREXD and STREXD instructions.

All other combinations of SynchPrim and SynchPrim_frac are reserved.
In ARMv8-A the only permitted value is 0010.

SVC, bits [11:8]
Indicates the implemented SVC instructions. Defined values are:

0000 Not implemented.
0001 Adds the SVC instruction.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**SIMD, bits [7:4]**

Indicates the implemented SIMD instructions. Defined values are:

- **0000** None implemented.
- **0001** Adds the SSAT and USAT instructions, and the Q bit in the PSRs.
- **0011** As for 0001, and adds the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXHTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs.

All other values are reserved.

In ARMv8-A the only permitted value is 0011.

The SIMD field relates only to implemented instructions that perform SIMD operations on the general-purpose registers. In an implementation that supports floating-point and Advanced SIMD instructions, MVFR0, MVFR1, and MVFR2 give information about the implemented Advanced SIMD instructions.

**Saturate, bits [3:0]**

Indicates the implemented Saturate instructions. Defined values are:

- **0000** None implemented. This means no non-Advanced SIMD saturate instructions are implemented.
- **0001** Adds the QADD, QDADD, QDSUB, and QSUB instructions, and the Q bit in the PSRs.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**Accessing the ID_ISAR3:**

To access the ID_ISAR3:

`MRC p15,0,<Rt>,c0,c2,3 ; Read ID_ISAR3 into Rt`

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td>0000</td>
<td>0010</td>
<td>011</td>
<td></td>
</tr>
</tbody>
</table>
G6.2.82 ID_ISAR4, Instruction Set Attribute Register 4

The ID_ISAR4 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, and ID_ISAR5.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_ISAR4 is architecturally mapped to AArch64 System register ID_ISAR4_EL1.

**Attributes**

ID_ISAR4 is a 32-bit register.

**Field descriptions**

The ID_ISAR4 bit assignments are:
SWP_frac, bits [31:28]
Indicates support for the memory system locking the bus for SWP or SWPB instructions. Defined values are:

- 0000: SWP or SWPB instructions not implemented.
- 0001: SWP or SWPB implemented but only in a uniprocessor context. SWP and SWPB do not guarantee whether memory accesses from other masters can come between the load memory access and the store memory access of the SWP or SWPB.

All other values are reserved. This field is valid only if the ID_ISAR0.Swap_instrs field is 0000.
In ARMv8-A the only permitted value is 0000.

PSR_M, bits [27:24]
Indicates the implemented M profile instructions to modify the PSRs. Defined values are:

- 0000: None implemented.
- 0001: Adds the M profile forms of the CPS, MRS, and MSR instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

SynchPrim_frac, bits [23:20]
Used in conjunction with ID_ISAR3.SynchPrim to indicate the implemented Synchronization Primitive instructions. Possible values are:

- 0000: If SynchPrim == 0000, no Synchronization Primitives implemented. If SynchPrim == 0001, adds the LDREX and STREX instructions. If SynchPrim == 0010, also adds the CLREX, LDREXB, LDREXH, STREX, STREXB, STREXH, LDREXD, and STREXD instructions.
- 0011: If SynchPrim == 0001, adds the LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, and STREXH instructions.

All other combinations of SynchPrim and SynchPrim_frac are reserved.
In ARMv8-A the only permitted value is 0000.

Barrier, bits [19:16]
Indicates the implemented Barrier instructions in the A32 and T32 instruction sets. Defined values are:

- 0000: None implemented. Barrier operations are provided only as System instructions in the (coproc==1111) encoding space.
- 0001: Adds the DMB, DSB, and ISB barrier instructions.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

SMC, bits [15:12]
Indicates the implemented SMC instructions. Defined values are:

- 0000: None implemented.
- 0001: Adds the SMC instruction.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Writeback, bits [11:8]**

Indicates the support for Writeback addressing modes. Defined values are:

0000  Basic support. Only the LDM, STM, PUSH, POP, SRS, and RFE instructions support writeback addressing modes. These instructions support all of their writeback addressing modes.

0001  Adds support for all of the writeback addressing modes.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**WithShifts, bits [7:4]**

Indicates the support for instructions with shifts. Defined values are:

0000  Nonzero shifts supported only in MOV and shift instructions.

0001  Adds support for shifts of loads and stores over the range LSL 0-3.

0011  As for 0001, and adds support for other constant shift options, both on load/store and other instructions.

0100  As for 0011, and adds support for register-controlled shift options.

All other values are reserved.

In ARMv8-A the only permitted value is 0100.

**Unpriv, bits [3:0]**

Indicates the implemented unprivileged instructions. Defined values are:

0000  None implemented. No T variant instructions are implemented.

0001  Adds the LDRBT, LDRT, STRBT, and STRT instructions.

0010  As for 0001, and adds the LDRHT, LDRSBT, LDRSHT, and STRHT instructions.

All other values are reserved.

In ARMv8-A the only permitted value is 0010.

**Accessing the ID_ISAR4:**

To access the ID_ISAR4:

```
MRC p15,0,<Rt>,c0,c2,4 ; Read ID_ISAR4 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.83 ID_ISAR5, Instruction Set Attribute Register 5

The ID_ISAR5 characteristics are:

**Purpose**

Provides information about the instruction sets implemented by the PE in AArch32.

Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, and ID_ISAR4.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If `HCR.TID3==1`, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If `HCR_EL2.TID3==1`, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If `HSTR.T0==1`, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If `HSTR_EL2.T0==1`, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_ISAR5 is architecturally mapped to AArch64 System register ID_ISAR5_EL1.

**Attributes**

ID_ISAR5 is a 32-bit register.

**Field descriptions**

The ID_ISAR5 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CRC32</td>
<td>SHA2</td>
<td>SHA1</td>
<td>AES</td>
<td>SEVL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bits [31:20]
Reserved, RES0.

CRC32, bits [19:16]
Indicates whether CRC32 instructions are implemented in AArch32.
0000 No CRC32 instructions implemented.
0001 CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, and CRC32CW instructions implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

SHA2, bits [15:12]
Indicates whether SHA2 instructions are implemented in AArch32.
0000 No SHA2 instructions implemented.
0001 SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

SHA1, bits [11:8]
Indicates whether SHA1 instructions are implemented in AArch32.
0000 No SHA1 instructions implemented.
0001 SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

AES, bits [7:4]
Indicates whether AES instructions are implemented in AArch32.
0000 No AES instructions implemented.
0001 AESE, AESD, AESMC, and AESIMC implemented.
0010 As for 0001, plus PMULL/PMULL2 instructions operating on 64-bit data quantities.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0010.

SEVL, bits [3:0]
Indicates whether the SEVL instruction is implemented in AArch32.
0000 SEVL is implemented as a NOP.
0001 SEVL is implemented as Send Event Local.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

Accessing the ID_ISAR5:

To access the ID_ISAR5:
MRC p15,0,<Rt>,c0,c2,5 ; Read ID_ISAR5 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.84  ID_MMFR0, Memory Model Feature Register 0

The ID_MMFR0 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR1, ID_MMFR2, ID_MMFR3, and ID_MMFR4.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_MMFR0 is architecturally mapped to AArch64 System register ID_MMFR0_EL1.

**Attributes**

ID_MMFR0 is a 32-bit register.

**Field descriptions**

The ID_MMFR0 bit assignments are:
InnerShr, bits [31:28]
Innermost Shareability. Indicates the innermost shareability domain implemented. Defined values are:

- 0000 Implemented as Non-cacheable.
- 0001 Implemented with hardware coherency support.
- 1111 Shareability ignored.

All other values are reserved.
In ARMv8 the permitted values are 0000, 0001, and 1111.
This field is valid only if the implementation supports two levels of shareability, as indicated by ID_MMFR0.ShareLvl having the value 0001.
When ID_MMFR0.ShareLvl is zero, this field is UNK.

FCSE, bits [27:24]
Indicates whether the implementation includes the FCSE. Defined values are:

- 0000 Not supported.
- 0001 Support for FCSE.

All other values are reserved.
In ARMv8 the only permitted value is 0000.

AuxReg, bits [23:20]
Auxiliary Registers. Indicates support for Auxiliary registers. Defined values are:

- 0000 None supported.
- 0001 Support for Auxiliary Control Register only.
- 0010 Support for Auxiliary Fault Status Registers (AIFSR and ADFSR) and Auxiliary Control Register.

All other values are reserved.
In ARMv8 the only permitted value is 0010.

Note
Accesses to unimplemented Auxiliary registers are UNDEFINED.

TCM, bits [19:16]
Indicates support for TCMs and associated DMAs. Defined values are:

- 0000 Not supported.
- 0001 Support is IMPLEMENTATION DEFINED. ARMv7 requires this setting.
- 0010 Support for TCM only, ARMv6 implementation.
- 0011 Support for TCM and DMA, ARMv6 implementation.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

ShareLvl, bits [15:12]
Shareability Levels. Indicates the number of shareability levels implemented. Defined values are:

- 0000 One level of shareability implemented.
Two levels of shareability implemented.
All other values are reserved.
In ARMv8 the only permitted value is 0001.

OuterShr, bits [11:8]
Outermost Shareability. Indicates the outermost shareability domain implemented. Defined values are:
0000 Implemented as Non-cacheable.
0001 Implemented with hardware coherency support.
1111 Shareability ignored.
All other values are reserved.
In ARMv8 the permitted values are 0000, 0001, and 1111.

PMSA, bits [7:4]
Indicates support for a PMSA. Defined values are:
0000 Not supported.
0001 Support for IMPLEMENTATION DEFINED PMSA.
0010 Support for PMSAv6, with a Cache Type Register implemented.
0011 Support for PMSAv7, with support for memory subsections. ARMv7-R profile.
All other values are reserved.
In ARMv8-A the only permitted value is 0000.

VMSA, bits [3:0]
Indicates support for a VMSA. Defined values are:
0000 Not supported.
0001 Support for IMPLEMENTATION DEFINED VMSA.
0010 Support for VMSAv6, with Cache and TLB Type Registers implemented.
0011 Support for VMSAv7, with support for remapping and the Access flag. ARMv7-A profile.
0100 As for 0011, and adds support for the PXN bit in the Short-descriptor translation table format descriptors.
0101 As for 0100, and adds support for the Long-descriptor translation table format.
All other values are reserved.
In ARMv8-A the only permitted value is 0101.

Accessing the ID_MMFR0:
To access the ID_MMFR0:
MRC p15,0,<Rt>,c0,c1,4 ; Read ID_MMFR0 into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.85   ID_MMFR1, Memory Model Feature Register 1

The ID_MMFR1 characteristics are:

Purpose

Provides information about the implemented memory model and memory management support in
AArch32.

Must be interpreted with ID_MMFR0, ID_MMFR2, ID_MMFR3, and ID_MMFR4.

For general information about the interpretation of the ID registers see Principles of the ID scheme
for fields in ID registers on page G4-4169.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible
as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception
prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to
AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on
page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp
  mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to
  EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp
  mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.
AArch32 System register ID_MMFR1 is architecturally mapped to AArch64 System register
ID_MMFR1_EL1.

Attributes

ID_MMFR1 is a 32-bit register.

Field descriptions

The ID_MMFR1 bit assignments are:
### BPred, bits [31:28]
Branch Predictor. Indicates branch predictor management requirements. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>No branch predictor, or no MMU present. Implies a fixed MPU configuration.</td>
</tr>
<tr>
<td>0001</td>
<td>Branch predictor requires flushing on:</td>
</tr>
<tr>
<td></td>
<td>• Enabling or disabling a stage of address translation.</td>
</tr>
<tr>
<td></td>
<td>• Writing new data to instruction locations.</td>
</tr>
<tr>
<td></td>
<td>• Writing new mappings to the translation tables.</td>
</tr>
<tr>
<td></td>
<td>• Changes to the TTBR0, TTBR1, or TTBCR registers.</td>
</tr>
<tr>
<td></td>
<td>• Changes to the ContextID or ASID, or to the FCSE ProcessID if this is supported.</td>
</tr>
<tr>
<td>0010</td>
<td>Branch predictor requires flushing on:</td>
</tr>
<tr>
<td></td>
<td>• Enabling or disabling a stage of address translation.</td>
</tr>
<tr>
<td></td>
<td>• Writing new data to instruction locations.</td>
</tr>
<tr>
<td></td>
<td>• Writing new mappings to the translation tables.</td>
</tr>
<tr>
<td></td>
<td>• Any change to the TTBR0, TTBR1, or TTBCR registers without a change to the corresponding ContextID or ASID, or FCSE ProcessID if this is supported.</td>
</tr>
<tr>
<td>0011</td>
<td>Branch predictor requires flushing only on writing new data to instruction locations.</td>
</tr>
<tr>
<td>0100</td>
<td>For execution correctness, branch predictor requires no flushing at any time.</td>
</tr>
<tr>
<td></td>
<td>All other values are reserved.</td>
</tr>
</tbody>
</table>

In ARMv8-A the permitted values are 0010, 0011, or 0100. For values other than 0000 and 0100 the ARM Architecture Reference Manual, or the product documentation, might give more information about the required maintenance.

### L1TstCln, bits [27:24]
Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None supported.</td>
</tr>
<tr>
<td>0001</td>
<td>Supported Level 1 data cache test and clean operations are:</td>
</tr>
<tr>
<td></td>
<td>• Test and clean data cache.</td>
</tr>
<tr>
<td>0010</td>
<td>As for 0001, and adds:</td>
</tr>
<tr>
<td></td>
<td>• Test, clean, and invalidate data cache.</td>
</tr>
<tr>
<td></td>
<td>All other values are reserved.</td>
</tr>
</tbody>
</table>

In ARMv8-A the only permitted value is 0000.

### L1Uni, bits [23:20]
Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None supported.</td>
</tr>
<tr>
<td>0001</td>
<td>Supported entire Level 1 cache operations are:</td>
</tr>
<tr>
<td></td>
<td>• Invalidate cache, including branch predictor if appropriate.</td>
</tr>
<tr>
<td></td>
<td>• Invalidate branch predictor, if appropriate.</td>
</tr>
<tr>
<td>0010</td>
<td>As for 0001, and adds:</td>
</tr>
<tr>
<td></td>
<td>• Clean cache, using a recursive model that uses the cache dirty status bit.</td>
</tr>
</tbody>
</table>
• Clean and invalidate cache, using a recursive model that uses the cache dirty status bit.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

L1Hvd, bits [19:16]

Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation. Defined values are:

0000 None supported.

0001 Supported entire Level 1 cache operations are:
  • Invalidate instruction cache, including branch predictor if appropriate.
  • Invalidate branch predictor, if appropriate.

0010 As for 0001, and adds:
  • Invalidate data cache.
  • Invalidate data cache and instruction cache, including branch predictor if appropriate.

0011 As for 0010, and adds:
  • Clean data cache, using a recursive model that uses the cache dirty status bit.
  • Clean and invalidate data cache, using a recursive model that uses the cache dirty status bit.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

L1UniSW, bits [15:12]

Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation. Defined values are:

0000 None supported.

0001 Supported Level 1 unified cache line maintenance operations by set/way are:
  • Clean cache line by set/way.

0010 As for 0001, and adds:
  • Clean and invalidate cache line by set/way.

0011 As for 0010, and adds:
  • Invalidate cache line by set/way.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

L1HvdSW, bits [11:8]

Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation. Defined values are:

0000 None supported.

0001 Supported Level 1 Harvard cache line maintenance operations by set/way are:
  • Clean data cache line by set/way.
  • Clean and invalidate data cache line by set/way.

0010 As for 0001, and adds:
  • Invalidate data cache line by set/way.

0011 As for 0010, and adds:
  • Invalidate instruction cache line by set/way.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

**L1UniVA, bits [7:4]**

Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation. Defined values are:

- **0000** None supported.
- **0001** Supported Level 1 unified cache line maintenance operations by VA are:
  - Clean cache line by VA.
  - Invalidate cache line by VA.
  - Clean and invalidate cache line by VA.
- **0010** As for 0001, and adds:
  - Invalidate branch predictor by VA, if branch predictor is implemented.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**L1HvdVA, bits [3:0]**

Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation. Defined values are:

- **0000** None supported.
- **0001** Supported Level 1 Harvard cache line maintenance operations by VA are:
  - Clean data cache line by VA.
  - Invalidate data cache line by VA.
  - Clean and invalidate data cache line by VA.
  - Clean instruction cache line by VA.
- **0010** As for 0001, and adds:
  - Invalidate branch predictor by VA, if branch predictor is implemented.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

**Accessing the ID_MMFR1:**

To access the ID_MMFR1:

```
MRC p15,0,<Rt>,c0,c1,5 ; Read ID_MMFR1 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.86   ID_MMFR2, Memory Model Feature Register 2

The ID_MMFR2 characteristics are:

Purpose

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0, ID_MMFR1, ID_MMFR3, and ID_MMFR4.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_MMFR2 is architecturally mapped to AArch64 System register ID_MMFR2_EL1.

Attributes

ID_MMFR2 is a 32-bit register.

Field descriptions

The ID_MMFR2 bit assignments are:
### HWAccFlg, bits [31:28]

Hardware Access Flag. In earlier versions of the ARM Architecture, this field indicates support for a Hardware Access flag, as part of the VMSAv7 implementation. Defined values are:

- **0000** Not supported.
- **0001** Support for VMSAv7 Access flag, updated in hardware.
- All other values are reserved.

In ARMv8 the only permitted value is **0000**.

### WFIStall, bits [27:24]

Wait For Interrupt Stall. Indicates the support for Wait For Interrupt (WFI) stalling. Defined values are:

- **0000** Not supported.
- **0001** Support for WFI stalling.
- All other values are reserved.

In ARMv8 the permitted values are **0000** and **0001**.

### MemBarr, bits [23:20]

Memory Barrier. Indicates the supported memory barrier System instructions in the (coproc==1111) encoding space:

- **0000** None supported.
- **0001** Supported memory barrier System instructions are:
  - Data Synchronization Barrier (DSB).
- **0010** As for **0001**, and adds:
  - Instruction Synchronization Barrier (ISB).
  - Data Memory Barrier (DMB).
- All other values are reserved.

In ARMv8 the only permitted value is **0010**.

ARM deprecates the use of these operations. ID_ISAR4.Barrier_instrs indicates the level of support for the preferred barrier instructions.

### UniTLB, bits [19:16]

Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation. Defined values are:

- **0000** Not supported.
- **0001** Supported unified TLB maintenance operations are:
  - Invalidate all entries in the TLB.
  - Invalidate TLB entry by VA.
- **0010** As for **0001**, and adds:
  - Invalidate TLB entries by ASID match.
- **0011** As for **0010**, and adds:
  - Invalidate instruction TLB and data TLB entries by VA All ASID. This is a shared unified TLB operation.
0100  As for 0011, and adds:
  • Invalidate Hyp mode unified TLB entry by VA.
  • Invalidate entire Non-secure PL1&0 unified TLB.
  • Invalidate entire Hyp mode unified TLB.
0101  As for 0100, and adds the following operations: TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, TLBIMVALH.
0110  As for 0101, and adds the following operations: TLBIIPAS2IS, TLBIIPAS2 LIS, TLBIIPAS2, TLBIIPAS2L.

All other values are reserved.

In ARMv8-A the only permitted value is 0110.

HvdTLB, bits [15:12]
If the Unified TLB field (UniTLB, bits [19:16]) is not 0000, then the meaning of this field is IMPLEMENTATION DEFINED. ARM deprecates the use of this field by software.

L1HvdRng, bits [11:8]
Level 1 Harvard cache Range. Indicates the supported Level 1 cache maintenance range operations, for a Harvard cache implementation. Defined values are:
  0000  Not supported.
  0001  Supported Level 1 Harvard cache maintenance range operations are:
      • Invalidate data cache range by VA.
      • Invalidate instruction cache range by VA.
      • Clean data cache range by VA.
      • Clean and invalidate data cache range by VA.

All other values are reserved.

In ARMv8 the only permitted value is 0000.

L1HvdBG, bits [7:4]
Level 1 Harvard cache Background fetch. Indicates the supported Level 1 cache background fetch operations, for a Harvard cache implementation. When supported, background fetch operations are non-blocking operations. Defined values are:
  0000  Not supported.
  0001  Supported Level 1 Harvard cache background fetch operations are:
      • Fetch instruction cache range by VA.
      • Fetch data cache range by VA.

All other values are reserved.

In ARMv8 the only permitted value is 0000.

L1HvdFG, bits [3:0]
Level 1 Harvard cache Foreground fetch. Indicates the supported Level 1 cache foreground fetch operations, for a Harvard cache implementation. When supported, foreground fetch operations are blocking operations. Defined values are:
  0000  Not supported.
  0001  Supported Level 1 Harvard cache foreground fetch operations are:
      • Fetch instruction cache range by VA.
      • Fetch data cache range by VA.

All other values are reserved.

In ARMv8 the only permitted value is 0000.
Accessing the ID_MMFR2:

To access the ID_MMFR2:

MRC p15,0,<Rt>,c0,c1,6 ; Read ID_MMFR2 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>000</td>
<td>0001</td>
<td>110</td>
</tr>
</tbody>
</table>
G6.2.87 ID_MMFR3, Memory Model Feature Register 3

The ID_MMFR3 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0, ID_MMFR1, ID_MMFR2, and ID_MMFR4.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_MMFR3 is architecturally mapped to AArch64 System register ID_MMFR3_EL1.

**Attributes**

ID_MMFR3 is a 32-bit register.

**Field descriptions**

The ID_MMFR3 bit assignments are:
Supersec, bits [31:28]
Supersections. On a VMSA implementation, indicates whether Supersections are supported. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Supersections supported.</td>
</tr>
<tr>
<td>1111</td>
<td>Supersections not supported.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 1111.

CMemSz, bits [27:24]
Cached Memory Size. Indicates the physical memory size supported by the caches. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>4GB, corresponding to a 32-bit physical address range.</td>
</tr>
<tr>
<td>0001</td>
<td>64GB, corresponding to a 36-bit physical address range.</td>
</tr>
<tr>
<td>0010</td>
<td>1TB or more, corresponding to a 40-bit or larger physical address range.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the permitted values are 0000, 0001, and 0010.

CohWalk, bits [23:20]
Coherent Walk. Indicates whether Translation table updates require a clean to the point of unification. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Updates to the translation tables require a clean to the point of unification to ensure visibility by subsequent translation table walks.</td>
</tr>
<tr>
<td>0001</td>
<td>Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

Bits [19:16]
Reserved, RES0.

MaintBcst, bits [15:12]
Maintenance Broadcast. Indicates whether Cache, TLB, and branch predictor operations are broadcast. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Cache, TLB, and branch predictor operations only affect local structures.</td>
</tr>
<tr>
<td>0001</td>
<td>Cache and branch predictor operations affect structures according to shareability and defined behavior of instructions. TLB operations only affect local structures.</td>
</tr>
<tr>
<td>0010</td>
<td>Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved.

In ARMv8-A the only permitted value is 0010.

BPMaint, bits [11:8]
Branch Predictor Maintenance. Indicates the supported branch predictor maintenance operations in an implementation with hierarchical cache maintenance operations. Defined values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>None supported.</td>
</tr>
</tbody>
</table>

Reserved, RES0.
Supported branch predictor maintenance operations are:

- Invalidate all branch predictors.

As for 0001, and adds:

- Invalidate branch predictors by VA.

All other values are reserved.

In ARMv8-A the only permitted value is 0010.

CMaintSW, bits [7:4]

Cache Maintenance by Set/Way. Indicates the supported cache maintenance operations by set/way, in an implementation with hierarchical caches. Defined values are:

- 0000 None supported.

Supported hierarchical cache maintenance instructions by set/way are:

- Invalidate data cache by set/way.
- Clean data cache by set/way.
- Clean and invalidate data cache by set/way.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

In a unified cache implementation, the data cache maintenance operations apply to the unified caches.

CMaintVA, bits [3:0]

Cache Maintenance by Virtual Address. Indicates the supported cache maintenance operations by VA, in an implementation with hierarchical caches. Defined values are:

- 0000 None supported.

Supported hierarchical cache maintenance operations by VA are:

- Invalidate data cache by VA.
- Clean data cache by VA.
- Clean and invalidate data cache by VA.
- Invalidate instruction cache by VA.
- Invalidate all instruction cache entries.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

In a unified cache implementation, data cache maintenance operations apply to the unified caches, and the instruction cache maintenance instructions are not implemented.

**Accessing the ID_MMFR3:**

To access the ID_MMFR3:

```
MRC p15,0,<Rt>,c0,c1,7 ; Read ID_MMFR3 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.2.88 ID_MMFR4, Memory Model Feature Register 4

The ID_MMFR4 characteristics are:

**Purpose**

Provides information about the implemented memory model and memory management support in AArch32.

Must be interpreted with ID_MMFR0, ID_MMFR1, ID_MMFR2, and ID_MMFR3.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If EL2 is using AArch32 and HCR.TID3==1, then:
  - If the register is not RAZ/WI then Non-secure EL1 read accesses to the register are trapped to Hyp mode.
  - Otherwise, it is IMPLEMENTATIONDEFINED whether Non-secure EL1 read accesses to this register are trapped to Hyp mode.
- If EL2 is using AArch64 and HCR_EL2.TID3==1, then:
  - If the register is not RAZ/WI then Non-secure EL1 read accesses to the register are trapped to EL2.
  - Otherwise, it is IMPLEMENTATIONDEFINED whether Non-secure EL1 read accesses to this register are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_MMFR4 is architecturally mapped to AArch64 System register ID_MMFR4_EL1.

In an implementation that does not include ACTLR2 and HACTLR2 this register is RAZ.

**Attributes**

ID_MMFR4 is a 32-bit register.
Field descriptions

The ID_MMFR4 bit assignments are:

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>Reserved, RAZ.</td>
</tr>
<tr>
<td>[7:4]</td>
<td>AC2, bits</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td></td>
<td>0001</td>
</tr>
<tr>
<td></td>
<td>All other values are reserved.</td>
</tr>
<tr>
<td></td>
<td>In ARMv8-A the permitted values are 0000 and 0001.</td>
</tr>
<tr>
<td>[3:0]</td>
<td>Reserved, RAZ.</td>
</tr>
</tbody>
</table>

Accessing the ID_MMFR4:

To access the ID_MMFR4:

MRC p15,0,<Rt>,c0,c2,6 ; Read ID_MMFR4 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>110</td>
</tr>
</tbody>
</table>
The ID_PFR0 characteristics are:

**Purpose**

Gives top-level information about the instruction sets supported by the PE in AArch32.

Must be interpreted with ID_PFR1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_PFR0 is architecturally mapped to AArch64 System register ID_PFR0_EL1.

**Attributes**

ID_PFR0 is a 32-bit register.

**Field descriptions**

The ID_PFR0 bit assignments are:
Bits [31:16]

Reserved, RES0.

State3, bits [15:12]

T32EE instruction set support. Defined values are:

- 0000  Not implemented.
- 0001  T32EE instruction set implemented.

All other values are reserved.

In ARMv8-A the only permitted value is 0000.

State2, bits [11:8]

Jazelle extension support. Defined values are:

- 0000  Not implemented.
- 0001  Jazelle extension implemented, without clearing of JOSCR.CV on exception entry.
- 0010  Jazelle extension implemented, with clearing of JOSCR.CV on exception entry.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

State1, bits [7:4]

T32 instruction set support. Defined values are:

- 0000  T32 instruction set not implemented.
- 0001  T32 encodings before the introduction of Thumb-2 technology implemented:
  - All instructions are 16-bit.
  - A BL or BLX is a pair of 16-bit instructions.
  - 32-bit instructions other than BL and BLX cannot be encoded.
- 0011  T32 encodings after the introduction of Thumb-2 technology implemented, for all 16-bit and 32-bit T32 basic instructions.

All other values are reserved.

In ARMv8-A the only permitted value is 0011.

State0, bits [3:0]

A32 instruction set support. Defined values are:

- 0000  A32 instruction set not implemented.
- 0001  A32 instruction set implemented.

All other values are reserved.

In ARMv8-A the only permitted value is 0001.

**Accessing the ID_PFR0:**

To access the ID_PFR0:

```
MRC p15,0,<Rt>,c0,c1,0 ; Read ID_PFR0 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.90 ID_PFR1, Processor Feature Register 1

The ID_PFR1 characteristics are:

**Purpose**

Gives information about the AArch32 programmers' model.

Must be interpreted with ID_PFR0.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ID_PFR1 is architecturally mapped to AArch64 System register ID_PFR1_EL1.

**Attributes**

ID_PFR1 is a 32-bit register.

**Field descriptions**

The ID_PFR1 bit assignments are:
GIC, bits [31:28]
System register GIC CPU interface. Defined values are:
0000  No System register interface to the GIC CPU interface is supported.
0001  System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported.
All other values are reserved.

Virt_frac, bits [27:24]
Virtualization fractional field. When the Virtualization field is 0000, determines the support for features from the ARMv7 Virtualization Extensions. Defined values are:
0000  No features from the ARMv7 Virtualization Extensions are implemented.
0001  The following features of the ARMv7 Virtualization Extensions are implemented:
  • The SCR.SIF bit, if EL3 is implemented.
  • The modifications to the SCR.AW and SCR.FW bits described in the Virtualization Extensions, if EL3 is implemented.
  • The MSR (Banked register) and MRS (Banked register) instructions.
  • The ERET instruction.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
This field is only valid when the value of ID_PFR1.Virtualization is 0, otherwise it holds the value 0000.

--- Note ---
The ID_ISAR registers do not identify whether the instructions added by the ARMv7 Virtualization Extensions are implemented.

Sec_frac, bits [23:20]
Security fractional field. When the Security field is 0000, determines the support for features from the ARMv7 Security Extensions. Defined values are:
0000  No features from the ARMv7 Security Extensions are implemented.
0001  The following features from the ARMv7 Security Extensions are implemented:
  • The VBAR register.
  • The TTBCR.PD0 and TTBCR.PD1 bits.
0010  As for 0001, plus the ability to access Secure or Non-secure physical memory is supported.
All other values are reserved.
In ARMv8-A the permitted values are 0000, 0001, and 0010.
This field is only valid when the value of ID_PFR1.Security is 0, otherwise it holds the value 0000.

GenTimer, bits [19:16]
Generic Timer support. Defined values are:
0000  Not implemented.
Generic Timer implemented.
All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Virtualization, bits [15:12]**

Virtualization support. Defined values are:

- **0000**: EL2, Hyp mode, and the HVC instruction not implemented.
- **0001**: EL2, Hyp mode, the HVC instruction, and all the features described by Virt_frac == 0001 implemented.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
In an implementation that includes EL2, if EL2 cannot use AArch32 but EL1 can use AArch32 then this field has the value 0001.

**Note**
The ID_ISARs do not identify whether the HVC instruction is implemented.

**MProgMod, bits [11:8]**

M profile programmers' model support. Defined values are:

- **0000**: Not supported.
- **0010**: Support for two-stack programmers' model.

All other values are reserved.
In ARMv8-A the only permitted value is 0000.

**Security, bits [7:4]**

Security support. Defined values are:

- **0000**: EL3, Monitor mode, and the SMC instruction not implemented.
- **0001**: EL3, Monitor mode, the SMC instruction, and all the features described by Sec_frac == 0001 implemented.
- **0010**: As for 0001, and adds the ability to set the NSACR.RFR bit. Not permitted in ARMv8 as the NSACR.RFR bit is RES0.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
In an implementation that includes EL3, if EL3 cannot use AArch32 but EL1 can use AArch32 then this field has the value 0001.

**ProgMod, bits [3:0]**

Support for the standard programmers' model for ARMv4 and later. Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes. Defined values are:

- **0000**: Not supported.
- **0001**: Supported.

All other values are reserved.
In ARMv8-A the only permitted value is 0001.

**Accessing the ID_PFR1:**

To access the ID_PFR1:

MRC p15,0,<Rt>,c0,c1,1 ; Read ID_PFR1 into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>000</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.91 IFAR, Instruction Fault Address Register

The IFAR characteristics are:

**Purpose**

Holds the virtual address of the faulting address that caused a synchronous Prefetch Abort exception.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

IFAR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

IFAR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

IFAR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T6==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T6==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register IFAR(NS) is architecturally mapped to AArch64 System register FAR_EL1[63:32].

AArch32 System register IFAR(S) is architecturally mapped to AArch32 System register HIFAR when EL2 is implemented.
AArch32 System register IFAR(S) is architecturally mapped to AArch64 System register FAR_EL2[63:32] when EL2 is implemented.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

IFAR is a 32-bit register.

**Field descriptions**

The IFAR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>VA of faulting address of synchronous Prefetch Abort exception</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

VA of faulting address of synchronous Prefetch Abort exception.

**Accessing the IFAR:**

To access the IFAR:

- MRC p15,0,<Rt>,c6,c0,2 ; Read IFAR into Rt
- MCR p15,0,<Rt>,c6,c0,2 ; Write Rt to IFAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0110</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.92 IFSR, Instruction Fault Status Register

The IFSR characteristics are:

**Purpose**

Holds status information about the last instruction fault.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

IFSR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td></td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

IFSR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

IFSR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register IFSR is architecturally mapped to AArch64 System register IFSR32_EL2.

The current translation table format determines which format of the register is used. RW fields in this register reset to architecturally UNKNOWN values.
Attributes

IFSR is a 32-bit register.

Field descriptions

The IFSR bit assignments are:

When TTBCR.EAE==0:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>30</td>
<td>LPAE</td>
</tr>
<tr>
<td>29</td>
<td>FS[4]</td>
</tr>
<tr>
<td>28</td>
<td>RES0</td>
</tr>
<tr>
<td>27</td>
<td>ExT</td>
</tr>
<tr>
<td>26</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>25</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>24</td>
<td>FS[3:0]</td>
</tr>
<tr>
<td>23</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>22</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>21</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>20</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>19</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>18</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>17</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>16</td>
<td>FNV</td>
</tr>
<tr>
<td>15</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>14</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>13</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>12</td>
<td>ExT</td>
</tr>
<tr>
<td>11</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>10</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>9</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>8</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>7</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>6</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>5</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>4</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>3</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>2</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>1</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>0</td>
<td>Reserved, RES0.</td>
</tr>
</tbody>
</table>

Bits [31:17]

Reserved, RES0.

FNV, bit [16]

FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

0    IFAR is valid.
1    IFAR is not valid, and holds an UNKNOWN value.

This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is RES0 for all other Prefetch Abort exceptions.

Bits [15:13]

Reserved, RES0.

ExT, bit [12]

External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.

In an implementation that does not provide any classification of external aborts, this bit is RES0.

For aborts other than external aborts this bit always returns 0.

Bit [11]

Reserved, RES0.

FS[4], bit [10]

See FS[3:0], bits [3:0] for description of the FS field.

LPAE, bit [9]

On taking a Data Abort exception, this bit is set as follows:

0    Using the Short-descriptor translation table formats.
1    Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

Bits [8:4]

Reserved, RES0.
FS[3:0], bits [3:0]
Fault status bits. Interpreted with bit [10]. Possible values of FS[4:0] are:
- 00001: PC alignment fault
- 00010: Debug exception
- 00011: Access flag fault, level 1
- 00101: Translation fault, level 1
- 00110: Access flag fault, level 2
- 00111: Translation fault, level 2
- 01000: Synchronous external abort, not on translation table walk
- 01001: Domain fault, level 1
- 01010: Domain fault, level 2
- 01100: Synchronous external abort, on translation table walk, level 1
- 01101: Permission fault, level 1
- 01110: Synchronous external abort, on translation table walk, level 2
- 01111: Permission fault, level 2
- 10000: TLB conflict abort
- 10100: IMPLEMENTATION DEFINED fault (Lockdown fault)
- 11001: Synchronous parity or ECC error on memory access, not on translation table walk
- 11100: Synchronous parity or ECC error on translation table walk, level 1
- 11110: Synchronous parity or ECC error on translation table walk, level 2

All other values are reserved.

For more information about the lookup level associated with a fault, see The level associated with MMU faults on a Short-descriptor translation table lookup on page G4-4129.

When TTBCR.EAE==1:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES0 | RES0 | RES0 | STATUS |

FnV, bit [16]
FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.

- 0: IFAR is valid.
- 1: IFAR is not valid, and holds an UNKNOWN value.

This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is RES0 for all other Prefetch Abort exceptions.

Bits [15:13]
Reserved, RES0.
ExT, bit [12]

External abort type. This bit can be used to provide an IMPLEMENTATION DEFINED classification of external aborts.

In an implementation that does not provide any classification of external aborts, this bit is RES0.

For aborts other than external aborts this bit always returns 0.

Bits [11:10]

Reserved, RES0.

LPAE, bit [9]

On taking a Data Abort exception, this bit is set as follows:

0 Using the Short-descriptor translation table formats.
1 Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

Bits [8:6]

Reserved, RES0.

STATUS, bits [5:0]

Fault status bits. Possible values of this field are:

000000 Address size fault in TTBR0 or TTBR1
000001 Address size fault, level 1
000010 Address size fault, level 2
000011 Address size fault, level 3
000101 Translation fault, level 1
000110 Translation fault, level 2
000111 Translation fault, level 3
001001 Access flag fault, level 1
001010 Access flag fault, level 2
001011 Access flag fault, level 3
001101 Permission fault, level 1
001110 Permission fault, level 2
001111 Permission fault, level 3
010000 Synchronous external abort, not on translation table walk
010101 Synchronous external abort, on translation table walk, level 1
010110 Synchronous external abort, on translation table walk, level 2
010111 Synchronous external abort, on translation table walk, level 3
011000 Synchronous parity or ECC error on memory access, not on translation table walk
011101 Synchronous parity or ECC error on memory access on translation table walk, level 1
011110 Synchronous parity or ECC error on memory access on translation table walk, level 2
011111 Synchronous parity or ECC error on memory access on translation table walk, level 3
100001 PC alignment fault
100010 Debug exception
110000 TLB conflict abort
All other values are reserved.
Accessing the IFSR:

To access the IFSR:

MRC p15,0,<Rt>,c5,c0,1 ; Read IFSR into Rt
MCR p15,0,<Rt>,c5,c0,1 ; Write Rt to IFSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0101</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.93 ISR, Interrupt Status Register

The ISR characteristics are:

Purpose

Shows whether any IRQ, FIQ, or external abort is pending. In an implementation that includes EL2, when the register is accessed from Non-secure EL1, a pending interrupt might be a physical interrupt or a virtual interrupt, and the architecture does not provide any mechanism that software executing at Non-secure EL1 can use to determine whether a pending interrupt is physical or virtual. For all other accesses, any indicated interrupt must be a physical interrupt.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T12==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T12==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ISR is architecturally mapped to AArch64 System register ISR_EL1.

Attributes

ISR is a 32-bit register.

Field descriptions

The ISR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RES0</td>
</tr>
</tbody>
</table>

Bits [31:9]

Reserved, RES0.
A, bit [8]
Asynchronous external abort pending bit:
0 No pending asynchronous external abort.
1 An asynchronous external abort is pending.

I, bit [7]
IRQ pending bit. Indicates whether an IRQ interrupt is pending:
0 No pending IRQ.
1 An IRQ interrupt is pending.

F, bit [6]
FIQ pending bit. Indicates whether an FIQ interrupt is pending.
0 No pending FIQ.
1 An FIQ interrupt is pending.

Bits [5:0]
Reserved, RES0.

Accessing the ISR:
To access the ISR:
MRC p15,0,<Rt>,c12,c1,0 ; Read ISR into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1100</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>

### G6.2.94 ITLBIALL, Instruction TLB Invalidate All

The ITLBIALL characteristics are:

#### Purpose

Invalidate all instruction TLB entries for the PL1&0 translation regime, subject to the Privilege level and Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIALL.

#### Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

#### Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

#### Configurations

There are no configuration notes.

#### Attributes

ITLBIALL is a 32-bit System instruction.

#### Field descriptions

ITLBIALL ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

#### Executing the ITLBIALL instruction:

The ITLBIALL instruction is executed as:

MCR p15,0,<Rt>,c8,c5,0 ; ITLBIALL operation, ignoring the value in Rt
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.95 ITLBIASID, Instruction TLB Invalidate by ASID match

The ITLBIASID characteristics are:

**Purpose**

Invalidate instruction TLB entries for stage 1 of the PL1&0 translation regime that match the given ASID, subject to the Security state at which the instruction is executed.

If this operation is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIASID.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ITLBIASID is a 32-bit System instruction.

**Field descriptions**

The ITLBIASID input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>ASID</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.
ASID, bits [7:0]

ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.

**Executing the ITLBIASID instruction:**

The ITLBIASID instruction is executed as:

```
MCR p15,0,<Rt>,c8,c5,2 ; ITLBIASID operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0101</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.96 ITLBIMVA, Instruction TLB Invalidate by VA

The ITLBIMVA characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime stage 1 that match the given VA and ASID, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVA.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

ITLBIMVA is a 32-bit System instruction.

**Field descriptions**

The ITLBIMVA input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td>ASID</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Bits [11:8]

Reserved, RES0.

ASID, bits [7:0]

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

Executing the ITLBIMVA instruction:

The ITLBIMVA instruction is executed as:

MCR p15,0,<Rt>,c8,c5,1 ; ITLBIMVA operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0101</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.97  JIDR, Jazelle ID Register

The JIDR characteristics are:

**Purpose**

A Jazelle register, which identified the Jazelle architecture version.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

For accesses from EL0 it is IMPLEMENTATION DEFINED whether the register is RO or UNDEFINED.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID0=1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HCR_EL2.TID0=1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

**Attributes**

JIDR is a 32-bit register.

**Field descriptions**

The JIDR bit assignments are:

```
31 0

<table>
<thead>
<tr>
<th>31 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ</td>
</tr>
</tbody>
</table>
```

**Bits [31:0]**

Reserved, RAZ.

**Accessing the JIDR:**

To access the JIDR:
MRC pl4,7,<Rt>,c0,c0,0; Read JIDR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>111</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.98  JMCR, Jazelle Main Configuration Register

The JMCR characteristics are:

Purpose

A Jazelle register, which provides control of the Jazelle extension.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

For accesses from EL0 it is IMPLEMENTATION DEFINED whether the register is RW or UNDEFINED.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

Attributes

JMCR is a 32-bit register.

Field descriptions

The JMCR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ/WI</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Reserved, RAZ/WI.

Accessing the JMCR:

To access the JMCR:

MRC p14,7,<Rt>,c2,c0,0 ; Read JMCR into Rt
MCR p14,7,<Rt>,c2,c0,0 ; Write Rt to JMCR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>111</td>
<td>0010</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.99  JOSCR, Jazelle OS Control Register

The JOSCR characteristics are:

Purpose

A Jazelle register, which provides operating system control of the Jazelle Extension.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

For accesses from EL0 it is IMPLEMENTATION DEFINED whether the register is RW or UNDEFINED.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

Attributes

JOSCR is a 32-bit register.

Field descriptions

The JOSCR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RAZ/WI</td>
</tr>
</tbody>
</table>

Bits [31:0]

Reserved, RAZ/WI.

Accessing the JOSCR:

To access the JOSCR:

MRC p14,7,  \text{<Rt>}, c1, c0, 0 ; Read JOSCR into Rt
MCR p14,7, \text{<Rt>}, c1, c0, 0 ; Write Rt to JOSCR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>111</td>
<td>0001</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.100 MAIR0, Memory Attribute Indirection Register 0

The MAIR0 characteristics are:

**Purpose**

Along with MAIR1, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations.

AttrIndx[2] indicates the MAIR register to be used:

- When AttrIndx[2] is 0, MAIR0 is used.
- When AttrIndx[2] is 1, MAIR1 is used.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

MAIR0(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

MAIR0(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

MAIR0 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

MAIR0 and PRRR are the same register, with a different view depending on the value of TTBCR.EAE:

- When it is set to 0, the register is as described in PRRR.
- When it is set to 1, the register is as described in MAIR0.

AttrIndx[2], from the translation table descriptor, selects the appropriate MAIR: setting AttrIndx[2] to 0 selects MAIR0.

In an implementation that includes EL3:

- MAIR0(S) gives the value for memory accesses from Secure state.
- MAIR0(NS) gives the value for memory accesses from Non-secure states other than Hyp mode.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
• If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.

• If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.

• If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

• If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.

• If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register MAIR0 is architecturally mapped to AArch64 System register MAIR_EL1[31:0].

MAIR0 and PRRR are the same register, with a different view depending on the value of TTBCR.EAE:

• When it is set to 0, the register is as described in PRRR.

• When it is set to 1, the register is as described in MAIR0.

When EL3 is using AArch32, write access to MAIR0(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

MAIR0 is a 32-bit register.

Field descriptions

The MAIR0 bit assignments are:

*When TTBCR.EAE==1:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>16 15</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Attr3</td>
<td>Attr2</td>
<td>Attr1</td>
<td>Attr0</td>
<td></td>
</tr>
</tbody>
</table>

Attr<n>, bits [8n+7:8n], for n = 0 to 3

The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:

• AttrIndx[2:0] gives the value of <n> in Attr<n>.

• AttrIndx[2] defines which MAIR to access. Attr7 to Attr4 are in MAIR1, and Attr3 to Attr0 are in MAIR0.

Bits [7:4] are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>000R, RW not 00</td>
<td>Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
</tbody>
</table>
R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.
The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>01RW, RW not 00</td>
<td>Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

R or W Meaning
0 = No Allocate
1 = Allocate

### Accessing the MAIR0:
To access the MAIR0 when TTBCR.EAE==1:

MRC p15,0,<Rt>,c10,c2,0 ; Read MAIR0 into Rt
MCR p15,0,<Rt>,c10,c2,0 ; Write Rt to MAIR0

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1010</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.101  MAIR1, Memory Attribute Indirection Register 1

The MAIR1 characteristics are:

Purpose

Along with MAIR0, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations. AttrIndx[2] indicates the MAIR register to be used:

- When AttrIndx[2] is 0, MAIR0 is used.
- When AttrIndx[2] is 1, MAIR1 is used.

Usage constraints

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

MAIR1(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

MAIR1(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

MAIR1 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

MAIR1 and NMRR are the same register, with a different view depending on the value of TTBCR.EAE:

- When it is set to 0, the register is as described in NMRR.
- When it is set to 1, the register is as described in MAIR1.

AttrIndx[2], from the translation table descriptor, selects the appropriate MAIR: setting AttrIndx[2] to 1 selects MAIR1.

In an implementation that includes EL3:

- MAIR1(S) gives the value for memory accesses from Secure state.
- MAIR1(NS) gives the value for memory accesses from Non-secure states other than Hyp mode.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register MAIR1 is architecturally mapped to AArch64 System register MAIR_EL1[63:32].

MAIR1 and NMRR are the same register, with a different view depending on the value of TTBCR.EAE:

- When it is set to 0, the register is as described in NMRR.
- When it is set to 1, the register is as described in MAIR1.

When EL3 is using AArch32, write access to MAIR1(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

MAIR1 is a 32-bit register.

**Field descriptions**

The MAIR1 bit assignments are:

**When TTBCR.EAE==1:**

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>16 15</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Attr7</td>
<td>Attr6</td>
<td>Attr5</td>
<td>Attr4</td>
<td></td>
</tr>
</tbody>
</table>

Attr<\(n\)> bits \([8(n-4)+7:8(n-4)]\), for \(n = 4\) to \(7\)

The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:

- AttrIndx[2:0] gives the value of \(<n>\) in Attr<\(n\)>.
- AttrIndx[2] defines which MAIR to access. Attr7 to Attr4 are in MAIR1, and Attr3 to Attr0 are in MAIR0.

Bits \([7:4]\) are encoded as follows:

<table>
<thead>
<tr>
<th>Attr&lt;(n)&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device memory. See encoding of Attr&lt;(n)&gt;[3:0] for the type of Device memory.</td>
</tr>
<tr>
<td>00Ri, RW not 00</td>
<td>Normal Memory, Outer Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Normal Memory, Outer Non-cacheable</td>
</tr>
</tbody>
</table>
R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.
The meaning of bits [3:0] depends on the value of bits [7:4]:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[7:4]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>01RW, RW not 00</td>
<td>Normal Memory, Outer Write-Back transient</td>
</tr>
<tr>
<td>10RW</td>
<td>Normal Memory, Outer Write-Through non-transient</td>
</tr>
<tr>
<td>11RW</td>
<td>Normal Memory, Outer Write-Back non-transient</td>
</tr>
</tbody>
</table>

R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.
The R and W bits in some Attr<n> fields have the following meanings:

<table>
<thead>
<tr>
<th>Attr&lt;n&gt;[3:0]</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
<th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Device-nGnRnE memory</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>00RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through transient</td>
</tr>
<tr>
<td>0100</td>
<td>Device-nGnRE memory</td>
<td>Normal memory, Inner Non-cacheable</td>
</tr>
<tr>
<td>01RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back transient</td>
</tr>
<tr>
<td>1000</td>
<td>Device-GRE memory</td>
<td>Normal Memory, Inner Write-Through non-transient (RW=00)</td>
</tr>
<tr>
<td>10RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Through non-transient</td>
</tr>
<tr>
<td>1100</td>
<td>Device-GRE memory</td>
<td>Normal Memory, Inner Write-Back non-transient (RW=00)</td>
</tr>
<tr>
<td>11RW, RW not 00</td>
<td>UNPREDICTABLE</td>
<td>Normal Memory, Inner Write-Back non-transient</td>
</tr>
</tbody>
</table>

Accessing the MAIR1:

To access the MAIR1 when TTBCR.EAE==1:

- MRC p15,0,0,Rt,c10,c2,1 ; Read MAIR1 into Rt
- MCR p15,0,0,Rt,c10,c2,1 ; Write Rt to MAIR1

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1010</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.102   MIDR, Main ID Register

The MIDR characteristics are:

**Purpose**

Provides identification information for the PE, including an implementer code for the device and a device ID number.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register MIDR is architecturally mapped to AArch64 System register MIDR_EL1.

AArch32 System register MIDR is architecturally mapped to External register MIDR_EL1.

Some fields of the MIDR are IMPLEMENTATION DEFINED. For details of the values of these fields for a particular ARMv8 implementation, and any implementation-specific significance of these values, see the product documentation.

**Attributes**

MIDR is a 32-bit register.

**Field descriptions**

The MIDR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>Variant</td>
<td>PartNum</td>
<td>Revision</td>
<td></td>
</tr>
</tbody>
</table>
### Implementer, bits [31:24]

The Implementer code. This field must hold an implementer code that has been assigned by ARM. Assigned codes include the following:

<table>
<thead>
<tr>
<th>Hex representation</th>
<th>ASCII representation</th>
<th>Implementer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x41</td>
<td>A</td>
<td>ARM Limited</td>
</tr>
<tr>
<td>0x42</td>
<td>B</td>
<td>Broadcom Corporation</td>
</tr>
<tr>
<td>0x43</td>
<td>C</td>
<td>Cavium Inc.</td>
</tr>
<tr>
<td>0x44</td>
<td>D</td>
<td>Digital Equipment Corporation</td>
</tr>
<tr>
<td>0x49</td>
<td>I</td>
<td>Infineon Technologies AG</td>
</tr>
<tr>
<td>0x4D</td>
<td>M</td>
<td>Motorola or Freescale Semiconductor Inc.</td>
</tr>
<tr>
<td>0x4E</td>
<td>N</td>
<td>NVIDIA Corporation</td>
</tr>
<tr>
<td>0x50</td>
<td>P</td>
<td>Applied Micro Circuits Corporation</td>
</tr>
<tr>
<td>0x51</td>
<td>Q</td>
<td>Qualcomm Inc.</td>
</tr>
<tr>
<td>0x55</td>
<td>R</td>
<td>Marvell International Ltd.</td>
</tr>
<tr>
<td>0x59</td>
<td>i</td>
<td>Intel Corporation</td>
</tr>
</tbody>
</table>

ARM can assign codes that are not published in this manual. All values not assigned by ARM are reserved and must not be used.

### Variant, bits [23:20]

An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.

### Architecture, bits [19:16]

The permitted values of this field are:

- 0001: ARMv4
- 0010: ARMv4T
- 0011: ARMv5 (obsolete)
- 0100: ARMv5T
- 0101: ARMv5TE
- 0110: ARMv5TEJ
- 0111: ARMv6
- 1111: Architectural features are individually identified in the ID_* registers, see Identification registers, functional group on page G4-4194.

All other values are reserved.

### PartNum, bits [15:4]

An IMPLEMENTATION DEFINED primary part number for the device.

On processors implemented by ARM, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.

### Revision, bits [3:0]

An IMPLEMENTATION DEFINED revision number for the device.
Accessing the MIDR:

To access the MIDR:

MRC p15, 0, <Rt>, c0, c0, 0 ; Read MIDR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
### G6.2.103 MPIDR, Multiprocessor Affinity Register

The MPIDR characteristics are:

#### Purpose

In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.

#### Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

#### Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

#### Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register MPIDR is architecturally mapped to AArch64 System register MPIDR_EL1.

The assigned value of the MPIDR.\{Aff2, Aff1, Aff0\} or MPIDR_EL1.\{Aff3, Aff2, Aff1, Aff0\} set of fields of each PE must be unique within the system as a whole.

In a uniprocessor system ARM recommends that each Aff<n> field of this register returns a value of 0.

#### Attributes

MPIDR is a 32-bit register.

#### Field descriptions

The MPIDR bit assignments are:

| 31 30 29 25 24 23 16 15 8 7 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|
| M   U   RES0    | Aff2            | Aff1            | Aff0            |

MT
M, bit [31]
Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions. The possible values of this bit are:
0 This implementation does not include the ARMv7 Multiprocessing Extensions functionality.
1 This implementation includes the ARMv7 Multiprocessing Extensions functionality.
In ARMv8 this bit is res1.

U, bit [30]
Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:
0 Processor is part of a multiprocessor system.
1 Processor is part of a uniprocessor system.

Bits [29:25]
Reserved, res0.

MT, bit [24]
Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:
0 Performance of PEs at the lowest affinity level is largely independent.
1 Performance of PEs at the lowest affinity level is very interdependent.

Aff2, bits [23:16]
Affinity level 2. The least significant affinity level field, for this PE in the system.

Aff1, bits [15:8]
Affinity level 1. The intermediate affinity level field, for this PE in the system.

Aff0, bits [7:0]
Affinity level 0. The most significant affinity level field, for this PE in the system.

Accessing the MPIDR:
To access the MPIDR:
MRC p15,0,<Rt>,c0,c0,5 ; Read MPIDR into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.104  MVBAR, Monitor Vector Base Address Register

The MVBAR characteristics are:

**Purpose**

When EL3 is implemented and can use AArch32, holds the vector base address for any exception that is taken to Monitor mode.

Secure software must program the MVBAR with the required initial value as part of the PE boot sequence.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Trap</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, any read or write to MVBAR from Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

This register is only accessible in Secure state.

It is IMPLEMENTATION DEFINED whether MVBAR[0] has a fixed value and ignored writes, or takes the last value written to it.

Write access to MVBAR is disabled when the CP15SDISABLE signal is asserted HIGH.

On a reset into EL3 using AArch32, the reset value of MVBAR is an IMPLEMENTATION DEFINED choice between:

- MVBAR[31:5] = an IMPLEMENTATION DEFINED value, which might be UNKNOWN.
- MVBAR[4:1] = RES0.
- MVBAR[0] = 0.

And:

- MVBAR[31:1] = an IMPLEMENTATION DEFINED value that is bits[31:1] of the AArch32 reset address.
- MVBAR[0] = 1.

**Attributes**

MVBAR is a 32-bit register.
Field descriptions
The MVBAR bit assignments are:

When programmed with a vector base address:

<table>
<thead>
<tr>
<th>31</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Base Address</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:5]
Vector Base Address. Bits[31:5] of the base address of the exception vectors for exceptions taken to this Exception level. Bits[4:0] of an exception vector are the exception offset.

Reserved, bits [4:0]
Reserved, see Configurations.

Accessing the MVBAR:
To access the MVBAR:

MRC p15,0,<Rt>,cl2,c0,1 ; Read MVBAR into Rt
MCR p15,0,<Rt>,cl2,c0,1 ; Write Rt to MVBAR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.105   MVFR0, Media and VFP Feature Register 0

The MVFR0 characteristics are:

Purpose

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with MVFR1 and MVFR2.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Config-RO</td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPACR.cp10==00, read accesses to this register from PL1 are UNDEFINED.
- If NSACR.cp10==0, Non-secure read accesses to this register from EL1 and EL2 are UNDEFINED.
- If CPTR_EL2.TFP==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If CPTR_EL3.TFP==1, read accesses to this register from EL1 and EL2 are trapped to EL3.
- If HCPTR.TCP10==1, Non-secure read accesses to this register from EL1 and EL2 are trapped to Hyp mode.
- If HCPTR.TCP10==1, Non-secure read accesses to this register from EL2 are UNDEFINED.
- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register MVFR0 is architecturally mapped to AArch64 System register MVFR0_EL1.

Implemented only if the implementation includes Advanced SIMD and floating-point instructions.

Attributes

MVFR0 is a 32-bit register.
Field descriptions

The MVFR0 bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Range</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPRound</td>
<td>31:28</td>
<td>Floating-Point Rounding modes. Indicates whether the floating-point implementation provides support for rounding modes. Defined values are:</td>
</tr>
<tr>
<td></td>
<td>0000</td>
<td>Not implemented, or only Round to Nearest mode supported, except that Round towards Zero mode is supported for VCVT instructions that always use that rounding mode regardless of the FPSCR setting.</td>
</tr>
<tr>
<td></td>
<td>0001</td>
<td>All rounding modes supported.</td>
</tr>
<tr>
<td>All other values are reserved.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>In ARMv8-A the permitted values are 0000 and 0001.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPShVec</td>
<td>27:24</td>
<td>Short Vectors. Indicates whether the floating-point implementation provides support for the use of short vectors. Defined values are:</td>
</tr>
<tr>
<td></td>
<td>0000</td>
<td>Short vectors not supported.</td>
</tr>
<tr>
<td></td>
<td>0001</td>
<td>Short vector operation supported.</td>
</tr>
<tr>
<td>All other values are reserved.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>In ARMv8-A the only permitted value is 0000.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPSqrt</td>
<td>23:20</td>
<td>Square Root. Indicates whether the floating-point implementation provides support for the ARMv6 VFP square root operations. Defined values are:</td>
</tr>
<tr>
<td></td>
<td>0000</td>
<td>Not supported in hardware.</td>
</tr>
<tr>
<td></td>
<td>0001</td>
<td>Supported.</td>
</tr>
<tr>
<td>All other values are reserved.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>In ARMv8-A the permitted values are 0000 and 0001.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>The VSQRT.F32 instruction also requires the single-precision floating-point attribute, bits [7:4], and the VSQRT.F64 instruction also requires the double-precision floating-point attribute, bits [11:8].</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPDivide</td>
<td>19:16</td>
<td>Indicates whether the floating-point implementation provides support for VFP divide operations. Defined values are:</td>
</tr>
<tr>
<td></td>
<td>0000</td>
<td>Not supported in hardware.</td>
</tr>
<tr>
<td></td>
<td>0001</td>
<td>Supported.</td>
</tr>
<tr>
<td>All other values are reserved.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>In ARMv8-A the permitted values are 0000 and 0001.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>The VDIV.F32 instruction also requires the single-precision floating-point attribute, bits [7:4], and the VDIV.F64 instruction also requires the double-precision floating-point attribute, bits [11:8].</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
FPTrap, bits [15:12]
Floating Point Exception Trapping. Indicates whether the floating-point implementation provides support for exception trapping. Defined values are:

0000  Not supported.
0001  Supported.

All other values are reserved.
A value of 0001 indicates that, when the corresponding trap is enabled, a floating-point exception generates an exception.

FPDP, bits [11:8]
Double Precision. Indicates whether the floating-point implementation provides support for double-precision operations. Defined values are:

0000  Not supported in hardware.
0001  Supported, VFPv2.
0010  Supported, VFPv3, VFPv4, or ARMv8. VFPv3 and ARMv8 add an instruction to load a double-precision floating-point constant, and conversions between double-precision and fixed-point values.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0010.
A value of 0b0001 or 0b0010 indicates support for all VFP double-precision instructions in the supported version of VFP, except that, in addition to this field being nonzero:

- VSQRT.F64 is only available if the Square root field is 0001.
- VDIV.F64 is only available if the Divide field is 0001.
- Conversion between double-precision and single-precision is only available if the single-precision field is nonzero.

FPSP, bits [7:4]
Single Precision. Indicates whether the floating-point implementation provides support for single-precision operations. Defined values are:

0000  Not supported in hardware.
0001  Supported, VFPv2.
0010  Supported, VFPv3 or VFPv4. VFPv3 adds an instruction to load a single-precision floating-point constant, and conversions between single-precision and fixed-point values.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0010.
A value of 0b0001 or 0b0010 indicates support for all VFP single-precision instructions in the supported version of VFP, except that, in addition to this field being nonzero:

- VSQRT.F32 is only available if the Square root field is 0001.
- VDIV.F32 is only available if the Divide field is 0001.
- Conversion between double-precision and single-precision is only available if the double-precision field is nonzero.

SIMDReg, bits [3:0]
Advanced SIMD registers. Indicates whether the Advanced SIMD and floating-point implementation provides support for the Advanced SIMD and floating-point register bank. Defined values are:

0000  The implementation has no Advanced SIMD and floating-point support.
0001  The implementation includes floating-point support with 16 x 64-bit registers.
0010 The implementation includes Advanced SIMD and floating-point support with 32 x 64-bit registers.

All other values are reserved.

In ARMv8-A the permitted values are 0000 and 0010.

**Accessing the MVFR0:**

To access the MVFR0:

VMRS <Rt>, MVFR0 ; Read MVFR0 into Rt

Register access is encoded as follows:

| spec_reg |
|----------|----------|
| 0111     |
G6.2.106 MVFR1, Media and VFP Feature Register 1

The MVFR1 characteristics are:

**Purpose**

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with MVFR0 and MVFR2.

For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPACR.cp10==00, read accesses to this register from PL1 are UNDEFINED.
- If NSACR.cp10==0, Non-secure read accesses to this register from EL1 and EL2 are UNDEFINED.
- If CPTR_EL2.TFP==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If CPTR_EL3.TFP==1, read accesses to this register from EL1 and EL2 are trapped to EL3.
- If HCPR.TRPC10==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCPR.TRPC10==1, Non-secure read accesses to this register from EL2 are UNDEFINED.
- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register MVFR1 is architecturally mapped to AArch64 System register MVFR1_EL1.

Implemented only if the implementation includes Advanced SIMD and floating-point instructions.

**Attributes**

MVFR1 is a 32-bit register.
Field descriptions

The MVFR1 bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIMDFMAC</td>
<td>31:28</td>
</tr>
<tr>
<td>FPHP</td>
<td>27:24</td>
</tr>
<tr>
<td>SIMDHP</td>
<td>23:20</td>
</tr>
<tr>
<td>SIMDSP</td>
<td>19:16</td>
</tr>
<tr>
<td>SIMDInt</td>
<td>15:12</td>
</tr>
<tr>
<td>SIMDLs</td>
<td>11:8</td>
</tr>
<tr>
<td>FPNaN</td>
<td>7:4</td>
</tr>
<tr>
<td>FPfZ</td>
<td>3:0</td>
</tr>
</tbody>
</table>

SIMDFMAC, bits [31:28]
Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions. Defined values are:

- 0000  Not implemented.
- 0001  Implemented.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.
The Advanced SIMD and floating-point implementations must provide the same level of support for these instructions.

FPHP, bits [27:24]
Floating Point Half Precision. Indicates whether the floating-point implementation provides half-precision floating-point conversion instructions. Defined values are:

- 0000  Not implemented.
- 0001  Instructions to convert between half-precision and single-precision implemented.
- 0010  As for 0b0001, and also instructions to convert between half-precision and double-precision implemented.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0010.

SIMDHP, bits [23:20]
Advanced SIMD Half Precision. Indicates whether the Advanced SIMD and floating-point implementation provides half-precision floating-point conversion instructions. Defined values are:

- 0000  Not implemented.
- 0001  Implemented. This value is permitted only if the SIMDSP field is 0001.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

SIMDSP, bits [19:16]
Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions. Defined values are:

- 0000  Not implemented.
- 0001  Implemented. This value is permitted only if the SIMDInt field is 0001.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

SIMDInt, bits [15:12]
Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions. Defined values are:

- 0000  Not implemented.
0001 Implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

SIMDLS, bits [11:8]
Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions. Defined values are:
0000 Not implemented.
0001 Implemented.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

FPDNaN, bits [7:4]
Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode. Defined values are:
0000 Not implemented, or hardware supports only the Default NaN mode.
0001 Hardware supports propagation of NaN values.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

FPFtZ, bits [3:0]
Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation. Defined values are:
0000 Not implemented, or hardware supports only the Flush-to-Zero mode of operation.
0001 Hardware supports full denormalized number arithmetic.
All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0001.

Accessing the MVFR1:
To access the MVFR1:
VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt
Register access is encoded as follows:

0110
G6.2.107  MVFR2, Media and VFP Feature Register 2

The MVFR2 characteristics are:

**Purpose**

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with MVFR0 and MVFR1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page G4-4169.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Config-RO</td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CPACR.cp10==00, read accesses to this register from PL1 are UNDEFINED.
- If NSACR.cp10==0, Non-secure read accesses to this register from EL1 and EL2 are UNDEFINED.
- If CPTR_EL2.TFP==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If CPTR_EL3.TFP==1, read accesses to this register from EL1 and EL2 are trapped to EL3.
- If HCPTR.TCP10==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCPTR.TCP10==1, Non-secure read accesses to this register from EL2 are UNDEFINED.
- If HCR.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register MVFR2 is architecturally mapped to AArch64 System register MVFR2_EL1.

Implemented only if the implementation includes Advanced SIMD and floating-point instructions.

**Attributes**

MVFR2 is a 32-bit register.
Field descriptions

The MVFR2 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>RES0, Reserved</td>
</tr>
<tr>
<td>[7:4]</td>
<td>FPMisc</td>
</tr>
<tr>
<td>[3:0]</td>
<td>SIMDMisc</td>
</tr>
</tbody>
</table>

**FPMisc, bits [7:4]**
Indicates whether the floating-point implementation provides support for miscellaneous VFP features.
- 0000: Not implemented, or no support for miscellaneous features.
- 0001: Support for Floating-point selection.
- 0010: As 0001, and Floating-point Conversion to Integer with Directed Rounding modes.
- 0011: As 0010, and Floating-point Round to Integral Floating-point.
- 0100: As 0011, and Floating-point MaxNum and MinNum.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0100.

**SIMDMisc, bits [3:0]**
Indicates whether the Advanced SIMD implementation provides support for miscellaneous Advanced SIMD features.
- 0000: Not implemented, or no support for miscellaneous features.
- 0001: Floating-point Conversion to Integer with Directed Rounding modes.
- 0010: As 0001, and Floating-point Round to Integral Floating-point.
- 0011: As 0010, and Floating-point MaxNum and MinNum.

All other values are reserved.
In ARMv8-A the permitted values are 0000 and 0011.

**Accessing the MVFR2:**

To access the MVFR2:

```
VMRS <Rt>, MVFR2 ; Read MVFR2 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>spec_reg</th>
</tr>
</thead>
<tbody>
<tr>
<td>0101</td>
</tr>
</tbody>
</table>
G6.2.108   NMRR, Normal Memory Remap Register

The NMRR characteristics are:

**Purpose**

Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in the PRRR.

Used in conjunction with the PRRR.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

NMRR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

NMRR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

NMRR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register NMRR is architecturally mapped to AArch64 System register MAIR_EL[63:32].
MAIR1 and NMRR are the same register, with a different view depending on the value of TTBCR.EAE:

- When it is set to 0, the register is as described in NMRR.
- When it is set to 1, the register is as described in MAIR1.

When EL3 is using AArch32, write access to NMRR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

NMRR is a 32-bit register.

Field descriptions

The NMRR bit assignments are:

**When TTBCR.EAE==0:**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Region is Non-cacheable.</td>
</tr>
<tr>
<td>01</td>
<td>Region is Write-Back, Write-Allocate.</td>
</tr>
<tr>
<td>10</td>
<td>Region is Write-Through, no Write-Allocate.</td>
</tr>
<tr>
<td>11</td>
<td>Region is Write-Back, no Write-Allocate.</td>
</tr>
</tbody>
</table>

The meaning of the field with n = 6 is IMPLEMENTATION DEFINED and might differ from the meaning given here. This is because the meaning of the attribute combination \{TEX[0] = 1, C = 1, B = 0\} is IMPLEMENTATION DEFINED.

**IR<n>, bits [2n+1:2n], for n = 0 to 7**

Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR<n> entry. n is the value of the TEX[0], C, and B bits concatenated. The possible values of this field are:

- 00: Region is Non-cacheable.
- 01: Region is Write-Back, Write-Allocate.
- 10: Region is Write-Through, no Write-Allocate.
- 11: Region is Write-Back, no Write-Allocate.

The meaning of the field with n = 6 is IMPLEMENTATION DEFINED and might differ from the meaning given here. This is because the meaning of the attribute combination \{TEX[0] = 1, C = 1, B = 0\} is IMPLEMENTATION DEFINED.

Accessing the NMRR:

To access the NMRR when TTBCR.EAE==0:

MRC p15,0,<Rt>,c10,c2,1 ; Read NMRR into Rt
MCR p15,0,<Rt>,c10,c2,1 ; Write Rt to NMRR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1010</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>

ISS10775
G6.2.109 NSACR, Non-Secure Access Control Register

The NSACR characteristics are:

**Purpose**

When EL3 is implemented and can use AArch32, defines the Non-secure access permissions to Trace, Advanced SIMD and floating-point functionality. Also includes IMPLEMENTATION DEFINED bits that can define Non-secure access permissions for IMPLEMENTATION DEFINED functionality.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1(NS)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64 then:

- Any read of the NSACR from Non-secure EL2 using AArch32 or Non-secure EL1 using AArch32 returns a value of 0x00000C00.
- Any read or write to NSACR from Secure EL1 using AArch32 is trapped as an exception to EL3.

If EL3 is not implemented, then any read of the NSACR from EL2 using AArch32 or from EL1 using AArch32 returns a value of 0x00000C00.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

--- Note ---

In AArch64 state, the NSACR controls are replaced by controls in CPTR_EL3.

---

Some or all RW fields of this register have defined reset values. These apply whenever the register is accessible. This means they apply when the PE resets into EL3 using AArch32.

**Attributes**

NSACR is a 32-bit register.

**Field descriptions**

The NSACR bit assignments are:
**G6 AArch32 System Register Descriptions**

**G6.2 General system control registers**

---

**Bits [31:21]**

Reserved, RES0.

**NSTRCDIS, bit [20]**

Disables Non-secure System register accesses to all implemented trace registers.

- 0: This control has no effect on:
  - System register access to implemented trace registers.
  - The behavior of CPACR.TRCDIS and HCPTR.TTA.

- 1: Non-secure System register accesses to all implemented trace registers are disabled, meaning:
  - CPACR.TRCDIS behaves as RAO/WI in Non-secure state, regardless of its actual value.
  - HCPTR.TTA behaves as RAO/WI, regardless of its actual value.

The implementation of this field must correspond to the implementation of the CPACR.TRCDIS field:
- If CPACR.TRCDIS is RAZ/WI, this field is RAZ/WI.
- If CPACR.TRCDIS is RW, this field is RW.

**Note**

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the implementation includes an ETMv4 implementation, EL0 accesses to the trace registers are **UNDEFINED**.
- The architecture does not provide Non-secure access controls on trace register accesses through the optional memory-mapped external debug interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**Bit [19]**

Reserved, RES0.

**IMPLEMENTATION DEFINED, bits [18:16]**

IMPLEMENTATION DEFINED.

**NSASEDIS, bit [15]**

Disables Non-secure access to the Advanced SIMD functionality.

- 0: This control has no effect on:
  - Non-secure access to Advanced SIMD functionality.
  - The behavior of CPACR.ASEDIS and HCPTR.TASE.

---

Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.

Non-Confidential
Non-secure access to the Advanced SIMD functionality is disabled, meaning:

- `CPACR.ASEDIS` behaves as RAO/WI in Non-secure state, regardless of its actual value.
- `HCPTR.TASE` behaves as RAO/WI, regardless of its actual value.

The implementation of this field must correspond to the implementation of the `CPACR.ASEDIS` field:

- If `CPACR.ASEDIS` is `RES0`, this field is `RES0`. If the implementation does not include Advanced SIMD and floating-point functionality, this field is `RES0`.
- If `CPACR.ASEDIS` is `RAZ/WI`, this field is `RAZ/WI`.
- If `CPACR.ASEDIS` is `RW`, this field is `RW`.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**Bits [14:12]**

Reserved, `RES0`.

**cp11, bit [11]**

The value of this field is ignored. If this field is programmed with a different value to the `cp10` field then this field is `UNKNOWN` on a direct read of the NSACR.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is `RES0`.

If this field is implemented as an RW field, it resets to a value that is architecturally `UNKNOWN`.

**cp10, bit [10]**

Enable Non-secure access to the Advanced SIMD and floating-point features. Possible values of the fields are:

0  
Advanced SIMD and floating-point features can be accessed only from Secure state. Any attempt to access this functionality from Non-secure state is `UNDEFINED`. When the PE is in Non-secure state:
- The `CPACR.{cp11, cp10}` fields ignore writes and read as `0b00`, access denied.
- The `HCPTR.{TCP11, TCP10}` fields behave as RAO/WI, regardless of their actual values.

1  
Advanced SIMD and floating-point features can be accessed from both Security states.

If Non-secure access to the Advanced SIMD and floating-point functionality is enabled, the `CPACR` must be checked to determine the level of access that is permitted.

The Advanced SIMD and floating-point features controlled by these fields are:

- Execution of any floating-point or Advanced SIMD instruction.
- Any access to the Advanced SIMD and floating-point registers D0-D31 and their views as S0-S31 and Q0-Q15.
- Any access to the `FPSCR, FPSID, MVFR0, MVFR1, MVFR2, or FPEXC` System registers.

If the implementation does not include Advanced SIMD and floating-point functionality, this field is `RES0`.

If this field is implemented as an RW field, it resets to a value that is architecturally `UNKNOWN`.

**Bits [9:0]**

Reserved, `RES0`.

**Accessing the NSACR:**

To access the NSACR:

```
MRC p15,0,<Rt>,c1,c1,2 ; Read NSACR into Rt
```
MCR p15,0,<Rt>,c1,c1,2 ; Write Rt to NSACR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0001</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.110 PAR, Physical Address Register

The PAR characteristics are:

**Purpose**

Returns the output address (OA) from an address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

PAR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

PAR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

PAR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T7==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T7==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register PAR is architecturally mapped to AArch64 System register PAR_EL1. The PAR returns a 32-bit value:

- When the PE is not in Hyp mode and is using the Short-descriptor translation table format.
- When the PE is in Hyp mode for the ATS12NSOxx instructions when the value of HCR.VM is 0 and the value of TTBCR.EAE is 0.

In these cases, PAR[63:32] is RES0.

Otherwise, the PAR returns a 64-bit value. This means it returns a 64-bit value in the following cases:

- When using the Long-descriptor translation table format.
- If the stage 1 address translation is disabled and TTBCR.EAE is set to 1.
- In an implementation that includes EL2, for the result of an ATS1Cxx instruction performed from Hyp mode.
For PL1&0 stage 1 translations, TTBCR.EAE selects the translation table format. RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PAR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits[31:0] and do not modify bits[63:32].

The Configurations section specifies the cases where each PAR format is used.

**Field descriptions**

The PAR bit assignments are:

**For all register layouts:**

F, bit [0]

Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.

1 Address translation aborted.

**When the instruction returned a 32-bit value to the PAR, PAR.F==0:**

This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

On a successful conversion, the PAR can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:

- Memory attribute fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors. This applies to the NOS, SH, Inner, and Outer fields.

- See the NS bit description for constraints on the value it returns.

PA, bits [31:12]

Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[31:12].

LPAE, bit [11]

When updating the PAR with the result of the translation operation, this bit is set as follows:

0 Short-descriptor translation table format used. This means the PAR returned a 32-bit value.
NOS, bit [10]
Not Outer Shareable. When the returned value of PAR.SH is 1, indicates the Shareability attribute for the physical memory region:
0 Memory region is Outer Shareable.
1 Memory region is Inner Shareable.
When the returned value of PAR.SH is 0 the value returned to this field is UNKNOWN.
The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

NS, bit [9]
Non-secure. The NS attribute for a translation table entry from a Secure translation regime.
For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.
For a result from a Non-secure translation regime, this bit is UNKNOWN.

IMP DEF, bit [8]
IMPLEMENTATION DEFINED.

SH, bit [7]
Shareability. Indicates whether the physical memory region is Non-shareable:
0 Memory is Non-shareable.
1 Memory is shareable, and PAR.NOS indicates whether the region is Outer Shareable or Inner Shareable.
The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

Inner[2:0], bits [6:4]
Inner cacheability attribute for the region. Permitted values are:
000 Non-cacheable.
001 Device-nGnRnE.
011 Device-nGnRE.
101 Write-Back, Write-Allocate.
110 Write-Through.
111 Write-Back, no Write-Allocate.
The values 010 and 100 are reserved.
The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

Outer[1:0], bits [3:2]
Outer cacheability attribute for the region. Permitted values are:
00 Non-cacheable.
01 Write-Back, Write-Allocate.
10 Write-Through, no Write-Allocate.
11 Write-Back, no Write-Allocate.
The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.
SS, bit [1]  
Supersection. Used to indicate if the result is a Supersection:

- **0**: Result is not a Supersection. PAR[31:12] contains OA[31:12].
- **1**: Result is a Supersection, and:
  - PAR[15:12] contains 0b0000.

If an implementation supports less than 40 bits of physical address, the bits in the PAR field that correspond to physical address bits that are not implemented are UNKNOWN.

F, bit [0]  
Indicates whether the instruction performed a successful address translation.

- **0**: Address translation completed successfully.

When the instruction returned a 32-bit value to the PAR, PAR.F==1:

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>RES0</td>
<td>RES0</td>
<td>FS</td>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

LPAE, bit [11]  
When updating the PAR with the result of the translation operation, this bit is set as follows:

- **0**: Short-descriptor translation table format used. This means the PAR returned a 32-bit value.

Bits [10:7]  
Reserved, RES0.

FS, bits [6:1]  
Fault status bits. Bits [12,10,3:0] from the DFSR, indicating the source of the abort.

F, bit [0]  
Indicates whether the instruction performed a successful address translation.

- **1**: Address translation aborted.
When the instruction returned a 64-bit value to the PAR, PAR.F==0:

This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

On a successful conversion, the PAR can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:

- Memory attribute fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors. This applies to the ATTR and SH fields.
- See the NS bit description for constraints on the value it returns.

**ATTR, bits [63:56]**

Memory attributes for the returned output address. This field uses the same encoding as the Attr<n> fields in MAIR0 and MAIR1.

The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

**Bits [55:40]**

Reserved, RES0.

**PA, bits [39:12]**

Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[39:12].

**LPAE, bit [11]**

When updating the PAR with the result of the translation operation, this bit is set as follows:

1 Long-descriptor translation table format used. This means the PAR returned a 64-bit value.

**IMP DEF, bit [10]**

IMPLEMENTATION DEFINED.

**NS, bit [9]**

Non-secure. The NS attribute for a translation table entry from a Secure translation regime. For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.

For a result from a Non-secure translation regime, this bit is UNKNOWN.

**SH, bits [8:7]**

Shareability attribute, for the returned output address. Permitted values are:

00 Non-shareable.

10 Outer Shareable.
11 Inner Shareable.
The value 01 is reserved.

Note
This field returns the value 10 for:
- Any type of Device memory.
- Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes.

The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

Bits [6:1]
Reserved, RES0.

F, bit [0]
Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.

When the instruction returned a 64-bit value to the PAR, PAR.F==1:

This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

IMP DEF, bits [63:56]
IMPLEMENTATION DEFINED.

IMP DEF, bits [55:52]
IMPLEMENTATION DEFINED.

IMP DEF, bits [51:48]
IMPLEMENTATION DEFINED.

Bits [47:12]
Reserved, RES0.

LPAE, bit [11]
When updating the PAR with the result of the translation operation, this bit is set as follows:

1 Long-descriptor translation table format used. This means the PAR returned a 64-bit value.

Bit [10]
Reserved, RES0.
FSTAGE, bit [9]
Indicates the translation stage at which the translation aborted:

0  Translation aborted because of a fault in the stage 1 translation.
1  Translation aborted because of a fault in the stage 2 translation.

S2WLK, bit [8]
If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.

Bit [7]
Reserved, RES0.

FST, bits [6:1]
Fault status field. Values are as in the DFSR.STATUS and IFSR.STATUS fields when using the Long-descriptor translation table format.

F, bit [0]
Indicates whether the instruction performed a successful address translation.

1  Address translation aborted.

Accessing the PAR:

To access the PAR when accessing as a 32-bit register:

MRC p15,0,<Rt>,c7,c4,0 ; Read PAR[31:0] into Rt
MCR p15,0,<Rt>,c7,c4,0 ; Write Rt to PAR[31:0]. PAR[63:32] are unchanged

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>0111</td>
<td>0100</td>
<td>000</td>
</tr>
</tbody>
</table>

To access the PAR when accessing as a 64-bit register:

MRRC p15,0,<Rt>,<Rt2>,c7 ; Read PAR[31:0] into Rt and PAR[63:32] into Rt2
MCRR p15,0,<Rt>,<Rt2>,c7 ; Write Rt to PAR[31:0] and Rt2 to PAR[63:32]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>0111</td>
</tr>
</tbody>
</table>
G6.2.111   PRRR, Primary Region Remap Register

The PRRR characteristics are:

Purpose

Controls the top level mapping of the TEX[0], C, and B memory region attributes.

Usage constraints

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.
PRRR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

PRRR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.
PRRR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register PRRR is architecturally mapped to AArch64 System register MAIR_EL1[31:0].

MAIR0 and PRRR are the same register, with a different view depending on the value of TTBCR.EAE:

- When it is set to 0, the register is as described in PRRR.
When it is set to 1, the register is as described in MAIR0. When EL3 is using AArch32, write access to PRRR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PRRR is a 32-bit register.

**Field descriptions**

The PRRR bit assignments are:

*When TTBCR.EAE==0:*

---

**NOS<n>, bit [n+24], for n = 0 to 7**

Not Outer Shareable. NOS<n> is the Outer Shareable property for memory attributes n, if the region is mapped as Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, and the appropriate PRRR.{NS0, NS1} field identifies the region as shareable. n is the value of the concatenation of the {TEX[0], C, B} bits from the translation table descriptor. The possible values of each NOS<n> field other than NOS6 are:

0  Memory region is Outer Shareable.
1  Memory region is Inner Shareable.

The value of this bit is ignored if the region is:

- Device memory
- Normal memory that is at least one of:
  - Inner Non-cacheable, Outer Non-cacheable.
  - Identified by the appropriate PRRR.{NS0, NS1} field as Non-shareable.

The meaning of the NOS6 field is IMPLEMENTATION DEFINED.

**Bits [23:20]**

Reserved, RES0.
NS1, bit [19]

Mapping of S = 1 attribute for Normal memory regions. This field is used in determining the
Shareability of a memory region that is mapped to Normal memory and both:

• Is not Inner Non-cacheable, Outer Non-cacheable.
• Has the S bit in the translation table descriptor set to 1.

The possible values of this bit are:

0 Region is Non-shareable.
1 Region is shareable. The value of the appropriate PRRR.NOS<n> field determines
whether the region is Inner Shareable or Outer Shareable.

NS0, bit [18]

Mapping of S = 0 attribute for Normal memory regions. This field is used in determining the
Shareability of a memory region that is mapped to Normal memory and both:

• Is not Inner Non-cacheable, Outer Non-cacheable.
• Has the S bit in the translation table descriptor set to 0.

The possible values of this bit are:

0 Region is Non-shareable.
1 Region is shareable. The value of the appropriate PRRR.NOS<n> field determines
whether the region is Inner Shareable or Outer Shareable.

DS1, bit [17]

Mapping of S = 1 attribute for Device memory. In ARMv8, all types of Device memory are Outer
Shareable, and therefore this bit is RES1.

DS0, bit [16]

Mapping of S = 0 attribute for Device memory. In ARMv8, all types of Device memory are Outer
Shareable, and therefore this bit is RES1.

TR<n>, bits [2n+1:2n], for n = 0 to 7

TR<n> is the primary TEX mapping for memory attributes n, and defines the mapped memory type
for a region with attributes n. n is the value of the concatenation of the {TEX[0], C, B} bits from the
translation table descriptor. The possible values for each field other than TR6 are:

00 Device-nGnRnE memory
01 Device-nGnRE memory
10 Normal memory

The value 11 is reserved. The effect of programming a field to 11 is CONSTRAINED UNPREDICTABLE,
see Reserved values in System and memory-mapped registers and translation table entries on
page K1-5477.

The meaning of the TR6 field is IMPLEMENTATION DEFINED.

Accessing the PRRR:

To access the PRRR when TTBCR.EAE==0:

MRC p15,0,<Rt>,c10,c2,0 ; Read PRRR into Rt
MCR p15,0,<Rt>,c10,c2,0 ; Write Rt to PRRR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0010</td>
<td>0010</td>
<td>000</td>
<td></td>
</tr>
</tbody>
</table>
G6.2.112   REVIDR, Revision ID Register

The REVIDR characteristics are:

Purpose

Provides implementation-specific minor revision information.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID1==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register REVIDR is architecturally mapped to AArch64 System register REVIDR_EL1.

If REVIDR has the same value as MIDR, then its contents have no significance.

Attributes

REVIDR is a 32-bit register.

Field descriptions

The REVIDR bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED
IMPLEMENTATION DEFINED, bits [31:0]
IMPLEMENTATION DEFINED.

Accessing the REVIDR:

To access the REVIDR:

MRC p15,0,\(<Rt>\),c0,c0,6 ; Read REVIDR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>110</td>
</tr>
</tbody>
</table>
G6.2.113  RMR (at EL1), Reset Management Register

The RMR (at EL1) characteristics are:

Purpose
When this register is implemented:
- A write to the register can request a Warm reset.
- If EL1 can use AArch32 and AArch64, the register specifies the Execution state that the PE boots into on a Warm reset.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

However, see Configurations for information about whether the register is implemented.

Traps and Enables
There are no traps or enables affecting this register.

Configurations
There is one instance of this register that is used in both Secure and Non-secure states. AArch32 System register RMR (at EL1) is architecturally mapped to AArch64 System register RMR_EL1.

Only implemented if EL1 is the highest implemented Exception level. In this case:
- If EL1 can use AArch32 and AArch64 then this register must be implemented.
- If EL1 cannot use AArch64 then it is IMPLEMENTATION DEFINED whether the register is implemented.

When this register is not implemented its encoding is UNDEFINED at EL1.
See the field descriptions for the reset values. These apply whenever the register is implemented.

Attributes
RMR (at EL1) is a 32-bit register.

Field descriptions
The RMR (at EL1) bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-2</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>1</td>
<td>Reset Request. Setting this bit to 1 requests a Warm reset. This field resets to 0 on a Warm or Cold reset.</td>
</tr>
</tbody>
</table>

Bits [31:2]
Reserved, RES0.

RR, bit [1]
Reset Request.
**AA64, bit [0]**

When EL1 can use AArch64, determines which Execution state the PE boots into after a Warm reset:

- 0  AArch32.
- 1  AArch64.

On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.

If EL1 cannot use AArch64 this bit is RAZ/WI.

When implemented as an RW field, this field resets to 0 on a Cold reset. It is not affected by a Warm reset.

**Accessing the RMR (at EL1):**

To access the RMR (at EL1) when EL2 and EL3 not implemented:

- MRC p15,0,<Rt>,c12,c0,2 ; Read RMR into Rt
- MCR p15,0,<Rt>,c12,c0,2 ; Write Rt to RMR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
**G6.2.114  RMR (at EL3), Reset Management Register**

The RMR (at EL3) characteristics are:

**Purpose**

When this register is implemented:

- A write to the register can request a Warm reset.
- If EL3 can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

However, see Configurations for information about whether the register is implemented. ARM deprecates accessing this register from any PE mode other than Monitor mode.

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The AArch32 view of the RMR register is subject to the CP15SDISABLE control, which prevents writing to this register when the **CP15SDISABLE** signal is asserted.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

This register is only accessible in Secure state.

AArch32 System register RMR (at EL3) is architecturally mapped to AArch64 System register **RMR_EL3**.

Only implemented EL3 is the highest implemented Exception level. In this case:

- If EL3 can use AArch32 and AArch64 then this register must be implemented.
- If EL3 cannot use AArch64 then it is IMPLEMENTATION DEFINED whether the register is implemented.

When this register is not implemented its encoding is **UNDEFINED** at EL3.

See the field descriptions for the reset values. These apply whenever the register is implemented.

**Attributes**

RMR (at EL3) is a 32-bit register.

**Field descriptions**

The RMR (at EL3) bit assignments are:
Bits [31:2]
Reserved, RES0.

RR, bit [1]
Reset Request. Setting this bit to 1 requests a Warm reset.
This field resets to 0 on a Warm or Cold reset.

AA64, bit [0]
When EL3 can use AArch64, determines which Execution state the PE boots into after a Warm reset:
0 AArch32.
1 AArch64.
On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.
If EL3 cannot use AArch64 this bit is RAZ/WI.
When implemented as an RW field, this field resets to 0 on a Cold reset. It is not affected by a Warm reset.

Accessing the RMR (at EL3):
To access the RMR (at EL3) when EL3 implemented:
MRC p15,0,<Rt>,c12,c0,2 ; Read RMR into Rt
MCR p15,0,<Rt>,c12,c0,2 ; Write Rt to RMR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.115  RVBAR, Reset Vector Base Address Register

The RVBAR characteristics are:

**Purpose**

If EL3 is not implemented, contains the IMPLEMENTATION DEFINED address that execution starts from after reset when executing in AArch32 state.

**Usage constraints**

If EL1 is the highest exception level implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL2 is the highest exception level implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RO</td>
</tr>
</tbody>
</table>

This register can only be read at the highest Exception level implemented. It is UNDEFINED at all other Exception levels.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

This register is only implemented if the highest Exception level implemented is capable of using AArch32, and is not EL3.

**Attributes**

RVBAR is a 32-bit register.

**Field descriptions**

The RVBAR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset Address[31:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bits [31:1]

Reset Address[31:1]. Bits [31:1] of the IMPLEMENTATION DEFINED address that execution starts from after reset when executing in 32-bit state.

Bit [0]

Reserved, RES1.

**Accessing the RVBAR:**

To access the RVBAR:

MRC p15, 0, <Rt>, c12, c0, 1 ; Read RVBAR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.116 SCR, Secure Configuration Register

The SCR characteristics are:

**Purpose**

When EL3 is implemented and can use AArch32, defines the configuration of the current Security state. It specifies:

- The Security state, either Secure or Non-secure.
- What mode the PE branches to if an IRQ, FIQ, or External Abort occurs.
- Whether the CPSR.F or CPSR.A bits can be modified when SCR.NS==1.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Trap</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, any read or write to SCR from Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

This register is only accessible in Secure state.

AArch32 System register SCR can be mapped to AArch64 System register SCR_EL3, but this is not architecturally mandated.

Some or all RW fields of this register have defined reset values. These apply whenever the register is accessible. This means they apply when the PE resets into EL3 using AArch32.

**Attributes**

SCR is a 32-bit register.

**Field descriptions**

The SCR bit assignments are:
Bits [31:16]  
Reserved, RES0.

Bit [15]  
Reserved, RES0.

Bit [14]  
Reserved, RES0.

TWE, bit [13]  
Traps WFE instructions to Monitor mode.
0  This control has no effect on the execution of WFE instructions.
1  Any attempt to execute a WFE instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state and the attempted execution does not generate an exception that is taken to EL1 or EL2.

Any exception that is taken to EL1 or to EL2 has priority over this trap.

The attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.

--- Note ---
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

When this register has an architecturally-defined reset value, this field resets to 0.

TWI, bit [12]  
Traps WFI instructions to Monitor mode.
0  This control has no effect on the execution of WFI instructions.
Any attempt to execute a WFI instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state and the attempted execution does not generate an exception that is taken to EL1 or EL2.

Any exception that is taken to EL1 or to EL2 has priority over this trap.

The attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.

Note

Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

When this register has an architecturally-defined reset value, this field resets to 0.

Bits [11:10]

Reserved, RES0.

SIF, bit [9]

Secure instruction fetch. When the PE is in Secure state, this bit disables instruction fetch from Non-secure memory. The possible values for this bit are:

0 Secure state instruction fetches from Non-secure memory are permitted.
1 Secure state instruction fetches from Non-secure memory are not permitted.

This bit is permitted to be cached in a TLB.

When this register has an architecturally-defined reset value, this field resets to 0.

HCE, bit [8]

Hypervisor Call instruction enable. Enables EL2 and Non-secure EL1 execution of HVC instructions.

0 HVC instructions are:
  • UNDEFINED at Non-secure EL1. The Undefined Instruction exception is taken from PL1 to PL1.
  • UNPREDICTABLE at EL2. Behavior is one of the following:
    — The instruction is UNDEFINED.
    — The instruction executes as a NOP.

1 HVC instructions are enabled at EL2 and Non-secure EL1.

Note

HVC instructions are always UNDEFINED at EL0 and in Secure state.

If EL2 is not implemented, this bit is RES0 and HVC is UNDEFINED.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

SCD, bit [7]

Secure Monitor Call disable. Disables SMC instructions.

0 SMC instructions are enabled.
1 In Non-secure state, SMC instructions are UNDEFINED. The Undefined Instruction exception is taken from the current Exception level to the current Exception level.
   In Secure state, behavior is one of the following:
   • The instruction is UNDEFINED.
• The instruction executes as a NOP.

---

**Note**

SMC instructions are always UNDEFINED at PL0.

---

When this register has an architecturally-defined reset value, this field resets to 0.

**nET, bit [6]**

Not Early Termination. This bit disables early termination. The possible values of this bit are:

- **0**: Early termination permitted. Execution time of data operations can depend on the data values.
- **1**: Disable early termination. The number of cycles required for data operations is forced to be independent of the data values.

This **IMPLEMENTATION DEFINED** mechanism can disable data dependent timing optimizations from multiplies and data operations. It can provide system support against information leakage that might be exploited by timing correlation types of attack.

On implementations that do not support early termination or do not support disabling early termination, this bit is **RES0**.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**AW, bit [5]**

When the value of SCR.EA is 1 and the value of HCR.AMO is 0, this bit controls whether CPSR.A masks an external abort taken from Non-secure state, and the possible values of this bit are:

- **0**: External aborts taken from Non-secure state are not masked by CPSR.A, and are taken to EL3.
  
  External aborts taken from Secure state are masked by CPSR.A.

- **1**: External aborts taken from either Security state are masked by CPSR.A. When CPSR.A is 0, the abort is taken to EL3.

When SCR.EA is 0 or HCR.AMO is 1, this bit has no effect.

When this register has an architecturally-defined reset value, this field resets to 0.

**FW, bit [4]**

When the value of SCR.FIQ is 1 and the value of HCR.FMO is 0, this bit controls whether CPSR.F masks an FIQ interrupt taken from Non-secure state, and the possible values of this bit are:

- **0**: An FIQ taken from Non-secure state is not masked by CPSR.F, and is taken to EL3.
  
  An FIQ taken from Secure state is masked by CPSR.F.

- **1**: An FIQ taken from either Security state is masked by CPSR.F. When CPSR.F is 0, the FIQ is taken to EL3.

When SCR.FIQ is 0 or HCR.FMO is 1, this bit has no effect.

When this register has an architecturally-defined reset value, this field resets to 0.

**EA, bit [3]**

External Abort handler. This bit controls which mode takes external aborts. The possible values of this bit are:

- **0**: External aborts taken to Abort mode.

- **1**: External aborts taken to Monitor mode.

When this register has an architecturally-defined reset value, this field resets to 0.

**FIQ, bit [2]**

FIQ handler. This bit controls which mode takes FIQ exceptions. The possible values of this bit are:

- **0**: FIQs taken to FIQ mode.
1. FIQs taken to Monitor mode.
   When this register has an architecturally-defined reset value, this field resets to 0.

**IRQ, bit [1]**

IRQ handler. This bit controls which mode takes IRQ exceptions. The possible values of this bit are:

- 0: IRQs taken to IRQ mode.
- 1: IRQs taken to Monitor mode.

When this register has an architecturally-defined reset value, this field resets to 0.

**NS, bit [0]**

Non-secure bit. Except when the PE is in Monitor mode, this bit determines the Security state of the PE:

- 0: PE is in Secure state.
- 1: PE is in Non-secure state.

If the HCR.TGE bit is set, an attempt to change from a Secure PL1 mode to a Non-secure EL1 mode by changing the SCR.NS bit from 0 to 1 results in the SCR.NS bit remaining as 0.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the SCR:**

To access the SCR:

```
MRC p15,0,<Rt>,c1,c1,0 ; Read SCR into Rt
MCR p15,0,<Rt>,c1,c1,0 ; Write Rt to SCR
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0001</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.117  **SCTLR, System Control Register**

The SCTLR characteristics are:

**Purpose**

Provides the top level control of the system, including its memory system.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

SCTLR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

SCTLR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

SCTLR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register SCTLR is architecturally mapped to AArch64 System register SCTLR_EL1.

When EL3 is using AArch32, write access to SCTLR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.
Some bits in the register are read-only. These bits relate to non-configurable features of an implementation, and are provided for compatibility with previous versions of the architecture.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. If the PE resets into EL3 using AArch32 they apply only to the Secure instance of the register. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

Attributes

SCTLR is a 32-bit register.

Field descriptions

The SCTLR bit assignments are:

Bit [31]
Reserved, RES0.

TE, bit [30]
T32 Exception Enable. This bit controls whether exceptions to an Exception Level that is executing at PL1 are taken to A32 or T32 state:

0 Exceptions, including reset, taken to A32 state.
1 Exceptions, including reset, taken to T32 state.

When this register has an architecturally-defined reset value, this field resets to an IMPLEMENTATION DEFINED choice between:

- 0.
- A value determined by an input configuration signal.

AFE, bit [29]
Access Flag Enable. When using the Short-descriptor translation table format for the PL1&0 translation regime, this bit enables use of the AP[0] bit in the translation descriptors as the Access flag, and restricts access permissions in the translation descriptors to the simplified model. The possible values of this bit are:

0 In the translation table descriptors, AP[0] is an access permissions bit. The full range of access permissions is supported. No Access flag is implemented.
In the translation table descriptors, AP[0] is the Access flag. Only the simplified model for access permissions is supported.

When using the Long-descriptor translation table format, the VMSA behaves as if this bit is set to 1, regardless of the value of this bit.

The AFE bit is permitted to be cached in a TLB.

When this register has an architecturally-defined reset value, this field resets to 0.

**TRE, bit [28]**

TEX remap enable. This bit enables remapping of the TEX[2:1] bits in the PL1&0 translation regime for use as two translation table bits that can be managed by the operating system. Enabling this remapping also changes the scheme used to describe the memory region attributes in the VMSA. The possible values of this bit are:

- 0: TEX remap disabled. TEX[2:0] are used, with the C and B bits, to describe the memory region attributes.
- 1: TEX remap enabled. TEX[2:1] are reassigned for use as bits managed by the operating system. The TEX[0], C, and B bits are used to describe the memory region attributes, with the MMU remap registers.

When the value of TTBCR.EAE is 1, this bit is RES1.

The TRE bit is permitted to be cached in a TLB.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [27:26]**

Reserved, RES0.

**EE, bit [25]**

The value of the PSTATE.E bit on branch to an exception vector or coming out of reset, and the endianness of stage 1 translation table walks in the PL1&0 translation regime.

The possible values of this bit are:

- 0: Little-endian. PSTATE.E is cleared to 0 on taking an exception or coming out of reset. Stage 1 translation table walks in the PL1&0 translation regime are little-endian.
- 1: Big-endian. PSTATE.E is cleared to 0 on taking an exception or coming out of reset. Stage 1 translation table walks in the PL1&0 translation regime are big-endian.

If an implementation does not provide Big-endian support for data accesses at Exception Levels higher than EL0, this bit is RES0.

If an implementation does not provide Little-endian support for data accesses at Exception Levels higher than EL0, this bit is RES1.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to an IMPLEMENTATION DEFINED choice between:

- 0.
- A value determined by an input configuration signal.

**Bit [24]**

Reserved, RES0.

**Bits [23:22]**

Reserved, RES1.

**Bit [21]**

Reserved, RES0.
UWXN, bit [20]

Unprivileged write permission implies PL1 XN (Execute-never). This bit can force all memory regions that are writable at PL0 to be treated as XN for accesses from software executing at PL1. The possible values of this bit are:

0  This control has no effect on memory access permissions.
1  Any region that is writable at PL0 forced to XN for accesses from software executing at PL1.

The UWXN bit is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, this field resets to 0.

WXN, bit [19]

Write permission implies XN (Execute-never). For the PL1&0 translation regime, this bit can force all memory regions that are writable to be treated as XN. The possible values of this bit are:

0  This control has no effect on memory access permissions.
1  Any region that is writable in the PL1&0 translation regime is forced to XN for accesses from software executing at PL1 or PL0.

The WXN bit is permitted to be cached in a TLB.
When this register has an architecturally-defined reset value, this field resets to 0.

nTWE, bit [18]

Traps EL0 execution of WFE instructions to Undefined mode.

0  Any attempt to execute a WFE instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state.
1  This control has no effect on the EL0 execution of WFE instructions.

The attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.

_________ Note ___________
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

_________ Note ___________
When this register has an architecturally-defined reset value, this field resets to 1.

Bit [17]

Reserved, RES0.

nTWI, bit [16]

Traps EL0 execution of WFI instructions to Undefined mode.

0  Any attempt to execute a WFI instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state.
1  This control has no effect on the EL0 execution of WFI instructions.

The attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.

_________ Note ___________
Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.

_________ Note ___________
When this register has an architecturally-defined reset value, this field resets to 1.
Bits [15:14]
Reserved, RES0.

V, bit [13]
Vectors bit. This bit selects the base address of the exception vectors for exceptions taken to a PE mode other than Monitor mode or Hyp mode:

0 Normal exception vectors. Base address is held in VBAR.
1 High exception vectors (Hivecs), base address 0xFFFF0000. This base address cannot be remapped.

When this register has an architecturally-defined reset value, this field resets to an IMPLEMENTATION DEFINED choice between:

- 0.
- A value determined by an input configuration signal.

I, bit [12]
Instruction access Cacheability control, for accesses at EL1 and EL0:

0 All instruction access to Normal memory from PL1 and PL0 are Non-cacheable for all levels of instruction and unified cache.
   If the value of SCTLR.M is 0, instruction accesses from stage 1 of the PL1&0 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.
1 All instruction access to Normal memory from PL1 and PL0 can be cached at all levels of instruction and unified cache.
   If the value of SCTLR.M is 0, instruction accesses from stage 1 of the PL1&0 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.

Instruction accesses to Normal memory from Non-secure EL1 and Non-secure EL0 are Cacheable regardless of the value of the SCTLR.I bit if either:

- EL2 is using AArch32 and the value of HCR.DC is 1.
- EL2 is using AArch64 and the value of HCR_EL2.DC is 1.

When this register has an architecturally-defined reset value, this field resets to 0.

Bit [11]
Reserved, RES1.

Bits [10:9]
Reserved, RES0.

SED, bit [8]
SETEND instruction disable. Disables SETEND instructions at PL0 and PL1.

0 SETEND instruction execution is enabled at PL0 and PL1.
1 SETEND instructions are UNDEFINED at PL0 and PL1.

If the implementation does not support mixed-endian operation at any Exception level, this bit is RES1.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

ITD, bit [7]
IT Disable. Disables some uses of IT instructions at PL1 and PL0.

0 All IT instruction functionality is enabled at PL1 and PL0.
1 Any attempt at PL1 or PL0 to execute any of the following is UNDEFINED:
   - All encodings of the IT instruction with hw1[3:0]! = 1000.
• All encodings of the subsequent instruction with the following values for \( hwl = 1 \):
  11\text{xxxxxxxxxxxx}
  All 32-bit instructions, and the 16-bit instructions B, UDF, SVC, LDM, and STM.

  1011\text{xxxxxxxxxxxx}
  All instructions in *Miscellaneous 16-bit instructions on page* F3-2442.

  10100\text{xxxxxxxxxxx}
  ADD Rd, \( PC \), \( #imm \)

  01001\text{xxxxxxxxxxx}
  LDR Rd, \([PC, #imm]\)

  0100\text{1xxx1xxx1xxx}
  ADD Rdn, PC; CMP Rn, PC; MOV Rd, PC; BX PC; BLX PC.

  0100\text{0xxx1xxxx}
  ADD PC, Rm; CMP PC, Rm; MOV PC, Rm. This pattern also covers UNPREDICTABLE cases with BLX Rn.

These instructions are always UNDEFINED, regardless of whether they would pass or fail the condition code check that applies to them as a result of being in an IT block. It is IMPLEMENTATION DEFINED whether the IT instruction is treated as:

• A 16-bit instruction, that can only be followed by another 16-bit instruction.
• The first half of a 32-bit instruction.

This means that, for the situations that are UNDEFINED, either the second 16-bit instruction or the 32-bit instruction is UNDEFINED. An implementation might vary dynamically as to whether IT is treated as a 16-bit instruction or the first half of a 32-bit instruction.

If an instruction in an active IT block that would be disabled by this field sets this field to 1 then behavior is CONSTRAINED UNPREDICTABLE. For more information see *Changes to an ITD control by an instruction in an IT block on page* E1-2298.

ITD is optional, but if it is implemented in the SCTLR then it must also be implemented in the SCTLR_EL1. If it is not implemented then this bit is RAZ/WI.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**UNK, bit [6]**

Writes to this bit are IGNORED. Reads of this bit return an UNKNOWN value.

**CP15BEN, bit [5]**

System instruction memory barrier enable. Enables accesses to the DMB, DSB, and ISB System instructions in the \( \text{coproc} = 1111 \) encoding space from PL1 and PL0:

0 PL0 and PL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED.

1 PL0 and PL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled.

CP15BEN is optional, but if it is implemented in the SCTLR then it must also be implemented in the SCTLR_EL1. If it is not implemented then this bit is RAO/WI.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 1.

**Bits [4:3]**

Reserved, RES1.
C, bit [2]

Cacheability control, for data accesses at EL1 and EL0:

0  All data access to Normal memory from PL1 and PL0, and all accesses to the PL1&0 stage 1 translation tables, are Non-cacheable for all levels of data and unified cache.

1  All data access to Normal memory from PL1 and PL0, and all accesses to the PL1&0 stage 1 translation tables, can be cached at all levels of data and unified cache.

The PE ignores SCLTR.C for Non-secure state and data accesses to Normal memory from EL1 and EL0 are Cacheable if either:

- EL2 is using AArch32 and the value of HCR_DC is 1.
- EL2 is using AArch64 and the value of HCR_EL2_DC is 1.

When this register has an architecturally-defined reset value, this field resets to 0.

A, bit [1]

Alignment check enable. This is the enable bit for Alignment fault checking at PL1 and PL0:

0  Alignment fault checking disabled when executing at PL1 or PL0. Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed.

1  Alignment fault checking enabled when executing at PL1 or PL0. All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element(s) being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception.

Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.

When this register has an architecturally-defined reset value, this field resets to 0.

M, bit [0]

MMU enable for EL1 and EL0 stage 1 address translation. Possible values of this bit are:

0  EL1 and EL0 stage 1 address translation disabled. See the SCTLR.I field for the behavior of instruction accesses to Normal memory.

1  EL1 and EL0 stage 1 address translation enabled.

In the Non-secure state the PE behaves as if the value of the SCTLR.M field is 0 for all purposes other than returning the value of a direct read of the field if either:

- EL2 is using AArch32 and the value of HCR_{DC, TGE} is not \{0, 0\}.
- EL2 is using AArch64 and the value of HCR_EL2_{DC, TGE} is not \{0, 0\}.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the SCTLR:

To access the SCTLR:

- MRC p15,0,<Rt>,c1,c0,0 ; Read SCTLR into Rt
- MCR p15,0,<Rt>,c1,c0,0 ; Write Rt to SCTLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.118  SPSR, Saved Program Status Register

The SPSR characteristics are:

Purpose
Holds the saved process state for the current mode.

Usage constraints
The SPSR can be read using the MRS instruction and written using the MSR (immediate) or MSR (register) instructions. For more details on the instruction syntax, see PSTATE and banked register access instructions on page F1-2380.

Traps and Enables
There are no traps or enables affecting this register.

Configurations
There is one instance of this register that is used in both Secure and Non-secure states.

Attributes
SPSR is a 32-bit register.

Field descriptions
The SPSR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|

N, bit [31]
Set to the value of CPSR.N on taking an exception to the current mode, and copied to CPSR.N on executing an exception return operation in the current mode.

Z, bit [30]
Set to the value of CPSR.Z on taking an exception to the current mode, and copied to CPSR.Z on executing an exception return operation in the current mode.

C, bit [29]
Set to the value of CPSR.C on taking an exception to the current mode, and copied to CPSR.C on executing an exception return operation in the current mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to the current mode, and copied to CPSR.V on executing an exception return operation in the current mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to the current mode, and copied to CPSR.Q on executing an exception return operation in the current mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the \{J, T\} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

**Bits [23:21]**

Reserved, RES0.

**IL, bit [20]**

Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

**GE, bits [19:16]**

Greater than or Equal flags, for parallel addition and subtraction.

**IT[7:2], bits [15:10]**

IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

- \(IT[7:5]\) holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- \(IT[4:0]\) encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is \(0b00000000\) when no IT block is active.

**E, bit [9]**

Endianness state bit. Controls the load and store endianness for data accesses:

- 0 Little-endian operation
- 1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.

**A, bit [8]**

SError interrupt mask bit. The possible values of this bit are:

- 0 Exception not masked.
- 1 Exception masked.

**I, bit [7]**

IRQ mask bit. The possible values of this bit are:

- 0 Exception not masked.
- 1 Exception masked.

**F, bit [6]**

FIQ mask bit. The possible values of this bit are:

- 0 Exception not masked.
- 1 Exception masked.
T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Taken from A32 state.</td>
</tr>
<tr>
<td>1</td>
<td>Taken from T32 state.</td>
</tr>
</tbody>
</table>

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Exception taken from AArch32.</td>
</tr>
</tbody>
</table>

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved.
G6.2.119  SPSR_abt, Saved Program Status Register (Abort mode)

The SPSR_abt characteristics are:

Purpose

Holds the saved process state when an exception is taken to Abort mode.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS, IABT)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, IABT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (IABT)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, at PL1 this register is only accessible from PE modes other than Abort mode. In Abort mode, it is accessible as the current SPSR.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register SPSR_abt is architecturally mapped to AArch64 System register SPSR_abt.

Attributes

SPSR_abt is a 32-bit register.

Field descriptions

The SPSR_abt bit assignments are:

N, bit [31]

Set to the value of CPSR.N on taking an exception to Abort mode, and copied to CPSR.N on executing an exception return operation in Abort mode.

Z, bit [30]

Set to the value of CPSR.Z on taking an exception to Abort mode, and copied to CPSR.Z on executing an exception return operation in Abort mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to Abort mode, and copied to CPSR.C on executing an exception return operation in Abort mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to Abort mode, and copied to CPSR.V on executing an exception return operation in Abort mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to Abort mode, and copied to CPSR.Q on executing an exception return operation in Abort mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.

• IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.

• IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:

0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

F, bit [6]
FIQ mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

T, bit [5]
T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:
0   Taken from A32 state.
1   Taken from T32 state.

M[4], bit [4]
Execution state that the exception was taken from. Possible values of this bit are:
1   Exception taken from AArch32.

M[3:0], bits [3:0]
AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b1111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Accessing the SPSR_abt:

To access the SPSR_abt:

MRS <Rd>, SPSR_abt ; Read SPSR_abt into Rd
MSR SPSR_abt, <Rd> ; Write Rd to SPSR_abt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0100</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.120 SPSR_fiq, Saved Program Status Register (FIQ mode)

The SPSR_fiq characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to FIQ mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS, IFIQ)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, IFIQ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (IFIQ)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, at PL1 this register is only accessible from PE modes other than FIQ mode. In FIQ mode, it is accessible as the current SPSR.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states. AArch32 System register SPSR_fiq is architecturally mapped to AArch64 System register SPSR_fiq.

**Attributes**

SPSR_fiq is a 32-bit register.

**Field descriptions**

The SPSR_fiq bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23</th>
<th>21 20 19</th>
<th>18</th>
<th>17</th>
<th>16 15 14 13</th>
<th>12</th>
<th>11 10 9 8 7 6 5 4 3 2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N Z C V Q J RES0 IL GE IT[7:2]</td>
<td>E A I F T</td>
<td>M[3:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**N, bit [31]**

Set to the value of CPSR.N on taking an exception to FIQ mode, and copied to CPSR.N on executing an exception return operation in FIQ mode.

**Z, bit [30]**

Set to the value of CPSR.Z on taking an exception to FIQ mode, and copied to CPSR.Z on executing an exception return operation in FIQ mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to FIQ mode, and copied to CPSR.C on executing an exception return operation in FIQ mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to FIQ mode, and copied to CPSR.V on executing an exception return operation in FIQ mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to FIQ mode, and copied to CPSR.Q on executing an exception return operation in FIQ mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]

SError interrupt mask bit. The possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Exception not masked</td>
</tr>
<tr>
<td>1</td>
<td>Exception masked</td>
</tr>
</tbody>
</table>

I, bit [7]

IRQ mask bit. The possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Exception not masked</td>
</tr>
<tr>
<td>1</td>
<td>Exception masked</td>
</tr>
</tbody>
</table>

F, bit [6]

FIQ mask bit. The possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Exception not masked</td>
</tr>
<tr>
<td>1</td>
<td>Exception masked</td>
</tr>
</tbody>
</table>

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Taken from A32 state</td>
</tr>
<tr>
<td>1</td>
<td>Taken from T32 state</td>
</tr>
</tbody>
</table>

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Exception taken from AArch32</td>
</tr>
</tbody>
</table>

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Accessing the SPSR_fiq:

To access the SPSR_fiq:

MRS <Rd>, SPSR_fiq ; Read SPSR_fiq into Rd
MSR SPSR_fiq, <Rd> ; Write Rd to SPSR_fiq
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>110</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.121 SPSR_hyp, Saved Program Status Register (Hyp mode)

The SPSR_hyp characteristics are:

Purpose

Holds the saved process state when an exception is taken to Hyp mode.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, this register is only accessible from Monitor mode. In Hyp mode, this register is accessible as the current SPSR.

Traps and Enables

There are no traps or enables affecting this register.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register SPSR_hyp is architecturally mapped to AArch64 System register SPSR_EL2.

Attributes

SPSR_hyp is a 32-bit register.

Field descriptions

The SPSR_hyp bit assignments are:

N, bit [31]

Set to the value of CPSR.N on taking an exception to Hyp mode, and copied to CPSR.N on executing an exception return operation in Hyp mode.

Z, bit [30]

Set to the value of CPSR.Z on taking an exception to Hyp mode, and copied to CPSR.Z on executing an exception return operation in Hyp mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to Hyp mode, and copied to CPSR.C on executing an exception return operation in Hyp mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to Hyp mode, and copied to CPSR.V on executing an exception return operation in Hyp mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to Hyp mode, and copied to CPSR.Q on executing an exception return operation in Hyp mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]

SError interrupt mask bit. The possible values of this bit are:
0       Exception not masked.
1       Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:
0       Exception not masked.
1       Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:
0       Exception not masked.
1       Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was
taken from. Possible values of this bit are:
0       Taken from A32 state.
1       Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:
1       Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior
is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped
registers and translation table entries on page K1-5477.

Accessing the SPSR_hyp:

To access the SPSR_hyp:

MRS <Rd>, SPSR_hyp; Read SPSR_hyp into Rd
MSR SPSR_hyp, <Rd>; Write Rd to SPSR_hyp
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>110</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.122 SPSR_irq, Saved Program Status Register (IRQ mode)

The SPSR_irq characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to IRQ mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS, IRQ)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, !IRQ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (!IRQ)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, at PL1 this register is only accessible from PE modes other than IRQ mode. In IRQ mode, it is accessible as the current SPSR.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register SPSR_irq is architecturally mapped to AArch64 System register SPSR_irq.

**Attributes**

SPSR_irq is a 32-bit register.

**Field descriptions**

The SPSR_irq bit assignments are:

| 31 30 29 28 27 26 25 24 23 22 21 20 19 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|---------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| SPSR_irq                        |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |
| N, bit [31]                     |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |
| Z, bit [30]                     |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |

N, bit [31]
Set to the value of CPSR.N on taking an exception to IRQ mode, and copied to CPSR.N on executing an exception return operation in IRQ mode.

Z, bit [30]
Set to the value of CPSR.Z on taking an exception to IRQ mode, and copied to CPSR.Z on executing an exception return operation in IRQ mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to IRQ mode, and copied to CPSR.C on executing an exception return operation in IRQ mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to IRQ mode, and copied to CPSR.V on executing an exception return operation in IRQ mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to IRQ mode, and copied to CPSR.Q on executing an exception return operation in IRQ mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.

In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
• IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
• IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]

SError interrupt mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:
0   Exception not masked.
1   Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:
0   Taken from A32 state.
1   Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:
1   Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONstrained Unpredictable, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Accessing the SPSR_irq:

To access the SPSR_irq:

MRS <Rd>, SPSR_irq ; Read SPSR_irq into Rd
MSR SPSR_irq, <Rd> ; Write Rd to SPSR_irq
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.123 SPSR_mon, Saved Program Status Register (Monitor mode)

The SPSR_mon characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to Monitor mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0 (NS)</td>
<td>-</td>
</tr>
<tr>
<td>EL0 (S)</td>
<td>-</td>
</tr>
<tr>
<td>EL1 (NS)</td>
<td>-</td>
</tr>
<tr>
<td>EL2 (NS)</td>
<td>-</td>
</tr>
<tr>
<td>EL3 (SCR.NS=1)</td>
<td>-</td>
</tr>
<tr>
<td>EL3 (SCR.NS=0, !Mon)</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>-</td>
</tr>
<tr>
<td>EL1</td>
<td>-</td>
</tr>
<tr>
<td>EL2 (NS)</td>
<td>-</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, this register is only accessible from EL3 modes other than Monitor mode. In Monitor mode, it is accessible as the current SPSR.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

This register is only accessible in Secure state.

AArch32 System register SPSR_mon can be mapped to AArch64 System register SPSR_EL3, but this is not architecturally mandated.

**Attributes**

SPSR_mon is a 32-bit register.

**Field descriptions**

The SPSR_mon bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>N, bit [31]</td>
</tr>
<tr>
<td>30</td>
<td>Z, bit [30]</td>
</tr>
<tr>
<td>29</td>
<td>J</td>
</tr>
<tr>
<td>28</td>
<td>RES0</td>
</tr>
<tr>
<td>27</td>
<td>IL</td>
</tr>
<tr>
<td>26</td>
<td>GE</td>
</tr>
<tr>
<td>25</td>
<td>IT[7:2]</td>
</tr>
<tr>
<td>24</td>
<td>E</td>
</tr>
<tr>
<td>23</td>
<td>A</td>
</tr>
<tr>
<td>22</td>
<td>F</td>
</tr>
<tr>
<td>21</td>
<td>T</td>
</tr>
<tr>
<td>20</td>
<td>M[3:0]</td>
</tr>
<tr>
<td>19</td>
<td>M[4]</td>
</tr>
</tbody>
</table>

**N, bit [31]**

Set to the value of CPSR.N on taking an exception to Monitor mode, and copied to CPSR.N on executing an exception return operation in Monitor mode.

**Z, bit [30]**

Set to the value of CPSR.Z on taking an exception to Monitor mode, and copied to CPSR.Z on executing an exception return operation in Monitor mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to Monitor mode, and copied to CPSR.C on executing an exception return operation in Monitor mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to Monitor mode, and copied to CPSR.V on executing an exception return operation in Monitor mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to Monitor mode, and copied to CPSR.Q on executing an exception return operation in Monitor mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the \{J, T\} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

F, bit [6]
FIQ mask bit. The possible values of this bit are:
0  Exception not masked.
1  Exception masked.

T, bit [5]
T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:
0  Taken from A32 state.
1  Taken from T32 state.

M[4], bit [4]
Execution state that the exception was taken from. Possible values of this bit are:
1  Exception taken from AArch32.

M[3:0], bits [3:0]
AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONstrained UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Accessing the SPSR_mon:

To access the SPSR_mon:

MRS <Rd>, SPSR_mon ; Read SPSR_mon into Rd
MSR SPSR_mon, <Rd> ; Write Rd to SPSR_mon

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>110</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.124   **SPSR_svc, Saved Program Status Register (Supervisor mode)**

The SPSR_svc characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to Supervisor mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS, !SVC)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, !SVC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (ISVC)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, at PL1 this register is only accessible from PE modes other than Supervisor mode. In Supervisor mode, it is accessible as the current SPSR.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register SPSR_svc is architecturally mapped to AArch64 System register SPSR_EL1.

**Attributes**

SPSR_svc is a 32-bit register.

**Field descriptions**

The SPSR_svc bit assignments are:

![Field assignments diagram]

- **N**, bit [31]
  - Set to the value of CPSR.N on taking an exception to Supervisor mode, and copied to CPSR.N on executing an exception return operation in Supervisor mode.

- **Z**, bit [30]
  - Set to the value of CPSR.Z on taking an exception to Supervisor mode, and copied to CPSR.Z on executing an exception return operation in Supervisor mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to Supervisor mode, and copied to CPSR.C on executing an exception return operation in Supervisor mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to Supervisor mode, and copied to CPSR.V on executing an exception return operation in Supervisor mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to Supervisor mode, and copied to CPSR.Q on executing an exception return operation in Supervisor mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.
The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.
Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
### A, bit [8]

SError interrupt mask bit. The possible values of this bit are:

- **0**: Exception not masked.
- **1**: Exception masked.

### I, bit [7]

IRQ mask bit. The possible values of this bit are:

- **0**: Exception not masked.
- **1**: Exception masked.

### F, bit [6]

FIQ mask bit. The possible values of this bit are:

- **0**: Exception not masked.
- **1**: Exception masked.

### T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

- **0**: Taken from A32 state.
- **1**: Taken from T32 state.

### M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

- **1**: Exception taken from AArch32.

### M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is **CONSTRAINED UNPREDICTABLE**, as described in *Reserved values in System and memory-mapped registers and translation table entries* on page K1-5477.

### Accessing the SPSR_svc:

To access the SPSR_svc:

- **MRS <Rd>, SPSR_svc**: Read SPSR_svc into Rd
- **MSR SPSR_svc, <Rd>**: Write Rd to SPSR_svc
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0010</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.125  SPSR_und, Saved Program Status Register (Undefined mode)

The SPSR_und characteristics are:

**Purpose**

Holds the saved process state when an exception is taken to Undefined mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS, !UND)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, !UND)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (!UND)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Using MRS (banked register) and MSR (banked register) instructions, at PL1 this register is only accessible from PE modes other than Undefined mode. In Undefined mode, it is accessible as the current SPSR.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register SPSR_und is architecturally mapped to AArch64 System register SPSR_und.

**Attributes**

SPSR_und is a 32-bit register.

**Field descriptions**

The SPSR_und bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 21 20 19</th>
<th>16 15</th>
<th>10 9 8 7 6 5 4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N Z C V Q</td>
<td>J RES0</td>
<td>IL</td>
</tr>
</tbody>
</table>


**N, bit [31]**

Set to the value of CPSR.N on taking an exception to Undefined mode, and copied to CPSR.N on executing an exception return operation in Undefined mode.

**Z, bit [30]**

Set to the value of CPSR.Z on taking an exception to Undefined mode, and copied to CPSR.Z on executing an exception return operation in Undefined mode.
C, bit [29]
Set to the value of CPSR.C on taking an exception to Undefined mode, and copied to CPSR.C on executing an exception return operation in Undefined mode.

V, bit [28]
Set to the value of CPSR.V on taking an exception to Undefined mode, and copied to CPSR.V on executing an exception return operation in Undefined mode.

Q, bit [27]
Set to the value of CPSR.Q on taking an exception to Undefined mode, and copied to CPSR.Q on executing an exception return operation in Undefined mode.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:21]
Reserved, RES0.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.

When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]

SError interrupt mask bit. The possible values of this bit are:

0  Exception not masked.
1  Exception masked.

I, bit [7]

IRQ mask bit. The possible values of this bit are:

0  Exception not masked.
1  Exception masked.

F, bit [6]

FIQ mask bit. The possible values of this bit are:

0  Exception not masked.
1  Exception masked.

T, bit [5]

T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from. Possible values of this bit are:

0  Taken from A32 state.
1  Taken from T32 state.

M[4], bit [4]

Execution state that the exception was taken from. Possible values of this bit are:

1  Exception taken from AArch32.

M[3:0], bits [3:0]

AArch32 mode that an exception was taken from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Accessing the SPSR_und:

To access the SPSR_und:

MRS <Rd>, SPSR_und ; Read SPSR_und into Rd
MSR SPSR_und, <Rd> ; Write Rd to SPSR_und
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>m</th>
<th>m1</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>011</td>
<td>1</td>
</tr>
</tbody>
</table>
G6.2.126  TCMTR, TCM Type Register

The TCMTR characteristics are:

Purpose

Provides information about the implementation of the TCM.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID1==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

Attributes

TCMTR is a 32-bit register.

Field descriptions

The TCMTR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>IMPLEMENTATION DEFINED</td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.
Accessing the TCMTR:

To access the TCMTR:

MRC p15,0,<Rt>,c0,c0,2 ; Read TCMTR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.127 TLBIALL, TLB Invalidate All

The TLBIALL characteristics are:

Purpose

Invalidate all TLB entries for the PL1&0 translation regime, subject to the Privilege level and Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIALL.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBIALL is a 32-bit System instruction.

Field descriptions

TLBIALL ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the TLBIALL instruction:

The TLBIALL instruction is executed as:

MCR p15,0,<Rt>,c8,c7,0 ; TLBIALL operation, ignoring the value in Rt
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.128 TLBIALLH, TLB Invalidate All, Hyp mode

The TLBIALLH characteristics are:

**Purpose**

Invalidate all TLB entries for the PL2 translation regime.

For details of the scope of this instruction see TLBIALLH.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

```
<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
<td></td>
</tr>
</tbody>
</table>
```

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

```
<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>
```

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIALLH is a 32-bit System instruction.

**Field descriptions**

TLBIALLH ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBIALLH instruction:**

The TLBIALLH instruction is executed as:

```
MCR p15,4,<Rt>,c8,c7,0 ; TLBIALLH operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.129 TLBIALLHIS, TLB Invalidate All, Hyp mode, Inner Shareable

The TLBIALLHIS characteristics are:

Purpose

Invalidate all TLB entries for the PL2 translation regime, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see TLBIALLH.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

• If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
• If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBIALLHIS is a 32-bit System instruction.

Field descriptions

TLBIALLHIS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the TLBIALLHIS instruction:

The TLBIALLHIS instruction is executed as:

MCR p15,4,\langleRt\rangle,c8,c3,0 ; TLBIALLHIS operation, ignoring the value in Rt
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.130 TLBIALLIS, TLB Invalidate All, Inner Shareable

The TLBIALLIS characteristics are:

**Purpose**

Invalidate all TLB entries for the PL1&0 translation regime, on all PEs in the same Inner Shareable domain, subject to the Privilege level and Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIALL.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIALLIS is a 32-bit System instruction.

**Field descriptions**

TLBIALLIS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

**Executing the TLBIALLIS instruction:**

The TLBIALLIS instruction is executed as:

```
MCR p15,0,<Rt>,c8,c3,0 ; TLBIALLIS operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
### TLBIALLNSNH, TLB Invalidate All, Non-Secure Non-Hyp

The TLBIALLNSNH characteristics are:

#### Purpose

Invalidate all TLB entries for the Non-secure PL1&0 translation regime. For details of the scope of this instruction see TLBIALLNSNH.

#### Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see *Hyp mode TLB maintenance instructions* on page K1-5476.

#### Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

#### Configurations

There are no configuration notes.

#### Attributes

TLBIALLNSNH is a 32-bit System instruction.

#### Field descriptions

TLBIALLNSNH ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

#### Executing the TLBIALLNSNH instruction:

The TLBIALLNSNH instruction is executed as:

```
MCR p15,4,<Rt>,c8,c7,4 ; TLBIALLNSNH operation, ignoring the value in Rt
```
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.132 TLBIALLNSNHIS, TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable

The TLBIALLNSNHIS characteristics are:

Purpose

Invalidate all TLB entries for the Non-secure PL1&0 translation regime, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see TLBIALLNSNH.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBIALLNSNHIS is a 32-bit System instruction.

Field descriptions

TLBIALLNSNHIS ignores the value in the register specified by the instruction. Software does not have to write a value to the register before issuing this instruction.

Executing the TLBIALLNSNHIS instruction:

The TLBIALLNSNHIS instruction is executed as:

MCR p15,4,<Rt>,c8,c3,4 ; TLBIALLNSNHIS operation, ignoring the value in Rt
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>100</td>
</tr>
</tbody>
</table>
### TLBIASID, TLB Invalidate by ASID match

The TLBIASID characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime that match the given ASID, subject to the Security state at which the instruction is executed.

If this operation is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIASID.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR.EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR.EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIASID is a 32-bit System instruction.

**Field descriptions**

The TLBIASID input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td></td>
<td>ASID</td>
</tr>
</tbody>
</table>

Bits [31:8]

Reserved, RES0.
ASID, bits [7:0]

ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.

Executing the TLBIASID instruction:

The TLBIASID instruction is executed as:

```
MCR p15,0,<Rt>,c8,c7,2 ; TLBIASID operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.134 TLBIASIDIS, TLB Invalidate by ASID match, Inner Shareable

The TLBIASIDIS characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime that match the given ASID, on all PEs in the same Inner Shareable domain, subject to the Security state at which the instruction is executed.

If this operation is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIASID.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIASIDIS is a 32-bit System instruction.

**Field descriptions**

The TLBIASIDIS input value bit assignments are:

```
  31  8  7  0
   RES0  ASID
```
Bits [31:8]

Reserved, RES0.

ASID, bits [7:0]

ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.

Executing the TLBIASIDIS instruction:

The TLBIASIDIS instruction is executed as:

MCR p15,0,<Rt>,c8,c3,2 ; TLBIASIDIS operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.135 TLBIIPAS2, TLB Invalidate by Intermediate Physical Address, Stage 2

The TLBIIPAS2 characteristics are:

**Purpose**

Invalidate TLB entries for stage 2 of the Non-secure PL1&0 translation regime that match the given IPA and the current VMID.

For details of the scope of this instruction see TLBIIPAS2.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

This instruction is a NOP when executed in Monitor mode with SCR.NS==0, and is UNPREDICTABLE when executed in any AArch32 Secure privileged mode other than Monitor mode.

This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIIPAS2 is a 32-bit System instruction.

**Field descriptions**

The TLBIIPAS2 input value bit assignments are:

```
31  28  27          0
  RES0   IPA[39:12]  
```

Reserved, RES0.
IPA[39:12], bits [27:0]

Bits[39:12] of the intermediate physical address to match.

**Executing the TLBIIPAS2 instruction:**

The TLBIIPAS2 instruction is executed as:

MCR p15, 4, <Rt>, c8, c4, 1 ; TLBIIPAS2 operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0100</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.136 TLBIIPAS2IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable

The TLBIIPAS2IS characteristics are:

**Purpose**

Invalidate TLB entries for stage 2 of the Non-secure PL1&0 translation regime that match the given IPA and the current VMID, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see TLBIIPAS2.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

This instruction is a NOP when executed in Monitor mode with SCR.NS==0, and is UNPREDICTABLE when executed in any AArch32 Secure privileged mode other than Monitor mode. This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIIPAS2IS is a 32-bit System instruction.

**Field descriptions**

The TLBIIPAS2IS input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IPA[39:12]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:28]

Reserved, RES0.
IPA[39:12], bits [27:0]

Bits[39:12] of the intermediate physical address to match.

**Executing the TLBIIPAS2IS instruction:**

The TLBIIPAS2IS instruction is executed as:

MCR p15,4,<Rt>,c8,c0,1 ; TLBIIPAS2IS operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.137 TLBIIPAS2L, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level

The TLBIIPAS2L characteristics are:

**Purpose**

Invalidate TLB entries for stage 2 of the Non-secure PL1&0 translation regime, for the last level of translation, that match the given IPA and the current VMID.

For details of the scope of this instruction see TLBIIPAS2.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

This instruction is a NOP when executed in Monitor mode with SCR.NS==0, and is UNPREDICTABLE when executed in any AArch32 Secure privileged mode other than Monitor mode. This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIIPAS2L is a 32-bit System instruction.

**Field descriptions**

The TLBIIPAS2L input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IPA[39:12]</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:28] Reserved, RES0.
IPA[39:12], bits [27:0]

Bits[39:12] of the intermediate physical address to match.

**Executing the TLBIIPAS2L instruction:**

The TLBIIPAS2L instruction is executed as:

```assembly
MCR p15,4,<Rt>,c8,c4,5 ; TLBIIPAS2L operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0100</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.138 TLBIIPAS2LIS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable

The TLBIIPAS2LIS characteristics are:

**Purpose**

Invalidate TLB entries for stage 2 of the Non-secure PL1&0 translation regime, for the last level of translation, that match the given IPA and the current VMID, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see TLBIIPAS2L.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

This instruction is a NOP when executed in Monitor mode with SCR.NS=0, and is UNPREDICTABLE when executed in any AArch32 Secure privileged mode other than Monitor mode.

This instruction must apply to structures that contain only stage 2 translation information, but does not need to apply to structures that contain combined stage 1 and stage 2 translation information.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIIPAS2LIS is a 32-bit System instruction.

**Field descriptions**

The TLBIIPAS2LIS input value bit assignments are:

<table>
<thead>
<tr>
<th>31 28 27</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IPA[39:12]</td>
</tr>
</tbody>
</table>
Bits [31:28]
Reserved, RES0.

IPA[39:12], bits [27:0]
Bits[39:12] of the intermediate physical address to match.

**Executing the TLBIIPAS2LIS instruction:**

The TLBIIPAS2LIS instruction is executed as:

```
MCR p15,4,<Rt>,c8,c0,5 ; TLBIIPAS2LIS operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0000</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.139  TLBIMVA, TLB Invalidate by VA

The TLBIMVA characteristics are:

Purpose

Invalidate PL1&0 regime stage 1 and 2 TLB entries for the given VA and ASID, the current VMID, and the current Security state.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVA.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBIMVA is a 32-bit System instruction.

Field descriptions

The TLBIMVA input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td>ASID</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Bits [11:8]
Reserved, RES0.

ASID, bits [7:0]
ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.
Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

**Executing the TLBIMVA instruction:**
The TLBIMVA instruction is executed as:

```
MCR p15,0,<Rt>,c8,c7,1 ; TLBIMVA operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.140 TLBIMVAA, TLB Invalidate by VA, All ASID

The TLBIMVAA characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime, for any ASID, that match the given VA, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVAA.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIMVAA is a 32-bit System instruction.

**Field descriptions**

The TLBIMVAA input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]

Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.

Bits [11:0]

Reserved, RES0.

Executing the TLBIMVAA instruction:

The TLBIMVAA instruction is executed as:

MCR p15,0,<Rt>,c8,c7,3 ; TLBIMVAA operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.141 TLBIMVAIS, TLB Invalidate by VA, All ASID, Inner Shareable

The TLBIMVAIS characteristics are:

Purpose

Invalidate TLB entries for stage 1 of the PL1&0 translation regime, for any ASID, that match the given VA, on all PEs in the same Inner Shareable domain, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVA.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBIMVAIS is a 32-bit System instruction.

Field descriptions

The TLBIMVAIS input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]

Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.

Bits [11:0]

Reserved, RES0.

**Executing the TLBIMVAAIS instruction:**

The TLBIMVAAIS instruction is executed as:

```
MCR p15,0,<Rt>,c8,c3,3 ; TLBIMVAAIS operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.142 TLBIMVAAL, TLB Invalidate by VA, All ASID, Last level

The TLBIMVAAL characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime, for the last level of translation, for any ASID, that match the given VA, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVAAL.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIMVAAL is a 32-bit System instruction.

**Field descriptions**

The TLBIMVAAL input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]
Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.

Bits [11:0]
Reserved, RES0.

Executing the TLBIMVAAL instruction:
The TLBIMVAAL instruction is executed as:
MCR p15,0,<Rt>,c8,c7,7 ; TLBIMVAAL operation

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.2.143 TLBIMVAALIS, TLB Invalidate by VA, All ASID, Last level, Inner Shareable

The TLBIMVAALIS characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime, for the last level of translation, for any ASID, that match the given VA, on all PEs in the same Inner Shareable domain, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVAAL.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](G1-3816) for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state](D1-1548) for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIMVAALIS is a 32-bit System instruction.

**Field descriptions**

The TLBIMVAALIS input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]
Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.

Bits [11:0]
Reserved, RES0.

Executing the TLBIMVAALIS instruction:
The TLBIMVAALIS instruction is executed as:
MCR p15,0,<Rt>,c8,c3,7 ; TLBIMVAALIS operation
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>11</td>
</tr>
</tbody>
</table>
G6.2.144 TLBIMVAH, TLB Invalidate by VA, Hyp mode

The TLBIMVAH characteristics are:

**Purpose**

Invalidate TLB entries for the Non-secure PL2 translation regime that match the given VA.

For details of the scope of this instruction see TLBIMVAH.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIMVAH is a 32-bit System instruction.

**Field descriptions**

The TLBIMVAH input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**VA, bits [31:12]**

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.
Bits [11:0]
Reserved, RES0.

**Executing the TLBIMVAH instruction:**

The TLBIMVAH instruction is executed as:

```
MCR p15,4,<Rt>,c8,c7,1 ; TLBIMVAH operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.145  TLBIMVAHIS, TLB Invalidate by VA, Hyp mode, Inner Shareable

The TLBIMVAHIS characteristics are:

Purpose

Invalidate TLB entries for the Non-secure PL2 translation regime that match the given VA, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see TLBIMVAH.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

There are no configuration notes.

Attributes

TLBIMVAHIS is a 32-bit System instruction.

Field descriptions

The TLBIMVAHIS input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td></td>
<td></td>
<td>RES0</td>
</tr>
</tbody>
</table>

VA, bits [31:12]

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.
Bits [11:0]
Reserved, RES0.

Executing the TLBIMVAHIS instruction:

The TLBIMVAHIS instruction is executed as:

```
MCR p15,4,<Rt>,c8,c3,1 ; TLBIMVAHIS operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>proc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.146   TLBIMVAIS, TLB Invalidate by VA, Inner Shareable

The TLBIMVAIS characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime that match the given VA and ASID, on all PEs in the same Inner Shareable domain, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVA.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.TS==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.TS==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

There are no configuration notes.

**Attributes**

TLBIMVAIS is a 32-bit System instruction.

**Field descriptions**

The TLBIMVAIS input value bit assignments are:

```
<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td>ASID</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```
**VA, bits [31:12]**

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

**Bits [11:8]**

Reserved, RES0.

**ASID, bits [7:0]**

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

**Executing the TLBIMVAIS instruction:**

The TLBIMVAIS instruction is executed as:

```
MCR p15,0,<Rt>,c8,c3,1 ; TLBIMVAIS operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.2.147  TLBIMVAL, TLB Invalidate by VA, Last level

The TLBIMVAL characteristics are:

**Purpose**

Invalidate TLB entries for the stage 1 PL1&0 translation regime, for the last level of translation, that match the given VA and ASID, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMVAL.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816* for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIMVAL is a 32-bit System instruction.

**Field descriptions**

The TLBIMVAL input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td>ASID</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Bits [11:8]

Reserved, RES0.

ASID, bits [7:0]

ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

Executing the TLBIMVAL instruction:

The TLBIMVAL instruction is executed as:

```
MCR p15,0,<Rt>,c8,c7,5 ; TLBIMVAL operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0111</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.148 TLBIMVALH, TLB Invalidate by VA, Last level, Hyp mode

The TLBIMVALH characteristics are:

Purpose

Invalidate TLB entries for the Non-secure PL2 translation regime, for the last level of translation, that match the given VA.

For details of the scope of this instruction see TLBIMVALH.

Usage constraints

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, IMon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO-UNPREDICTABLE</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

Configurations

This System instruction is not implemented in architecture versions before ARMv8.

Attributes

TLBIMVALH is a 32-bit System instruction.

Field descriptions

The TLBIMVALH input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td></td>
<td>Res0</td>
<td></td>
</tr>
</tbody>
</table>

VA, bits [31:12]

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.
Bits [11:0]

Reserved, RES0.

**Executing the TLBIMVALH instruction:**

The TLBIMVALH instruction is executed as:

```
MCR p15,4,<Rt>,c8,c7,5 ; TLBIMVALH operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0111</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.149 TLBIMVALHIS, TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable

The TLBIMVALHIS characteristics are:

**Purpose**

Invalidate TLB entries for the Non-secure PL2 translation regime, for the last level of translation, that match the given VA, on all PEs in the same Inner Shareable domain.

For details of the scope of this instruction see TLBIMVALH.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0, Mon)</th>
<th>EL3 (SCR.NS=0, !Mon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>UNPREDICTABLE</td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
</tr>
</tbody>
</table>

If this operation is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE. For more information see Hyp mode TLB maintenance instructions on page K1-5476.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIMVALHIS is a 32-bit System instruction.

**Field descriptions**

The TLBIMVALHIS input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

VA, bits [31:12]

Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.
Bits [11:0]  
Reserved, RES0.

**Executing the TLBIMVALHIS instruction:**

The TLBIMVALHIS instruction is executed as:

```
MCR p15,4,<Rt>,c8,c3,5 ; TLBIMVALHIS operation
```

The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1000</td>
<td>0011</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.150 TLBIMVALIS, TLB Invalidate by VA, Last level, Inner Shareable

The TLBIMVALIS characteristics are:

**Purpose**

Invalidate TLB entries for stage 1 of the PL1&0 translation regime, for the last level of translation, that match the given VA and ASID, on all PEs in the same Inner Shareable domain, subject to the Security state at which the instruction is executed.

If this instruction is executed at Secure EL1 in AArch32 when EL3 is using AArch64, it only affects TLB entries related to the Secure EL1 translation regime.

For details of the scope of this instruction see TLBIMV.

**Usage constraints**

If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state](#) on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HCR_EL2.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.
- If HSTR.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.
- If HSTR_EL2.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.

**Configurations**

This System instruction is not implemented in architecture versions before ARMv8.

**Attributes**

TLBIMVALIS is a 32-bit System instruction.

**Field descriptions**

The TLBIMVALIS input value bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>RES0</td>
<td>ASID</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VA, bits [31:12]
Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.

Bits [11:8]
Reserved, RES0.

ASID, bits [7:0]
ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.
Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.

Executing the TLBIMVALIS instruction:
The TLBIMVALIS instruction is executed as:
MCR p15,0,<Rt>,c8,c3,5 ; TLBIMVALIS operation
The instruction is encoded in the System instruction encoding space as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1000</td>
<td>0011</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.2.151  TLBTR, TLB Type Register

The TLBTR characteristics are:

**Purpose**

Provides information about the TLB implementation. The register must define whether the implementation provides separate instruction and data TLBs, or a unified TLB. Normally, the IMPLEMENTATION DEFINED information in this register includes the number of lockable entries in the TLB.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TID1==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TID1==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

**Attributes**

TLBTR is a 32-bit register.

**Field descriptions**

The TLBTR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td>nU</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:1]

IMPLEMENTATION DEFINED.
### nU, bit [0]

Not Unified TLB. Indicates whether the implementation has a unified TLB:

- 0: Unified TLB.
- 1: Separate Instruction and Data TLBs.

### Accessing the TLBTR:

To access the TLBTR:

```
MRC p15,0,<Rt>,c0,c0,3 ; Read TLBTR into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>011</td>
</tr>
</tbody>
</table>
TPIDRPRW, PL1 Software Thread ID Register

The TPIDRPRW characteristics are:

Purpose

Provides a location where software executing at EL1 or higher can store thread identifying information that is not visible to software executing at EL0, for OS management purposes.

Usage constraints

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

TPIDRPRW(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

TPIDRPRW(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

TPIDRPRW is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T13==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T13==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register TPIDRPRW is architecturally mapped to AArch64 System register TPIDR_EL1[31:0].

The PE never updates this register. This means the register is always UNKNOWN on reset.

Attributes

TPIDRPRW is a 32-bit register.

Field descriptions

The TPIDRPRW bit assignments are:
Bits [31:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

Accessing the TPIDRPRW:

To access the TPIDRPRW:

MRC p15,0,<Rt>,c13,c0,4 ; Read TPIDRPRW into Rt
MCR p15,0,<Rt>,c13,c0,4 ; Write Rt to TPIDRPRW

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.2.153 TPIDRURO, PL0 Read-Only Software Thread ID Register

The TPIDRURO characteristics are:

**Purpose**

Provides a location where software executing at EL1 or higher can store thread identifying information that is visible to software executing at EL0, for OS management purposes.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

TPIDRURO(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td></td>
<td>-</td>
<td></td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

TPIDRURO(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

TPIDRURO is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T13==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T13==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.

**Configurations**

AArch32 System register TPIDRURO is architecturally mapped to AArch64 System register TPIDRRO_EL0[31:0].

The PE never updates this register. This means the register is always unknown on reset.

**Attributes**

TPIDRURO is a 32-bit register.

**Field descriptions**

The TPIDRURO bit assignments are:
Bits [31:0]  
Thread ID. Thread identifying information stored by software running at this Exception level.

Accessing the TPIDRURO:

To access the TPIDRURO:

MRC p15,0,<Rt>,c13,c0,3 ; Read TPIDRURO into Rt
MCR p15,0,<Rt>,c13,c0,3 ; Write Rt to TPIDRURO

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.2.154 TPIDRURW, PL0 Read/Write Software Thread ID Register

The TPIDRURW characteristics are:

**Purpose**

Provides a location where software executing at EL0 can store thread identifying information, for OS management purposes.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

TPIDRURW(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

TPIDRURW(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td></td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

TPIDRURW is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page-G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page-D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If `HSTR.T13==1`, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If `HSTR_EL2.T13==1`, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.

**Configurations**

AArch32 System register TPIDRURW is architecturally mapped to AArch64 System register `TPIDR_EL0[31:0]`.

The PE never updates this register. This means the register is always `UNKNOWN` on reset.

**Attributes**

TPIDRURW is a 32-bit register.

**Field descriptions**

The TPIDRURW bit assignments are:
Bits [31:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

Accessing the TPIDRURW:

To access the TPIDRURW:

MRC p15,0,<Rt>,c13,c0,2 ; Read TPIDRURW into Rt
MCR p15,0,<Rt>,c13,c0,2 ; Write Rt to TPIDRURW

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1101</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.155 TTBCR, Translation Table Base Control Register

The TTBCR characteristics are:

**Purpose**

Determines which of the Translation Table Base Registers defines the base address for a translation table walk required for the stage 1 translation of a memory access from any mode other than Hyp mode. Also controls the translation table format and, when using the Long-descriptor translation table format, holds cacheability and shareability information.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

TTBCR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

TTBCR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

TTBCR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR.EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR.EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register TTBCR is architecturally mapped to AArch64 System register TCR_EL1[31:0].

The current translation table format determines which format of the register is used.
When EL3 is using AArch32, write access to TTBCR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

Some RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. If the PE resets into EL3 using AArch32 then:

- The EAE bit resets to 0 in both the Secure and the Non-secure instances of the register.
- Other reset values apply only to the Secure instance of the register.

**Attributes**

TTBCR is a 32-bit register.

**Field descriptions**

The TTBCR bit assignments are:

**For all register layouts:**

**EAE, bit [31]**

Extended Address Enable. The meanings of the possible values of this bit are:

- 0  Use the VMSAv8-32 translation system with the Short-descriptor translation table format.
- 1  Use the VMSAv8-32 translation system with the Long-descriptor translation table format.

**When TTBCR.EAE==0:**

<table>
<thead>
<tr>
<th>31 30</th>
<th>6 5 4 3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>N</td>
</tr>
<tr>
<td>EAE</td>
<td></td>
</tr>
</tbody>
</table>

**EAE, bit [31]**

Extended Address Enable. The meanings of the possible values of this bit are:

- 0  Use the VMSAv8-32 translation system with the Short-descriptor translation table format.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [30:6]**

Reserved, RES0.

**PD1, bit [5]**

Translation table walk disable for translations using TTBR1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1. The encoding of this bit is:

- 0  Perform translation table walks using TTBR1.
- 1  A TLB miss on an address that is translated using TTBR1 generates a Translation fault. No translation table walk is performed.

When this register has an architecturally-defined reset value, this field resets to 0.
PD0, bit [4]
Translation table walk disable for translations using TTBR0. This bit controls whether a translation table walk is performed on a TLB miss for an address that is translated using TTBR0. The encoding of this bit is:
0 Perform translation table walks using TTBR0.
1 A TLB miss on an address that is translated using TTBR0 generates a Translation fault. No translation table walk is performed.

When this register has an architecturally-defined reset value, this field resets to 0.

Bit [3]
Reserved, RES0.

N, bits [2:0]
Indicate the width of the base address held in TTBR0. In TTBR0, the base address field is bits[31:14-N]. The value of N also determines:
- Whether TTBR0 or TTBR1 is used as the base address for translation table walks.
- The size of the translation table pointed to by TTBR0.

N can take any value from 0 to 7, that is, from 0b000 to 0b111.

When N has its reset value of 0, the translation table base is compatible with ARMv5 and ARMv6.

When this register has an architecturally-defined reset value, this field resets to 0.

When TTBCR.EAE==1:

EAE, bit [31]
Extended Address Enable. The meanings of the possible values of this bit are:
1 Use the VMSAv8-32 translation system with the Long-descriptor translation table format.

When this register has an architecturally-defined reset value, this field resets to 0.

IMP DEF, bit [30]
IMPLEMENTATION DEFINED.
When this register has an architecturally-defined reset value, this field resets to 0.

SH1, bits [29:28]
Shareability attribute for memory associated with translation table walks using TTBR1. Defined values are:
00 Non-shareable
10 Outer Shareable
11 Inner Shareable
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is constrained unpredictable, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

When this register has an architecturally-defined reset value, this field resets to 0.

**ORGN1, bits [27:26]**

Outer cacheability attribute for memory associated with translation table walks using TTBR1.

00 Normal memory, Outer Non-cacheable
01 Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

When this register has an architecturally-defined reset value, this field resets to 0.

**IRGN1, bits [25:24]**

Inner cacheability attribute for memory associated with translation table walks using TTBR1.

00 Normal memory, Inner Non-cacheable
01 Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

When this register has an architecturally-defined reset value, this field resets to 0.

**EPD1, bit [23]**

Translation table walk disable for translations using TTBR1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1. The encoding of this bit is:

0 Perform translation table walks using TTBR1.
1 A TLB miss on an address that is translated using TTBR1 generates a Translation fault. No translation table walk is performed.

When this register has an architecturally-defined reset value, this field resets to 0.

**A1, bit [22]**

Selects whether TTBR0 or TTBR1 defines the ASID. The encoding of this bit is:

0 TTBR0.ASID defines the ASID.
1 TTBR1.ASID defines the ASID.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [21:19]**

Reserved, RES0.

**T1SZ, bits [18:16]**

See Selecting between TTBR0 and TTBR1, VMSAv8-32 Long-descriptor translation table format on page G4-4057 for how TTBCR.{T1SZ, T0SZ} determine the input address ranges and memory region sizes translated using TTBR0 and TTBR1.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [15:14]**

Reserved, RES0.

**SH0, bits [13:12]**

Shareability attribute for memory associated with translation table walks using TTBR0.

00 Non-shareable
10 Outer Shareable
11 Inner Shareable

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

When this register has an architecturally-defined reset value, this field resets to 0.

**ORGN0, bits [11:10]**
Outer cacheability attribute for memory associated with translation table walks using TTBR0.

00 Normal memory, Outer Non-cacheable
01 Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

When this register has an architecturally-defined reset value, this field resets to 0.

**IRGN0, bits [9:8]**
Inner cacheability attribute for memory associated with translation table walks using TTBR0.

00 Normal memory, Inner Non-cacheable
01 Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

When this register has an architecturally-defined reset value, this field resets to 0.

**EPD0, bit [7]**
Translation table walk disable for translations using TTBR0. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR0. The encoding of this bit is:
0 Perform translation table walks using TTBR0.
1 A TLB miss on an address that is translated using TTBR0 generates a Translation fault. No translation table walk is performed.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [6:3]**
Reserved, RES0.

**T0SZ, bits [2:0]**
See Selecting between TTBR0 and TTBR1, VMSAv8-32 Long-descriptor translation table format on page G4-4057 for how TTBCR, {T1SZ, T0SZ} determine the input address ranges and memory region sizes translated using TTBR0 and TTBR1.

When this register has an architecturally-defined reset value, this field resets to 0.

### Accessing the TTBCR:

To access the TTBCR:

MRC p15,0,<Rt>,c2,c0,2 ; Read TTBCR into Rt
MCR p15,0,<Rt>,c2,c0,2 ; Write Rt to TTBCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
**G6.2.156 TTBR0, Translation Table Base Register 0**

The TTBR0 characteristics are:

**Purpose**

Holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

TTBR0(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

TTBR0(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

TTBR0 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register TTBR0 is architecturally mapped to AArch64 System register TTBR0_EL1.
TTBCR.EAE determines which TTBR0 format is used:

EAE==0  32-bit format is used. TTBR0[63:32] are ignored.
EAE==1  64-bit format is used.

When EL3 is using AArch32, write access to TTBR0(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

Used in conjunction with the TTBCR. When the 64-bit TTBR0 format is used, cacheability and shareability information is held in the TTBCR, not in TTBR0.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TTBR0 is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32].

Field descriptions

The TTBR0 bit assignments are:

When TTBCR.EAE==0:

<table>
<thead>
<tr>
<th>31</th>
<th>7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTB0</td>
<td>RGN</td>
</tr>
</tbody>
</table>

TTB0, bits [31:7]

Translation table base address, bits[31:x], where x is 14-(TTBCR.N). Register bits [x-1:7] are RES0, with the additional requirement that if these bits are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

- Register bits [x-1:7] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

IRGN[0], bit [6]

See IRGN[1] below for description of the IRGN field.

NOS, bit [5]

Not Outer Shareable. When the value of TTBR0.S is 1, indicates whether the memory associated with a translation table walk is Inner Shareable or Outer Shareable:

0  Memory is Outer Shareable.
1  Memory is Inner Shareable.

This bit is ignored when the value of TTBR0.S is 0.

RGN, bits [4:3]

Region bits. Indicates the Outer cacheability attributes for the memory associated with the translation table walks:

00  Normal memory, Outer Non-cacheable.
01  Normal memory, Outer Write-Back Write-Allocate Cacheable.
10  Normal memory, Outer Write-Through Cacheable.
11  Normal memory, Outer Write-Back no Write-Allocate Cacheable.

**IMP, bit [2]**

The effect of this bit is IMPLEMENTATION DEFINED. If the translation table implementation does not include any IMPLEMENTATION DEFINED features this bit is UNK/SBZP.

**S, bit [1]**

Shareable. Indicates whether the memory associated with the translation table walks is Non-shareable:

0  Memory is Non-shareable.
1  Memory is shareable. The TTBR0.NOS field indicates whether the memory is Inner Shareable or Outer Shareable.

**IRGN[1], bit [0]**

Inner region bits. Indicates the Inner Cacheability attributes for the memory associated with the translation table walks. The possible values of IRGN[1:0] are:

00  Normal memory, Inner Non-cacheable.
01  Normal memory, Inner Write-Back Write-Allocate Cacheable.
10  Normal memory, Inner Write-Through Cacheable.
11  Normal memory, Inner Write-Back no Write-Allocate Cacheable.

The encoding of the IRGN bits is counter-intuitive, with register bit[6] being IRGN[0] and register bit[0] being IRGN[1]. This encoding is chosen to give a consistent encoding of memory region types and to ensure that software written for ARMv7 without the Multiprocessing Extensions can run unmodified on an implementation that includes the functionality introduced by the ARMv7 Multiprocessing Extensions.

**When TTBCR.EAE==1:**

![Diagram of TTBCR register]

**RES0, bits [63:56]**

Reserved, RES0.

**ASID, bits [55:48]**

An ASID for the translation table base address. The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID.

**BADDR, bits [47:0]**

Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

- Register bits [x-1:3] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

x is determined from the value of TTBCR.T0SZ as follows:

- If TTBCR.T0SZ is 0 or 1, x = 5 - TTBCR.T0SZ.
- If TTBCR.T0SZ is greater than 1, x = 14 - TTBCR.T0SZ.
If bits[47:40] of the translation table base address are not zero, an Address size fault is generated.

**Accessing the TTBR0:**

To access the TTBR0 when accessing as a 32-bit register:

MRC p15,0,<Rt>,c2,c0,0 ; Read TTBR0[31:0] into Rt
MCR p15,0,<Rt>,c2,c0,0 ; Write Rt to TTBR0[31:0]. TTBR0[63:32] are unchanged

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>

To access the TTBR0 when accessing as a 64-bit register:

MRRC p15,0,<Rt>,<Rt2>,c2 ; Read TTBR0[31:0] into Rt and TTBR0[63:32] into Rt2
MCRR p15,0,<Rt>,<Rt2>,c2 ; Write Rt to TTBR0[31:0] and Rt2 to TTBR0[63:32]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0000</td>
<td>0010</td>
</tr>
</tbody>
</table>
G6.2.157  TTBR1, Translation Table Base Register 1

The TTBR1 characteristics are:

**Purpose**

Holds the base address of translation table 1, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

TTBR1(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

TTBR1(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

TTBR1 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HCR.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
- If HCR.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If HCR_EL2.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register TTBR1 is architecturally mapped to AArch64 System register TTBR1_EL1.
TTBCR.EAE determines which TTBR1 format is used:

EAE==0  32-bit format is used. TTBR1[63:32] are ignored.
EAE==1  64-bit format is used.

Used in conjunction with the TTBCR. When the 64-bit TTBR1 format is used, cacheability and shareability information is held in the TTBCR, not in TTBR1.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

TTBR1 is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32].

Field descriptions

The TTBR1 bit assignments are:

When TTBCR.EAE==0:

TTB1, bits [31:7]

Translation table base address, bits[31:14]. Register bits [13:7] are RES0, with the additional requirement that if these bits are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

- Register bits [13:7] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

IRGN[0], bit [6]

See IRGN[1] below for description of the IRGN field.

NOS, bit [5]

Not Outer Shareable. When the value of TTBR1.S is 1, indicates whether the memory associated with a translation table walk is Inner Shareable or Outer Shareable:

0 Memory is Outer Shareable.
1 Memory is Inner Shareable.

This bit is ignored when the value of TTBR1.S is 0.

RGN, bits [4:3]

Region bits. Indicates the Outer cacheability attributes for the memory associated with the translation table walks:

00 Normal memory, Outer Non-cacheable.
01 Normal memory, Outer Write-Back Write-Allocate Cacheable.
10 Normal memory, Outer Write-Through Cacheable.
Normal memory, Outer Write-Back no Write-Allocate Cacheable.

**IMP, bit [2]**

The effect of this bit is IMPLEMENTATION DEFINED. If the translation table implementation does not include any IMPLEMENTATION DEFINED features this bit is UNK/SBZP.

**S, bit [1]**

Shareable. Indicates whether the memory associated with the translation table walks is Non-shareable:

- 0: Memory is Non-shareable.
- 1: Memory is shareable. The TTBR1.NOS field indicates whether the memory is Inner Shareable or Outer Shareable.

**IRGN[1], bit [0]**

Inner region bits. Indicates the Inner Cacheability attributes for the memory associated with the translation table walks. The possible values of IRGN[1:0] are:

- 00: Normal memory, Inner Non-cacheable.
- 01: Normal memory, Inner Write-Back Write-Allocate Cacheable.
- 10: Normal memory, Inner Write-Through Cacheable.
- 11: Normal memory, Inner Write-Back no Write-Allocate Cacheable.

The encoding of the IRGN bits is counter-intuitive, with register bit[6] being IRGN[0] and register bit[0] being IRGN[1]. This encoding is chosen to give a consistent encoding of memory region types and to ensure that software written for ARMv7 without the Multiprocessing Extensions can run unmodified on an implementation that includes the functionality introduced by the ARMv7 Multiprocessing Extensions.

*When TTBCR.EAE==1:*

<table>
<thead>
<tr>
<th>63</th>
<th>56</th>
<th>55</th>
<th>48</th>
<th>47</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>ASID</td>
<td>BADDR</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:56]**

Reserved, RES0.

**ASID, bits [55:48]**

An ASID for the translation table base address. The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID.

**BADDR, bits [47:0]**

Translation table base address, bits[47:x]. Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

- Register bits [x-1:3] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

x is determined from the value of TTBCR.T1SZ as follows:

- If TTBCR.T1SZ is 0 or 1, x = 5 - TTBCR.T1SZ.
- If TTBCR.T1SZ is greater than 1, x = 14 - TTBCR.T1SZ.

If bits[47:40] of the translation table base address are not zero, an Address size fault is generated.
Accessing the TTBR1:

To access the TTBR1 when accessing as a 32-bit register:

MRC p15,0,<Rt>,c2,c0,1 ; Read TTBR1[31:0] into Rt
MCR p15,0,<Rt>,c2,c0,1 ; Write Rt to TTBR1[31:0]. TTBR1[63:32] are unchanged

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>001</td>
</tr>
</tbody>
</table>

To access the TTBR1 when accessing as a 64-bit register:

MRRC p15,1,<Rt>,<Rt2>,c2 ; Read TTBR1[31:0] into Rt and TTBR1[63:32] into Rt2
MCRR p15,1,<Rt>,<Rt2>,c2 ; Write Rt to TTBR1[31:0] and Rt2 to TTBR1[63:32]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0001</td>
<td>0010</td>
</tr>
</tbody>
</table>
G6.2.158  VBAR, Vector Base Address Register

The VBAR characteristics are:

**Purpose**

When high exception vectors are not selected, holds the vector base address for exceptions that are not taken to Monitor mode or to Hyp mode.

Software must program VBAR(NS) with the required initial value as part of the PE boot sequence.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

VBAR(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

VBAR(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

VBAR is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR\_EL2\_T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register VBAR is architecturally mapped to AArch64 System register VBAR\_EL1[31:0].

When EL3 is using AArch32, write access to VBAR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. If the PE resets into EL3 using AArch32 they apply only to the Secure instance of the register. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VBAR is a 32-bit register.
Field descriptions

The VBAR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Base Address</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:5]**

Vector Base Address. Bits[31:5] of the base address of the exception vectors for exceptions taken to this Exception level. Bits[4:0] of an exception vector are the exception offset.

When this register has an architecturally-defined reset value, this field resets to an IMPLEMENTATION DEFINED value.

**Bits [4:0]**

Reserved, RES0.

**Accessing the VBAR:**

To access the VBAR:

\[\text{MRC p15,0,<Rt>,c12,c0,0} \; \text{Read VBAR into Rt} \]
\[\text{MCR p15,0,<Rt>,c12,c0,0} \; \text{Write Rt to VBAR} \]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1100</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
VMPIDR, Virtualization Multiprocessor ID Register

The VMPIDR characteristics are:

Purpose

Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

• If HSTR.T0==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
• If HSTR_EL2.T0==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register VMPIDR is architecturally mapped to AArch64 System register VMPIDR_EL2[31:0].

If EL2 is not implemented but EL3 is implemented, this register takes the value of the MPIDR.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

Attributes

VMPIDR is a 32-bit register.

Field descriptions

The VMPIDR bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 25 24 23 16 15 8 7 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
</tr>
</tbody>
</table>

MT
M, bit [31]
Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions. The possible values of this bit are:
0 This implementation does not include the ARMv7 Multiprocessing Extensions functionality.
1 This implementation includes the ARMv7 Multiprocessing Extensions functionality.
In ARMv8 this bit is RES1.

U, bit [30]
Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:
0 Processor is part of a multiprocessor system.
1 Processor is part of a uniprocessor system.
When this register has an architecturally-defined reset value, this field resets to the value of MPIDR.U.

Bits [29:25]
Reserved, RES0.

MT, bit [24]
Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:
0 Performance of PEs at the lowest affinity level is largely independent.
1 Performance of PEs at the lowest affinity level is very interdependent.
When this register has an architecturally-defined reset value, this field resets to the value of MPIDR.MT.

Aff2, bits [23:16]
Affinity level 2. The least significant affinity level field, for this PE in the system.
When this register has an architecturally-defined reset value, this field resets to the value of MPIDR.Aff2.

Aff1, bits [15:8]
Affinity level 1. The intermediate affinity level field, for this PE in the system.
When this register has an architecturally-defined reset value, this field resets to the value of MPIDR.Aff1.

Aff0, bits [7:0]
Affinity level 0. The most significant affinity level field, for this PE in the system.
When this register has an architecturally-defined reset value, this field resets to the value of MPIDR.Aff0.

Accessing the VMPIDR:
To access the VMPIDR:
MRC p15,4,<Rt>,c0,c0,5 ; Read VMPIDR into Rt
MCR p15,4,<Rt>,c0,c0,5 ; Write Rt to VMPIDR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0000</td>
<td>0000</td>
<td>101</td>
</tr>
</tbody>
</table>
**G6.2.160 VPIDR, Virtualization Processor ID Register**

The VPIDR characteristics are:

**Purpose**

Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T0==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T0==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register VPIDR is architecturally mapped to AArch64 System register VPIDR_EL2.

If EL2 is not implemented but EL3 is implemented, this register takes the value of the MIDR.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VPIDR is a 32-bit register.

**Field descriptions**

The VPIDR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>4 3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>Variant</td>
<td></td>
<td>PartNum</td>
<td></td>
<td>Revision</td>
</tr>
</tbody>
</table>

---

Architectural
Implementer, bits [31:24]
The Implementer code. This field must hold an implementer code that has been assigned by ARM. Assigned codes include the following:

<table>
<thead>
<tr>
<th>Hex representation</th>
<th>ASCII representation</th>
<th>Implementer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x41</td>
<td>A</td>
<td>ARM Limited</td>
</tr>
<tr>
<td>0x42</td>
<td>B</td>
<td>Broadcom Corporation</td>
</tr>
<tr>
<td>0x43</td>
<td>C</td>
<td>Cavium Inc.</td>
</tr>
<tr>
<td>0x44</td>
<td>D</td>
<td>Digital Equipment Corporation</td>
</tr>
<tr>
<td>0x49</td>
<td>I</td>
<td>Infineon Technologies AG</td>
</tr>
<tr>
<td>0x4D</td>
<td>M</td>
<td>Motorola or Freescale Semiconductor Inc.</td>
</tr>
<tr>
<td>0x4E</td>
<td>N</td>
<td>NVIDIA Corporation</td>
</tr>
<tr>
<td>0x50</td>
<td>P</td>
<td>Applied Micro Circuits Corporation</td>
</tr>
<tr>
<td>0x51</td>
<td>Q</td>
<td>Qualcomm Inc.</td>
</tr>
<tr>
<td>0x56</td>
<td>V</td>
<td>Marvell International Ltd.</td>
</tr>
<tr>
<td>0x69</td>
<td>i</td>
<td>Intel Corporation</td>
</tr>
</tbody>
</table>

ARM can assign codes that are not published in this manual. All values not assigned by ARM are reserved and must not be used.

When this register has an architecturally-defined reset value, this field resets to the value of MIDR.Implementer.

Variant, bits [23:20]

An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.

When this register has an architecturally-defined reset value, this field resets to the value of MIDR.Variant.

Architecture, bits [19:16]
The permitted values of this field are:

- 0001 ARMv4
- 0010 ARMv4T
- 0011 ARMv5 (obsolete)
- 0100 ARMv5T
- 0101 ARMv5TE
- 0110 ARMv5TEJ
- 0111 ARMv6

1111 Architectural features are individually identified in the ID_* registers, see Identification registers, functional group on page G4-4194.

All other values are reserved.

When this register has an architecturally-defined reset value, this field resets to the value of MIDR.Architecture.

PartNum, bits [15:4]

An IMPLEMENTATION DEFINED primary part number for the device.
On processors implemented by ARM, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.

When this register has an architecturally-defined reset value, this field resets to the value of MIDR.PartNum.

Revision, bits [3:0]

An IMPLEMENTATION DEFINED revision number for the device.

When this register has an architecturally-defined reset value, this field resets to the value of MIDR.Revision.

Accessing the VPIDR:

To access the VPIDR:

```
MRC p15,4,<Rt>,c0,c0,0 ; Read VPIDR into Rt
MCR p15,4,<Rt>,c0,c0,0 ; Write Rt to VPIDR
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.2.161 VTCR, Virtualization Translation Control Register

The VTCR characteristics are:

Purpose

Controls the translation table walks required for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode, and holds cacheability and shareability information for the accesses.

Used in conjunction with VTTBR, that defines the translation table base address for the translations.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

Configurations

AArch32 System register VTCR is architecturally mapped to AArch64 System register VTCR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

Attributes

VTCR is a 32-bit register.

Field descriptions

The VTCR bit assignments are:
Bit [31]
Reserved, RES1.

Bits [30:14]
Reserved, RES0.

SH0, bits [13:12]
Shareability attribute for memory associated with translation table walks using VTTBR.
00 Non-shareable
10 Outer Shareable
11 Inner Shareable

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

ORGN0, bits [11:10]
Outer cacheability attribute for memory associated with translation table walks using VTTBR.
00 Normal memory, Outer Non-cacheable
01 Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable

IRGN0, bits [9:8]
Inner cacheability attribute for memory associated with translation table walks using VTTBR.
00 Normal memory, Inner Non-cacheable
01 Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable
10 Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable
11 Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable

SL0, bits [7:6]
Starting level for translation table walks using VTTBR.
00 Start at level 2
01 Start at level 1
All other values are reserved. If this field is programmed to a reserved value, or to a value that is not consistent with the programming of T0SZ, then a stage 2 level 1 Translation fault is generated.

Bit [5]
Reserved, RES0.

S, bit [4]
Sign extension bit. This bit must be programmed to the value of T0SZ[3]. If it is not, then the behavior is CONSTRAINED UNPREDICTABLE and the stage 2 T0SZ value is treated as an UNKNOWN value, see Misprogramming VTCR.S on page K1-5474.

T0SZ, bits [3:0]
The size offset of the memory region addressed by VTTBR. The region size is $2^{(32-T0SZ)}$ bytes.
This field holds a four-bit signed integer value, meaning it supports values from -8 to 7.

--- Note ---
This is different from the other translation control registers, where TnSZ holds a three-bit unsigned integer, supporting values from 0 to 7.
If this field is programmed to a value that is not consistent with the programming of SL0 then a stage 2 level 1 Translation fault is generated.

**Accessing the VTCR:**

To access the VTCR:

MRC p15,4,<Rt>,c2,c1,2 ; Read VTCR into Rt
MCR p15,4,<Rt>,c2,c1,2 ; Write Rt to VTCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0010</td>
<td>0001</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.2.162 VTTBR, Virtualization Translation Table Base Register

The VTTBR characteristics are:

**Purpose**

Holds the base address of the translation table for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode.

Used in conjunction with the VTCR.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state](#) on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

AArch32 System register VTTBR is architecturally mapped to AArch64 System register VTTBR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

VTTBR is a 64-bit register.

**Field descriptions**

The VTTBR bit assignments are:

<table>
<thead>
<tr>
<th>Bit 63</th>
<th>Bit 56</th>
<th>Bit 48</th>
<th>Bit 47</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>VMID</td>
<td>BADDR</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:56]**

Reserved, RES0.
VMID, bits [55:48]

The VMID for the translation table.

When this register has an architecturally-defined reset value, this field resets to 0.

BADDR, bits [47:0]

Translation table base address, bits[47:x], Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned translation table base address, with effects that are constrained unpredictable, and must be one of the following:

- Register bits [x-1:3] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

x is determined from the value of VTCR.SL0 and VTCR.T0SZ as follows:

- If VTCR.SL0 is 00, meaning that lookup starts at level 2, then x is 14 - VTCR.T0SZ.
- If VTCR.SL0 is 01, meaning that lookup starts at level 1, then x is 5 - VTCR.T0SZ.
- If VTCR.SL0 is either 10 or 11 then a stage 2 level 1 Translation fault is generated.

If bits[47:40] of the translation table base address are not zero, an Address size fault is generated. This field resets to a value that is architecturally unknown.

Accessing the VTTBR:

To access the VTTBR:

MRRC p15,6,<Rt>,<Rt2>,c2 ; Read VTTBR[31:0] into Rt and VTTBR[63:32] into Rt2
MCRR p15,6,<Rt>,<Rt2>,c2 ; Write Rt to VTTBR[31:0] and Rt2 to VTTBR[63:32]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0110</td>
<td>0010</td>
</tr>
</tbody>
</table>
G6.3 Debug registers

This section lists the Debug System registers in AArch32 state, in alphabetic order.
G6.3.1 DBGAUTHSTATUS, Debug Authentication Status register

The DBGAUTHSTATUS characteristics are:

**Purpose**

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for debug.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGAUTHSTATUS is architecturally mapped to AArch64 System register DBGAUTHSTATUS_EL1.

AArch32 System register DBGAUTHSTATUS is architecturally mapped to External register DBGAUTHSTATUS_EL1.

This register is required in all implementations.

**Attributes**

DBGAUTHSTATUS is a 32-bit register.

**Field descriptions**

The DBGAUTHSTATUS bit assignments are:
Bits [31:8]

Reserved, RES0.

SNID, bits [7:6]
Secure non-invasive debug. Possible values of this field are:
00  Not implemented. EL3 is not implemented and the implemented Security state is Non-secure state.
10  Implemented and disabled. ExternalSecureNoninvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalSecureNoninvasiveDebugEnabled() == TRUE.
Other values are reserved.

SID, bits [5:4]
Secure invasive debug. Possible values of this field are:
00  Not implemented. EL3 is not implemented and the implemented Security state is Non-secure state.
10  Implemented and disabled. ExternalSecureInvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalSecureInvasiveDebugEnabled() == TRUE.
Other values are reserved.

NSNID, bits [3:2]
Non-secure non-invasive debug. Possible values of this field are:
00  Not implemented. EL3 is not implemented and the implemented Security state is Secure state.
10  Implemented and disabled. ExternalNoninvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalNoninvasiveDebugEnabled() == TRUE.
Other values are reserved.

NSID, bits [1:0]
Non-secure invasive debug. Possible values of this field are:
00  Not implemented. EL3 is not implemented and the implemented Security state is Secure state.
10  Implemented and disabled. ExternalInvasiveDebugEnabled() == FALSE.
11  Implemented and enabled. ExternalInvasiveDebugEnabled() == TRUE.
Other values are reserved.

Accessing the DBGAUTHSTATUS:

To access the DBGAUTHSTATUS:

MRC p14,0,<Rt>,c7,c14,6 ; Read DBGAUTHSTATUS into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>011</td>
<td>1110</td>
<td>110</td>
</tr>
</tbody>
</table>
G6.3.2 DBGBCR<n>, Debug Breakpoint Control Registers, n = 0 - 15

The DBGBCR<n> characteristics are:

**Purpose**

Holds control information for a breakpoint. Forms breakpoint n together with value register DBGBVR<n>. If EL2 is implemented and this breakpoint supports Context matching, DBGBVR<n> can be associated with a Breakpoint Extended Value Register DBGBXVR<n> for VMID matching.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see:
- *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state.
- *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state.
- *Software Access debug event* on page H3-4903 for accesses to this register taken to Debug state.

Subject to the prioritization rules:
- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, DBGOSLSR.OSLK==0, and halting is allowed, EL1 and EL2 accesses to this register generate a Software Access debug event.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGBCR<n> is architecturally mapped to AArch64 System register DBGBCR<n>_EL1.

AArch32 System register DBGBCR<n> is architecturally mapped to External register DBGBCR<n>_EL1.

If breakpoint n is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGBCR<n> is a 32-bit register.
Field descriptions

The DBGCR<n> bit assignments are:

When the E field is zero, all the other fields in the register are ignored.

**Bits [31:24]**

Reserved, RES0.

**BT, bits [23:20]**

Breakpoint Type. Possible values are:

- **0000**: Unlinked instruction address match.
- **0001**: Linked instruction address match.
- **0010**: Unlinked context ID match.
- **0011**: Linked context ID match.
- **0100**: Unlinked instruction address mismatch.
- **0101**: Linked instruction address mismatch.
- **1000**: Unlinked VMID match.
- **1001**: Linked VMID match.
- **1010**: Unlinked VMID and context ID match.
- **1011**: Linked VMID and context ID match.

The field breaks down as follows:

- **BT[3:1]**: Base type.
  - **00**: Match address. DBGBVR<n> is the address of an instruction.
  - **01**: Mismatch address. DBGBVR<n> is the address of an instruction to be stepped.
  - **00**: Match context ID. DBGBVR<n> is a context ID.
  - **10**: Match VMID. DBGBXVR<n>.VMID is a VMID.
  - **10**: Match VMID and context ID. DBGBVR<n> is a context ID, and DBGBXVR<n>.VMID is a VMID.

- **BT[0]**: Enable linking.

All other values are reserved. Constraints on breakpoint programming mean other values are reserved under some conditions. For more information, including the effect of programming this field to a reserved value, see *Reserved DBGCR<n>.BT values on page G2-3955*.

This field resets to a value that is architecturally UNKNOWN.

**LBN, bits [19:16]**

Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.

For all other breakpoint types this field is ignored and reads of the register return an UNKNOWN value.

This field is ignored when the value of DBGCR<n>.E is 0.

This field resets to a value that is architecturally UNKNOWN.
SSC, bits [15:14]

Security state control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the HMC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information, including the effect of programming the fields to a reserved set of values, see Usage constraints on page G2-3955.

This field resets to a value that is architecturally UNKNOWN.

HMC, bit [13]

Higher mode control. Determines the debug perspective for deciding when a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the SSC, bits [15:14] description.

This field resets to a value that is architecturally UNKNOWN.

Bits [12:9]

Reserved, RES0.

BAS, bits [8:5]

Byte address select. Defines which half-words an address-matching breakpoint matches, regardless of the instruction set and Execution state.

The permitted values depend on the breakpoint type.

For Address match breakpoints, the permitted values are:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Match instruction at</th>
<th>Constraint for debuggers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0011</td>
<td>DBGBVR&lt;n&gt;</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>1100</td>
<td>DBGBVR&lt;n&gt;+2</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>1111</td>
<td>DBGBVR&lt;n&gt;</td>
<td>Use for A32 instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved. For more information, see Reserved DBGBCR<n>.{SSC, HMC, PMC} values on page G2-3956.

For more information on using the BAS field in Address Match breakpoints, see Using the BAS field in Address Match breakpoints on page G2-3949.

For Address mismatch breakpoints in an AArch32 stage 1 translation regime, the permitted values are:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Step instruction at</th>
<th>Constraint for debuggers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>Use for a match anywhere breakpoint.</td>
</tr>
<tr>
<td>0011</td>
<td>DBGBVR&lt;n&gt;</td>
<td>Use for stepping T32 instructions.</td>
</tr>
<tr>
<td>1100</td>
<td>DBGBVR&lt;n&gt;+2</td>
<td>Use for stepping T32 instructions.</td>
</tr>
<tr>
<td>1111</td>
<td>DBGBVR&lt;n&gt;</td>
<td>Use for stepping A32 instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved. For more information, see Reserved DBGBCR<n>.{SSC, HMC, PMC} values on page G2-3956.

For more information on using the BAS field in address mismatch breakpoints, see Using the BAS field in Address Match breakpoints on page G2-3949.

For Context matching breakpoints, this field is RES1 and ignored.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.
Bits [4:3]
Reserved, RES0.

PMC, bits [2:1]
Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the DBGBCR<n>.SSC description.

This field resets to a value that is architecturally UNKNOWN.

E, bit [0]
Enable breakpoint DBGBVR<n>. Possible values are:
0 Breakpoint disabled.
1 Breakpoint enabled.

This field resets to a value that is architecturally UNKNOWN.

Accessing the DBGBCR<n>:
To access the DBGBCR<n>:

MRC p14,0,<Rt>,c0,<CRm>,5 ; Read DBGBCR<n> into Rt, where n is in the range 0 to 15
MCR p14,0,<Rt>,c0,<CRm>,5 ; Write Rt to DBGBCR<n>, where n is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>n&lt;3:0&gt;</td>
<td>101</td>
</tr>
</tbody>
</table>
### G6.3.3 DBGBVR<n>, Debug Breakpoint Value Registers, n = 0 - 15

The DBGBVR<n> characteristics are:

**Purpose**

Holds a value for use in breakpoint matching, either the virtual address of an instruction or a context ID. Forms breakpoint n together with control register DBGBCR<n>. If EL2 is implemented and this breakpoint supports Context matching, DBGBVR<n> can be associated with a Breakpoint Extended Value Register DBGBXVR<n> for VMID matching.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see:

- Synchro{n}ous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state.
- Synchro{n}ous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state.
- Software Access debug event on page H3-4903 for accesses to this register taken to Debug state.

Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, DBGOSLSR.OSLK==0, and halting is allowed, EL1 and EL2 accesses to this register generate a Software Access debug event.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGBVR<n> is architecturally mapped to AArch64 System register DBGBVR<n>_EL1[31:0].

**Note**

Writes to DBGBVR<n> do not modify DBGBVR<n>_EL1[63:32].

AArch32 System register DBGBVR<n> is architecturally mapped to External register DBGBVR<n>_EL1[31:0].

If breakpoint n is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.
Attributes
How this register is interpreted depends on the value of DBGBCR<n>.BT.
• When DBGBCR<n>.BT is 0b0x0x, this register holds a virtual address.
• When DBGBCR<n>.BT is 0b001x or 0b101x, this register holds a Context ID.
For other values of DBGBCR<n>.BT, this register is RES0.
Some breakpoints might not support Context ID comparison. For more information, see the description of the DBGDIDR.CTX_CMPs field.

Field descriptions
The DBGBV<n> bit assignments are:

When DBGBCR<n>.BT == 0b0x0x:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-2</td>
<td>VA[31:2]</td>
</tr>
<tr>
<td>0</td>
<td>RES0</td>
</tr>
</tbody>
</table>

VA[31:2], bits [31:2]
Bits [31:2] of the address value for comparison.
This field resets to a value that is architecturally UNKNOWN.

Bits [1:0]
Reserved, RES0.

When DBGBCR<n>.BT == 0b001x:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>ContextID</td>
</tr>
</tbody>
</table>

ContextID, bits [31:0]
Context ID value for comparison.
This field resets to a value that is architecturally UNKNOWN.

When DBGBCR<n>.BT == 0b101x and EL2 implemented:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>ContextID</td>
</tr>
</tbody>
</table>

ContextID, bits [31:0]
Context ID value for comparison.
This field resets to a value that is architecturally UNKNOWN.
Accessing the DBGBVR\(<n>\):

To access the DBGBVR\(<n>\):

MRC p14,0,<Rt>,c0,<CRm>,4 ; Read DBGBVR\(<n>\) into Rt, where n is in the range 0 to 15
MCR p14,0,<Rt>,c0,<CRm>,4 ; Write Rt to DBGBVR\(<n>\), where n is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>n&lt;3:0&gt;</td>
<td>100</td>
</tr>
</tbody>
</table>
### G6.3.4 DBGBXVR<sub>n</sub>, Debug Breakpoint Extended Value Registers, n = 0 - 15

The DBGBXVR<sub>n</sub> characteristics are:

**Purpose**

Holds a value for use in breakpoint matching, to support VMID matching. Used in conjunction with a control register DBGBCR<sub>n</sub> and a value register DBGBVR<sub>n</sub>, where EL2 is implemented and breakpoint n supports Context matching.

**Usage constraints**

DBGBXVR<sub>n</sub> is implemented only if the implementation includes EL2 and the breakpoint supports Context matching. Otherwise it is unallocated.

When DBGBXVR<sub>n</sub> is implemented, if EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

When DBGBXVR<sub>n</sub> is implemented, if EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see

- *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state.
- *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state.
- *Software Access debug event* on page H3-4903 for accesses to this register taken to Debug state.

Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, DBGOSLSR.OSLK==0, and halting is allowed, EL1 and EL2 accesses to this register generate a Software Access debug event.

**Configurations**

When DBGBXVR<sub>n</sub> is implemented, there is one instance of the register that is used in both Secure and Non-secure states.

AArch32 System register DBGBXVR<sub>n</sub> is architecturally mapped to AArch64 System register DBGBVR<sub>n</sub>_EL1[63:32].

---

**Note**

Writes to DBGBXVR<sub>n</sub> do not modify DBGBVR<sub>n</sub>_EL1 [31:0].

AArch32 System register DBGBXVR<sub>n</sub> is architecturally mapped to External register DBGBVR<sub>n</sub>_EL1[63:32].
This register is unallocated in any of the following cases:

- Breakpoint n is not implemented.
- Breakpoint n does not support Context matching.
- EL2 is not implemented.

For more information, see the description of the DBGIDR.CTX_CMPs field.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

When DBGCR<sub>n</sub>.BT is 0b10xx, this register holds a VMID. For other values of DBGCR<sub>n</sub>.BT, this register is RES0.

**Field descriptions**

The DBGXVR<sub>n</sub> bit assignments are:

**When DBGCRI<sub>n</sub>.BT==0b10xx and EL2 implemented:**

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>VMID</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**VMID, bits [7:0]**

VMID value for comparison.
This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGXVR<sub>n</sub>:**

To access the DBGXVR<sub>n</sub>:

MRC p14,0,<Rt>,c1,<CRm>,1 ; Read DBGXVR<sub>n</sub> into Rt, where n is in the range 0 to 15
MCR p14,0,<Rt>,c1,<CRm>,1 ; Write Rt to DBGXVR<sub>n</sub>, where n is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0001</td>
<td>n&lt;3:0&gt;</td>
<td>001</td>
</tr>
</tbody>
</table>
**G6.3.5 DBGCLAIMCLR, Debug Claim Tag Clear register**

The DBGCLAIMCLR characteristics are:

**Purpose**

Used by software to read the values of the CLAIM tag bits, and to clear these bits to 0.

The architecture does not define any functionality for the CLAIM tag bits.

--- Note

CLAIM tags are typically used for communication between the debugger and target software.

---

Used in conjunction with the DBGCLAIMSET register.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGCLAIMCLR is architecturally mapped to AArch64 System register DBGCLAIMCLR_EL1.

AArch32 System register DBGCLAIMCLR is architecturally mapped to External register DBGCLAIMCLR_EL1.

An implementation must include 8 CLAIM tag bits.

This register is in the Cold reset domain. See the CLAIM field description for the effect of a Cold reset on the value returned by this register. This register is not affected by a Warm reset.

**Attributes**

DBGCLAIMCLR is a 32-bit register.

**Field descriptions**

The DBGCLAIMCLR bit assignments are:
Bits [31:8]

Reserved, RAZ/SBZ. Software can rely on these bits reading as zero, and must use a should-be-zero policy on writes. Implementations must ignore writes.

CLAIM, bits [7:0]

Read or clear CLAIM tag bits. Reading this field returns the current value of the CLAIM tag bits. Writing a 1 to one of these bits clears the corresponding CLAIM tag bit to 0. This is an indirect write to the CLAIM tag bits. A single write operation can clear multiple CLAIM tag bits to 0. Writing 0 to one of these bits has no effect. A cold reset clears the CLAIM tag bits to 0.

Accessing the DBGCLAIMCLR:

To access the DBGCLAIMCLR:

MRC p14, 0, <Rt>, c7, c9, 6 ; Read DBGCLAIMCLR into Rt
MCR p14, 0, <Rt>, c7, c9, 6 ; Write Rt to DBGCLAIMCLR

Register access is encoded as follows:
### G6.3.6 DBGCLAIMSET, Debug Claim Tag Set register

The DBGCLAIMSET characteristics are:

**Purpose**

Used by software to set the CLAIM tag bits to 1.
The architecture does not define any functionality for the CLAIM tag bits.

--- **Note** ---

CLAIM tags are typically used for communication between the debugger and target software.

---

Used in conjunction with the DBGCLAIMCLR register.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGCLAIMSET is architecturally mapped to AArch64 System register DBGCLAIMSET_EL1.

AArch32 System register DBGCLAIMSET is architecturally mapped to External register DBGCLAIMSET_EL1.

An implementation must include 8 CLAIM tag bits.

**Attributes**

DBGCLAIMSET is a 32-bit register.

**Field descriptions**

The DBGCLAIMSET bit assignments are:
Bits [31:8]

Reserved, RAZ/SBZ. Software can rely on these bits reading as zero, and must use a should-be-zero policy on writes. Implementations must ignore writes.

CLAIM, bits [7:0]

Set CLAIM tag bits. RAO.

Writing a 1 to one of these bits sets the corresponding CLAIM tag bit to 1. This is an indirect write to the CLAIM tag bits. A single write operation can set multiple CLAIM tag bits to 1.

Writing 0 to one of these bits has no effect.

A cold reset clears the CLAIM tag bits to 0.

Accessing the DBGCLAIMSET:

To access the DBGCLAIMSET:

MRC p14,0,<Rt>,c7,c8,6 ; Read DBGCLAIMSET into Rt
MCR p14,0,<Rt>,c7,c8,6 ; Write Rt to DBGCLAIMSET

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>011</td>
<td>1000</td>
<td>110</td>
</tr>
</tbody>
</table>
G6.3.7 DBGDCCINT, DCC Interrupt Enable Register

The DBGDCCINT characteristics are:

**Purpose**

Enables interrupt requests to be signaled based on the DCC status flags.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDCCINT is architecturally mapped to AArch64 System register MDCCINT_EL1.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

DBGDCCINT is a 32-bit register.

**Field descriptions**

The DBGDCCINT bit assignments are:
Bit [31]
Reserved, RES0.

RX, bit [30]
DCC interrupt request enable control for DTRRX. Enables a common COMMIRQ interrupt request to be signaled based on the DCC status flags.

0  No interrupt request generated by DTRRX.
1  Interrupt request will be generated on RXfull == 1.

If legacy COMMRX and COMMTX signals are implemented, then these are not affected by the value of this bit.

When this register has an architecturally-defined reset value, this field resets to 0.

TX, bit [29]
DCC interrupt request enable control for DTRTX. Enables a common COMMIRQ interrupt request to be signaled based on the DCC status flags.

0  No interrupt request generated by DTRTX.
1  Interrupt request will be generated on TXfull == 0.

If legacy COMMRX and COMMTX signals are implemented, then these are not affected by the value of this bit.

When this register has an architecturally-defined reset value, this field resets to 0.

Bits [28:0]
Reserved, RES0.

Accessing the DBGDCCINT:

To access the DBGDCCINT:

MRC p14,0,<Rt>,c0,c2,0 ; Read DBGDCCINT into Rt
MCR p14,0,<Rt>,c0,c2,0 ; Write Rt to DBGDCCINT

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>000</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.3.8 DBGDEVID, Debug Device ID register 0

The DBGDEVID characteristics are:

Purpose

Adds to the information given by the DBGDIDR by describing other features of the debug implementation.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states. This register is required in all implementations.

Attributes

DBGDEVID is a 32-bit register.

Field descriptions

The DBGDEVID bit assignments are:
CIDMask, bits [31:28]
Indicates the level of support for the Context ID matching breakpoint masking capability. Permitted
values of this field are:
0000  Context ID masking is not implemented.
0001  Context ID masking is implemented.
All other values are reserved. The value of this for ARMv8 is 0000.

AuxRegs, bits [27:24]
Indicates support for Auxiliary registers. Permitted values for this field are:
0000  None supported.
0001  Support for External Debug Auxiliary Control Register, EDACR.
All other values are reserved.

DoubleLock, bits [23:20]
Indicates the presence of the DBGOSDLR, OS Double Lock Register. Permitted values of this field
are:
0000  The DBGOSDLR is not present.
0001  The DBGOSDLR is present.
All other values are reserved. The value of this for ARMv8 is 0001.

VirtExtas, bits [19:16]
Indicates whether EL2 is implemented. Permitted values of this field are:
0000  EL2 is not implemented.
0001  EL2 is implemented.
All other values are reserved.

VectorCatch, bits [15:12]
Defines the form of Vector Catch exception implemented. Permitted values of this field are:
0000  Address matching Vector Catch exception implemented.
0001  Exception matching Vector Catch exception implemented.
All other values are reserved.

BPAddrMask, bits [11:8]
Indicates the level of support for the instruction address matching breakpoint masking capability.
Permitted values of this field are:
0000  Breakpoint address masking might be implemented. If not implemented,
      DBGBCR<n>[28:24] is RAZ/WI.
0001  Breakpoint address masking is implemented.
1111  Breakpoint address masking is not implemented. DBGBCR<n>[28:24] is RES0.
All other values are reserved. The value of this for ARMv8 is 1111.

WPAddrMask, bits [7:4]
Indicates the level of support for the data address matching watchpoint masking capability.
Permitted values of this field are:
0000  Watchpoint address masking might be implemented. If not implemented,
      DBGWCR<n>.MASK (Address mask) is RAZ/WI.
0001  Watchpoint address masking is implemented.
1111  Watchpoint address masking is not implemented. DBGWCR<n>.MASK (Address
      mask) is RES0.
All other values are reserved. The value of this for ARMv8 is 0001.
PCSample, bits [3:0]

Indicates the level of PC Sample-based profiling support using external debug registers 40 through 43. Permitted values of this field in ARMv8 are:

- **0000**: Architecture-defined form of PC Sample-based profiling not implemented.
- **0010**: EDPCSR and EDCIDSR are implemented (only permitted if EL3 and EL2 are not implemented).
- **0011**: EDPCSR, EDCIDSR, and EDVIDSR are implemented.

All other values are reserved.

### Accessing the DBGDEVID:

To access the DBGDEVID:

```
MRC p14,0,<Rt>,c7,c2,7 ; Read DBGDEVID into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>011</td>
<td>0010</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.3.9 DBGDEVID1, Debug Device ID register 1

The DBGDEVID1 characteristics are:

**Purpose**

Adds to the information given by the DBGDIDR by describing other features of the debug implementation.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

This register is required in all implementations.

**Attributes**

DBGDEVID1 is a 32-bit register.

**Field descriptions**

The DBGDEVID1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
</tr>
</tbody>
</table>

Bits [31:4]

Reserved, RES0.
PCSRoffset, bits [3:0]

This field indicates the offset applied to PC samples returned by reads of EDPCSR. Permitted values of this field in ARMv8 are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EDPCSR not implemented.</td>
</tr>
<tr>
<td>0010</td>
<td>EDPCSR implemented. Samples have no offset applied and do not sample the instruction set state in AArch32 state.</td>
</tr>
</tbody>
</table>

**Note**

In ARMv7, a PCSRoffset value of 0000 has an alternative meaning that EDPCSR is implemented and returns values that have an offset applied and indicate the Instruction set state. This implementation option is not permitted in ARMv8.

**Accessing the DBGDEVID1:**

To access the DBGDEVID1:

```assembly
MRC p14,0,<Rt>,c7,c1,7 ; Read DBGDEVID1 into Rt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0111</td>
<td>0001</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.3.10  DBGDEVID2, Debug Device ID register 2

The DBGDEVID2 characteristics are:

**Purpose**

Reserved for future descriptions of features of the debug implementation.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state](#) on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

**Attributes**

DBGDEVID2 is a 32-bit register.

**Field descriptions**

The DBGDEVID2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Reserved, RES0.

**Accessing the DBGDEVID2:**

To access the DBGDEVID2:
MRC p14,0,<Rt>,c7,c0,7 ; Read DBGDEVID2 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>011</td>
<td>0000</td>
<td>11</td>
</tr>
</tbody>
</table>
G6.3.11  DBGDIDR, Debug ID Register

The DBGDIDR characteristics are:

**Purpose**

Specifies which version of the Debug architecture is implemented, and some features of the debug implementation.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

ARM deprecates any access to this register from EL0.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If DBGDSCRExt.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.
- If HDCR.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

If EL1 cannot use AArch32 then the implementation of this register is OPTIONAL and deprecated.

**Attributes**

DBGDIDR is a 32-bit register.

**Field descriptions**

The DBGDIDR bit assignments are:
WRPs, bits [31:28]
The number of watchpoints implemented, minus 1.
Permitted values of this field are from $0b0001$ for 2 implemented watchpoints, to $0b1111$ for 16 implemented watchpoints.
The value of $0b0000$ is reserved.
If AArch64 is implemented, this field has the same value as ID_AA64DFR0_EL1.WRPs.

BRPs, bits [27:24]
The number of breakpoints implemented, minus 1.
Permitted values of this field are from $0b0001$ for 2 implemented breakpoints, to $0b1111$ for 16 implemented breakpoints.
The value of $0b0000$ is reserved.
If AArch64 is implemented, this field has the same value as ID_AA64DFR0_EL1.BRPs.

CTX_CMPs, bits [23:20]
The number of breakpoints that can be used for Context matching, minus 1.
Permitted values of this field are from $0b0000$ for 1 Context matching breakpoint, to $0b1111$ for 16 Context matching breakpoints.
The Context matching breakpoints must be the highest addressed breakpoints. For example, if six breakpoints are implemented and two are Context matching breakpoints, they must be breakpoints 4 and 5.
If AArch64 is implemented, this field has the same value as ID_AA64DFR0_EL1.CTX_CMPs.

Version, bits [19:16]
The Debug architecture version. Defined values are:
$0001$ ARMv6, v6 Debug architecture.
$0010$ ARMv6, v6.1 Debug architecture.
$0011$ ARMv7, v7 Debug architecture, with baseline System registers in the $(coproc==1110)$ encoding space implemented.
$0100$ ARMv7, v7 Debug architecture, with all System registers in the $(coproc==1110)$ encoding space implemented.
$0101$ ARMv7, v7.1 Debug architecture.
$0110$ ARMv8, v8 Debug architecture.
All other values are reserved.

Bit [15]
Reserved, RES1.

nSUHD_imp, bit [14]
In ARMv7-A, was Secure User Halting Debug not implemented.
The value of this bit must match the value of the SE_imp bit.
Bit [13]
Reserved, RES0.

SE_imp, bit [12]
EL3 implemented. The meanings of the values of this bit are:
0 EL3 not implemented.
1 EL3 implemented.
The value of this bit must match the value of the nSUHD_imp bit.

Bits [11:0]
Reserved, RES0.

Accessing the DBGDIDR:
To access the DBGDIDR:
MRC p14,0,<Rt>,c0,c0,0 ; Read DBGDIDR into Rt
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.3.12 DBGDRAR, Debug ROM Address Register

The DBGDRAR characteristics are:

**Purpose**

Defines the base physical address of a 4KB-aligned memory-mapped debug component, usually a ROM table that locates and describes the memory-mapped debug components in the system. ARMv8 deprecates any use of this register.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

ARMv8 deprecates any use of this register.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If DBGDSCRext.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.
- If HDCR.TDRA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDRA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDRAR is architecturally mapped to AArch64 System register MDRAR_EL1.

If EL1 cannot use AArch32 then the implementation of this register is OPTIONAL and deprecated.

**Attributes**

DBGDRAR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, bits [31:0] are read.

**Field descriptions**

The DBGDRAR bit assignments are:
### When accessing as a 32-bit register:

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROMADDR[31:12]</td>
<td>RES0</td>
<td>Valid</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### ROMADDR[31:12], bits [31:12]


In an implementation that includes EL3, ROMADDR is an address in Non-secure memory. It is IMPLEMENTATION DEFINED whether the ROM table is also accessible in Secure memory.

#### Bits [11:2]

Reserved, RES0.

#### Valid, bits [1:0]

This field indicates whether the ROM Table address is valid. The permitted values of this field are:

- 00 ROM Table address is not valid. Software must ignore ROMADDR.
- 11 ROM Table address is valid.

Other values are reserved.

### When accessing as a 64-bit register:

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>12</th>
<th>11</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>ROMADDR[47:12]</td>
<td>RES0</td>
<td>Valid</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Bits [63:48]

Reserved, RES0.

#### ROMADDR[47:12], bits [47:12]

Bits[47:12] of the ROM table physical address.

If the physical address size in bits (PAsize) is less than 48 then the register bits corresponding to ROMADDR [47:PAsize] are RES0.

Bits [11:0] of the ROM table physical address are zero.

ARM strongly recommends that bits ROMADDR[(PAsize-1):32] are zero in any system that supports AArch32 at the highest implemented Exception level.

In an implementation that includes EL3, ROMADDR is an address in Non-secure memory. It is IMPLEMENTATION DEFINED whether the ROM table is also accessible in Secure memory.

#### Bits [11:2]

Reserved, RES0.

#### Valid, bits [1:0]

This field indicates whether the ROM Table address is valid. The permitted values of this field are:

- 00 ROM Table address is not valid. Software must ignore ROMADDR.
- 11 ROM Table address is valid.

Other values are reserved.
Accessing the DBGDRAR:

To access the DBGDRAR when accessing as a 32-bit register:

`MRC p14,0,<Rt>,c1,c0,0 ; Read DBGDRAR[31:0] into Rt`

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>

To access the DBGDRAR when accessing as a 64-bit register:

`MRRC p14,0,<Rt>,<Rt2>,c1 ; Read DBGDRAR[31:0] into Rt and DBGDRAR[63:32] into Rt2`

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>0000</td>
<td>0001</td>
</tr>
</tbody>
</table>
G6.3.13 DBGDSAR, Debug Self Address Register

The DBGDSAR characteristics are:

Purpose

In earlier versions of the ARM Architecture, this register defines the offset from the base address defined in DBGDRAR of the physical base address of the debug registers for the PE. ARMv8 deprecates any use of this register.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

ARMv8 deprecates any use of this register.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If DBGDSCRext.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.
- If HPCR.TDRA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDRA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDRA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

If EL1 cannot use AArch32 then the implementation of this register is OPTIONAL and deprecated.

Attributes

DBGDSAR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, bits [31:0] are read.

Field descriptions

The DBGDSAR bit assignments are:
When accessing as a 32-bit register:

<table>
<thead>
<tr>
<th>Offset</th>
<th>[31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

Offset, bits [31:0]
This register value is RAZ.

When accessing as a 64-bit register:

<table>
<thead>
<tr>
<th>Offset</th>
<th>[63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>0</td>
</tr>
</tbody>
</table>

Offset, bits [63:0]
This register value is RAZ.

Accessing the DBGDSAR:

To access the DBGDSAR when accessing as a 32-bit register:

MRC p14,0,<Rt>,c2,c0,0 ; Read DBGDSAR[31:0] into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0010</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>

To access the DBGDSAR when accessing as a 64-bit register:

MRRC p14,0,<Rt>,<Rt2>,c2 ; Read DBGDSAR[31:0] into Rt and DBGDSAR[63:32] into Rt2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>0000</td>
<td>0010</td>
</tr>
</tbody>
</table>
G6.3.14 DBGDSRext, Debug Status and Control Register, External View

The DBGDSRext characteristics are:

**Purpose**

Main control register for the debug implementation.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) on page G1-3816 for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state](#) on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDSRext is architecturally mapped to AArch64 System register MDSCR_EL1.

This register is required in all implementations.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

DBGDSRext is a 32-bit register.

**Field descriptions**

The DBGDSRext bit assignments are:
Bit [31]
Reserved, RES0.

RXfull, bit [30]
DTRRX full. Used for save/restore of EDSCR.RXfull.
When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.RXfull.
ARM deprecates use of this bit other than for save/restore. Use DBGDSCRint to access the DTRRX full status.
The architected behavior of this field determines the value it returns after a reset.

TXfull, bit [29]
DTRTX full. Used for save/restore of EDSCR.TXfull.
When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.TXfull.
ARM deprecates use of this bit other than for save/restore. Use DBGDSCRint to access the DTRTX full status.
The architected behavior of this field determines the value it returns after a reset.

Bit [28]
Reserved, RES0.

RXO, bit [27]
Used for save/restore of EDSCR.RXO.
When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.RXO.
The architected behavior of this field determines the value it returns after a reset.
TXU, bit [26]

Used for save/restore of EDSCR.TXU.

When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.

When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.TXU.

The architected behavior of this field determines the value it returns after a reset.

Bits [25:24]

Reserved, RES0.

INTdis, bits [23:22]

Used for save/restore of EDSCR.INTdis.

When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this field is RO, and software must treat it as UNK/SBZP.

When DBGOSLR.OSLK == 1 (the OS lock is locked), this field is RW and holds the value of EDSCR.INTdis.

The architected behavior of this field determines the value it returns after a reset.

TDA, bit [21]

Used for save/restore of EDSCR.TDA.

When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.

When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.TDA.

The architected behavior of this field determines the value it returns after a reset.

Bits [20:19]

Reserved, RES0.

NS, bit [18]

Non-secure status. Returns the inverse of IsSecure(). This bit is RO.

ARM deprecates use of this field.

SPNIDdis, bit [17]

Secure privileged profiling disabled status bit. This bit is RO. Permitted values are:

0  Profiling allowed in Secure privileged modes.
1  Profiling prohibited in Secure privileged modes.

Profiling is allowed in Secure privileged modes if either of the following:

•  EL3 is using AArch32 and SDCR.SPME is set to 1.
•  EL3 is using AArch64 and MDSCR_EL1.SPME is set to 1.

This bit is RES0 if EL3 is not implemented.

ARM deprecates use of this field.

SPIIDdis, bit [16]

Secure privileged AArch32 invasive self-hosted debug disabled status bit. This bit is RO and depends on the value of SDCR.SPD and the pseudocode function AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled(). Permitted values are:

0  Self-hosted debug enabled in Secure privileged AArch32 modes.
1  Self-hosted debug disabled in Secure privileged AArch32 modes.
This bit reads as 1 if any of the following is true and reads as 0 otherwise:

- SDCR.SPD has the value 10.
- SDCR.SPD has the value 00 and AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled() returns FALSE.

ARM deprecates use of this field.

**MDBGen, bit [15]**

Monitor debug events enable. Enable Breakpoint, Watchpoint, and Vector Catch exceptions.

0 Breakpoint, Watchpoint, and Vector Catch exceptions disabled.
1 Breakpoint, Watchpoint, and Vector Catch exceptions enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

**HDE, bit [14]**

Used for save/restore of EDSCR.HDE.

When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.

When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.HDE.

The architected behavior of this field determines the value it returns after a reset.

**Bit [13]**

Reserved, RES0.

**UDCCdis, bit [12]**

Traps EL0 accesses to the DCC registers to Undefined mode.

0 EL0 accesses to the DCC registers are not trapped to Undefined mode.
1 EL0 accesses to the DBGDSCRint, DBGDTRRXint, DBGDTRTXint, DBGDIR, DBGDSAR, and DBGDRAR are trapped to Undefined mode.

--- Note ---

All accesses to these registers are trapped, including LDC and STC accesses to DBGDTRTXint and DBGDTRRXint, and MRRR accesses to DBGDSAR and DBGDRAR.

---

Traps of EL0 accesses to the DBGDTRRXXint and DBGDTRTXint are ignored in Debug state.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [11:7]**

Reserved, RES0.

**ERR, bit [6]**

Used for save/restore of EDSCR.ERR.

When DBGOSLR.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.

When DBGOSLR.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of EDSCR.ERR.

The architected behavior of this field determines the value it returns after a reset.

**MOE, bits [5:2]**

Method of Entry for debug exception. When a debug exception is taken to an Exception level using AArch32, this field is set to indicate the event that caused the exception:

0001 Breakpoint
0011 Software breakpoint (BKPT) instruction
0101  Vector catch
1010  Watchpoint

This field resets to a value that is architecturally UNKNOWN.

**Bits [1:0]**

Reserved, RES0.

**Accessing the DBGDSCRext:**

To access the DBGDSCRext:

MRC p14,0,<Rt>,c0,c2,2 ; Read DBGDSCRext into Rt
MCR p14,0,<Rt>,c0,c2,2 ; Write Rt to DBGDSCRext

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>
### G6.3.15 DBGDSCRint, Debug Status and Control Register, Internal View

The DBGDSCRint characteristics are:

#### Purpose
Main control register for the debug implementation. This is an internal, read-only view.

#### Usage constraints
- If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

- If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

#### Traps and Enables
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If DBGDSCRext.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.
- If HDCR.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

#### Configurations
There is one instance of this register that is used in both Secure and Non-secure states.

This register is required in all implementations.

DBGDSCRint. {NS, SPNIDdis, SPIDdis, MDBGen, UDCCdis, MOE} are unknown when the register is accessed at EL0. However, although these values are not accessible at EL0 by instructions that are neither UNPREDICTABLE nor return UNKNOWN values, it is permissible for an implementation to return the values of DBGDSCRext. {NS, SPNIDdis, SPIDdis, MDBGen, UDCCdis, MOE} for these fields at EL0.

It is also permissible for an implementation to return the same values as defined for a read of DBGDSCRint at EL1 or above. (This is the case even if the implementation does not support AArch32 at EL1 or above.)

#### Attributes
DBGDSCRint is a 32-bit register.
Field descriptions

The DBGDSCRint bit assignments are:

<table>
<thead>
<tr>
<th>Bit [31]</th>
<th>Reserved, RES0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXfull, bit [30]</td>
<td>DTRRX full. Read-only view of the equivalent bit in the EDSCR.</td>
</tr>
<tr>
<td>TXfull, bit [29]</td>
<td>DTRTX full. Read-only view of the equivalent bit in the EDSCR.</td>
</tr>
<tr>
<td>Bits [28:19]</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>NS, bit [18]</td>
<td>Non-secure status. Read-only view of the equivalent bit in the DBGDSCRext. ARM deprecates use of this field.</td>
</tr>
<tr>
<td>SPNIDdis, bit [17]</td>
<td>Secure privileged non-invasive debug disable. Read-only view of the equivalent bit in the DBGDSCRext. ARM deprecates use of this field.</td>
</tr>
<tr>
<td>SPIDdis, bit [16]</td>
<td>Secure privileged invasive debug disable. Read-only view of the equivalent bit in the DBGDSCRext. ARM deprecates use of this field.</td>
</tr>
<tr>
<td>Bits [14:13]</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>UDCCdis, bit [12]</td>
<td>User mode access to Debug Communications Channel disable. Read-only view of the equivalent bit in the DBGDSCRext. ARM deprecates use of this field.</td>
</tr>
</tbody>
</table>
MOE, bits [5:2]
Method of Entry for debug exception. When a debug exception is taken to an Exception level using AArch32, this field is set to indicate the event that caused the exception:

0001  Breakpoint
0011  Software breakpoint (BKPT) instruction
0101  Vector catch
1010  Watchpoint

Read-only view of the equivalent bit in the DBGDSCRext.

Bits [1:0]
Reserved, RES0.

Accessing the DBGDSCRint:

To access the DBGDSCRint:

MRC p14,0,<Rt>,c0,c1,0 ; Read DBGDSCRint into Rt, where Rt can be R0-R14 or APSR_nzcv. The last form writes bits[31:28] of the transferred value to the N, Z, C and V condition flags and is specified by setting the RT field of the encoding to 0b1111.

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.3.16   DBGDTRRXext, Debug OS Lock Data Transfer Register, Receive, External View

The DBGDTRRXext characteristics are:

**Purpose**

Used for save/restore of DBGDTRRXint. It is a component of the Debug Communications Channel.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0 (NS)</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
<tr>
<td>EL0 (S)</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

ARM deprecates reads and writes of DBGDTRRXext through the System register interface when the OS lock is unlocked.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDACR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDACR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDTRRXext is architecturally mapped to AArch64 System register OSDTRRX_EL1.

**Attributes**

DBGDTRRXext is a 32-bit register.

**Field descriptions**

The DBGDTRRXext bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Update DTRRX without side-effect</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Update DTRRX without side-effect.

Writes to this register update the value in DTRRX and do not change RXfull.
Reads of this register return the last value written to DTRRX and do not change RXfull. For the full behavior of the Debug Communications Channel, see Chapter H4 The Debug Communication Channel and Instruction Transfer Register.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGDTTRRXext:**

To access the DBGDTTRRXext:

```assembly
MRC p14, 0, <Rt>, c0, c0, 2 ; Read DBGDTTRRXext into Rt
MCR p14, 0, <Rt>, c0, c0, 2 ; Write Rt to DBGDTTRRXext
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0000</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.3.17 DBGDTRRXint, Debug Data Transfer Register, Receive

The DBGDTRRXint characteristics are:

**Purpose**

Transfers data from an external debugger to the PE. For example, it is used by a debugger transferring commands and data to a debug target. It is a component of the Debug Communications Channel.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules, in Non-debug state:

- If DBGDSCRext.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.
- If HDCR.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, read accesses to this register from EL0 are trapped to EL1.

**Note**

Read accesses to this register are not trapped in Debug state.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDTRRXint is architecturally mapped to AArch64 System register DBGDTRRX_EL0.

AArch32 System register DBGDTRRXint is architecturally mapped to External register DBGDTRRX_EL0.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGDTRRXint is a 32-bit register.
Field descriptions

The DBGDTRRXint bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Update DTRRX</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Update DTRRX.

If RXfull is set to 1, then reads of this register return the last value written to DTRRX and clear RXfull to 0.

For the full behavior of the Debug Communications Channel, see Chapter H4 The Debug Communication Channel and Instruction Transfer Register.

This field resets to a value that is architecturally UNKNOWN.

Accessing the DBGDTRRXint:

To access the DBGDTRRXint:

MRC p14,0,<Rt>,c0,c5,0 ; Read DBGDTRRXint into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.3.18  DBGDTRTXext, Debug OS Lock Data Transfer Register, Transmit

The DBGDTRTXext characteristics are:

**Purpose**

Used for save/restore of DBGDTRTXint. It is a component of the Debug Communication Channel.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

ARM deprecates reads and writes of DBGDTRTXext through the System register interface when the OS lock is unlocked.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDTRTXext is architecturally mapped to AArch64 System register OSDTRTX_EL1.

**Attributes**

DBGDTRTXext is a 32-bit register.

**Field descriptions**

The DBGDTRTXext bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Return DTRTX without side-effect</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Return DTRTX without side-effect.

Reads of this register return the value in DTRTX and do not change TXfull.
Writes of this register update the value in DTRTX and do not change TXfull.
For the full behavior of the Debug Communications Channel, see Chapter H4 The Debug Communication Channel and Instruction Transfer Register.
This field resets to a value that is architecturally UNKNOWN.

Accessing the DBGDTRTXext:

To access the DBGDTRTXext:

MRC p14,0,<Rt>,c0,c3,2 ; Read DBGDTRTXext into Rt
MCR p14,0,<Rt>,c0,c3,2 ; Write Rt to DBGDTRTXext

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0011</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.3.19  DBGDTRTXint, Debug Data Transfer Register, Transmit

The DBGDTRTXint characteristics are:

Purpose

Transfers data from the PE to an external debugger. For example, it is used by a debug target to transfer data to the debugger. It is a component of the Debug Communication Channel.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules, in Non-debug state:

- If DBGDSCRExt.UDCCdis==1, write accesses to this register from EL0 are trapped to Undefined mode.
- If HDRC.TDA==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, write accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If MDSCR_EL1.TDCC==1, write accesses to this register from EL0 are trapped to EL1.

Note

Write accesses to this register are not trapped in Debug state.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGDTRTXint is architecturally mapped to AArch64 System register DBGDTRTX_EL0.

AArch32 System register DBGDTRTXint is architecturally mapped to External register DBGDTRTX_EL0.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

Attributes

DBGDTRTXint is a 32-bit register.
Field descriptions

The DBGDTRTXint bit assignments are:

<table>
<thead>
<tr>
<th>Bit Index</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Return DTRTX</td>
</tr>
</tbody>
</table>

Bits [31:0]

Return DTRTX.
If TXfull is set to 0, then writes of this register update the value in DTRTX and set TXfull to 1.
For the full behavior of the Debug Communications Channel, see Chapter H4 The Debug Communication Channel and Instruction Transfer Register.
This field resets to a value that is architecturally UNKNOWN.

Accessing the DBGDTRTXint:

To access the DBGDTRTXint:
MCR p14,0,<Rt>,c0,c5,0 ; Write Rt to DBGDTRTXint
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.3.20  DBGOSDLR, Debug OS Double Lock Register

The DBGOSDLR characteristics are:

**Purpose**

Locks out the external debug interface.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDOSA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDOSA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDOSA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGOSDLR is architecturally mapped to AArch64 System register OSDLR_EL1.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

DBGOSDLR is a 32-bit register.

**Field descriptions**

The DBGOSDLR bit assignments are:
Bits [31:1]

Reserved, RES0.

DLK, bit [0]

OS Double Lock control bit. Possible values are:

0   OS Double Lock unlocked.
1   OS Double Lock locked, if DBGPRCR.CORENPDRQ (Core no powerdown request) bit is set to 0 and the PE is in Non-debug state.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the DBGOSDLR:

To access the DBGOSDLR:

MRC p14,0,<Rt>,c1,c3,4 ; Read DBGOSDLR into Rt
MCR p14,0,<Rt>,c1,c3,4 ; Write Rt to DBGOSDLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0001</td>
<td>0011</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.3.21  DBGOSECCR, Debug OS Lock Exception Catch Control Register

The DBGOSECCR characteristics are:

**Purpose**

Provides a mechanism for an operating system to access the contents of EDECCR that are otherwise invisible to software, so it can save/restore the contents of EDECCR over powerdown on behalf of the external debugger.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HPCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGOSECCR is architecturally mapped to AArch64 System register OSECCR_EL1.

AArch32 System register DBGOSECCR is architecturally mapped to External register EDECCR.

If OSLSR.OSLK == 0 then DBGOSECCR returns an **UNKNOWN** value on reads and ignores writes.

**Attributes**

DBGOSECCR is a 32-bit register.

**Field descriptions**

The DBGOSECCR bit assignments are:

**When OSLSR.OSLK==1:**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EDECCR</td>
</tr>
</tbody>
</table>
EDECCR, bits [31:0]

Used for save/restore to EDECCR over powerdown.

Accessing the DBGOSECCR:

To access the DBGOSECCR:

MRC p14, 0, <Rt>, c0, c6, 2 ; Read DBGOSECCR into Rt
MCR p14, 0, <Rt>, c0, c6, 2 ; Write Rt to DBGOSECCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0110</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.3.22 DBGOSLAR, Debug OS Lock Access Register

The DBGOSLAR characteristics are:

**Purpose**

Provides a lock for the debug registers. The OS lock also disables some Software debug events.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDOSA==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDOSA==1, Non-secure write accesses to this register from EL1 are trapped to EL2 using AArch64.
- If MDCR_EL3.TDOSA==1, write accesses to this register from EL1 and EL2 are trapped to EL3 using AArch64.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGOSLAR is architecturally mapped to AArch64 System register OSLAR_EL1.

AArch32 System register DBGOSLAR is architecturally mapped to External register OSLAR_EL1.

**Attributes**

DBGOSLAR is a 32-bit register.

**Field descriptions**

The DBGOSLAR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>OS Lock Access</td>
</tr>
</tbody>
</table>
Bits [31:0]

OS Lock Access. Writing the value $0xC5ACCE55$ to the DBGOSLAR sets the OS lock to 1. Writing any other value sets the OS lock to 0.

Use DBGOSLSR.OSLK to check the current status of the lock.

**Accessing the DBGOSLAR:**

To access the DBGOSLAR:

```
MCR p14,0,<Rt>,cl,c0,4 ; Write Rt to DBGOSLAR
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0001</td>
<td>0000</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.3.23 DBGOSLSR, Debug OS Lock Status Register

The DBGOSLSR characteristics are:

**Purpose**

Provides status information for the OS lock.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDOSA==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDOSA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDOSA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGOSLSR is architecturally mapped to AArch64 System register OSLSR_EL1.

The OS lock status is also visible in the external debug interface through EDPRSR.

This register is in the Cold reset domain. Some or all RW fields of this register have defined reset values. On a Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGOSLSR is a 32-bit register.

**Field descriptions**

The DBGOSLSR bit assignments are:
Bits [31:4]

Reserved, RES0.

OSLM[1], bit [3]

See below for description of the OSLM field.

nTT, bit [2]

Not 32-bit access. This bit is always RAZ. It indicates that a 32-bit access is needed to write the key to the OS Lock Access Register.

OSLK, bit [1]

OS Lock Status. The possible values are:

0 OS lock unlocked.
1 OS lock locked.

The OS lock is locked and unlocked by writing to the OS Lock Access Register.

When this register has an architecturally-defined reset value, this field resets to 1.

OSLM[0], bit [0]

OS lock model implemented. Identifies the form of OS save and restore mechanism implemented. In ARMv8 these bits are as follows:

10 OS lock implemented. DBGOSSRR not implemented.
All other values are reserved.

Accessing the DBGOSLSR:

To access the DBGOSLSR:

MRC p14,0,<Rt>,c1,c1,4 ; Read DBGOSLSR into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0001</td>
<td>0001</td>
<td>100</td>
</tr>
</tbody>
</table>
**G6.3.24 DBGPRCR, Debug Power Control Register**

The DBGPRCR characteristics are:

**Purpose**

Controls behavior of the PE on powerdown request.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDOSA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDOSA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDOSA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGPRCR is architecturally mapped to AArch64 System register DBGPRCR_EL1.

Bit [0] of this register is mapped to EDPRCR.CORENPDROQ, bit [0] of the external view of this register.

The other bits in these registers are not mapped to each other.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGPRCR is a 32-bit register.

**Field descriptions**

The DBGPRCR bit assignments are:
Bits [31:1]

Reserved, RES0.

CORENPDRQ, bit [0]

Core no powerdown request. Requests emulation of powerdown. Possible values of this bit are:

0 If the system responds to a powerdown request, it powers down Core power domain.
1 If the system responds to a powerdown request, it does not powerdown the Core power domain, but instead emulates a powerdown of that domain.

Writes to this bit are permitted regardless of the state of the IMPLEMENTATION DEFINED authentication interface. This means that a debugger can request Core no powerdown regardless of whether invasive debug is permitted.

It is IMPLEMENTATION DEFINED whether this bit is reset to the value of EDPRCR.COREPURQ on exit from an IMPLEMENTATION DEFINED software-visible retention state.

Accessing the DBGPRCR:

To access the DBGPRCR:

MRC p14,0,<Rt>,c1,c4,4 ; Read DBGPRCR into Rt
MCR p14,0,<Rt>,c1,c4,4 ; Write Rt to DBGPRCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0001</td>
<td>0100</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.3.25  DBGVCRR, Debug Vector Catch Register

The DBGVCRR characteristics are:

**Purpose**

Controls Vector Catch debug events.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGVCRR is architecturally mapped to AArch64 System register DBGVCRR32_EL2.

This register is required in all implementations.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

DBGVCRR is a 32-bit register.

**Field descriptions**

The DBGVCRR bit assignments are:
When EL3 implemented and using AArch32:

NSF, bit [31]
FIQ vector catch enable in Non-secure state.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally **UNKNOWN**.

NSI, bit [30]
IRQ vector catch enable in Non-secure state.
The exception vector offset is 0x18.
This field resets to a value that is architecturally **UNKNOWN**.

Bit [29]
Reserved, RES0.

NSD, bit [28]
Data Abort vector catch enable in Non-secure state.
The exception vector offset is 0x10.
This field resets to a value that is architecturally **UNKNOWN**.

NSP, bit [27]
Prefetch Abort vector catch enable in Non-secure state.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally **UNKNOWN**.

NSS, bit [26]
Supervisor Call (SVC) vector catch enable in Non-secure state.
The exception vector offset is 0x08.
This field resets to a value that is architecturally **UNKNOWN**.

NSU, bit [25]
Undefined Instruction vector catch enable in Non-secure state.
The exception vector offset is 0x04.
This field resets to a value that is architecturally **UNKNOWN**.

Bits [24:16]
Reserved, RES0.
MF, bit [15]
FIQ vector catch enable in Monitor mode.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

MI, bit [14]
IRQ vector catch enable in Monitor mode.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

Bit [13]
Reserved, RES0.

MD, bit [12]
Data Abort vector catch enable in Monitor mode.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

MP, bit [11]
Prefetch Abort vector catch enable in Monitor mode.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally UNKNOWN.

MS, bit [10]
Secure Monitor Call (SMC) vector catch enable in Monitor mode.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

Bits [9:8]
Reserved, RES0.

SF, bit [7]
FIQ vector catch enable in Secure state.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

SI, bit [6]
IRQ vector catch enable in Secure state.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

Bit [5]
Reserved, RES0.

SD, bit [4]
Data Abort vector catch enable in Secure state.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

SP, bit [3]
Prefetch Abort vector catch enable in Secure state.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally UNKNOWN.

**SS, bit [2]**

Supervisor Call (SVC) vector catch enable in Secure state.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

**SU, bit [1]**

Undefined Instruction vector catch enable in Secure state.
The exception vector offset is 0x04.
This field resets to a value that is architecturally UNKNOWN.

**Bit [0]**

Reserved, RES0.

When **EL3 implemented and using AArch64:**

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24</th>
<th>8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>NSF</td>
<td>SI</td>
</tr>
</tbody>
</table>

**NSF, bit [31]**

FIQ vector catch enable in Non-secure state.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

**NSI, bit [30]**

IRQ vector catch enable in Non-secure state.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

**Bit [29]**

Reserved, RES0.

**NSD, bit [28]**

Data Abort vector catch enable in Non-secure state.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

**NSP, bit [27]**

Prefetch Abort vector catch enable in Non-secure state.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally UNKNOWN.
NSS, bit [26]
Supervisor Call (SVC) vector catch enable in Non-secure state.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

NSU, bit [25]
Undefined Instruction vector catch enable in Non-secure state.
The exception vector offset is 0x04.
This field resets to a value that is architecturally UNKNOWN.

Bits [24:8]
Reserved, RES0.

SF, bit [7]
FIQ vector catch enable in Secure state.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

SI, bit [6]
IRQ vector catch enable in Secure state.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

Bit [5]
Reserved, RES0.

SD, bit [4]
Data Abort vector catch enable in Secure state.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

SP, bit [3]
Prefetch Abort vector catch enable in Secure state.
The exception vector offset is 0x0C.
This field resets to a value that is architecturally UNKNOWN.

SS, bit [2]
Supervisor Call (SVC) vector catch enable in Secure state.
The exception vector offset is 0x08.
This field resets to a value that is architecturally UNKNOWN.

SU, bit [1]
Undefined Instruction vector catch enable in Secure state.
The exception vector offset is 0x04.
This field resets to a value that is architecturally UNKNOWN.

Bit [0]
Reserved, RES0.
When EL3 not implemented:

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>I</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D</td>
<td>P</td>
<td>S</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>U</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:8]

Reserved, RES0.

F, bit [7]

FIQ vector catch enable.
The exception vector offset is 0x1C.
This field resets to a value that is architecturally UNKNOWN.

I, bit [6]

IRQ vector catch enable.
The exception vector offset is 0x18.
This field resets to a value that is architecturally UNKNOWN.

Bit [5]

Reserved, RES0.

D, bit [4]

Data Abort vector catch enable.
The exception vector offset is 0x10.
This field resets to a value that is architecturally UNKNOWN.

P, bit [3]

Prefetch Abort vector catch enable.
The exception vector offset 0x0C.
This field resets to a value that is architecturally UNKNOWN.

S, bit [2]

Supervisor Call (SVC) vector catch enable.
The exception vector offset 0x08.
This field resets to a value that is architecturally UNKNOWN.

U, bit [1]

Undefined Instruction vector catch enable.
The exception vector offset 0x04.
This field resets to a value that is architecturally UNKNOWN.

Bit [0]

Reserved, RES0.

Accessing the DBGVCR:

To access the DBGVCR:
MRC p14,0,<Rt>,c0,c7,0 ; Read DBGVCR into Rt
MCR p14,0,<Rt>,c0,c7,0 ; Write Rt to DBGVCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
### G6.3.26 DBGWCR<\(n\)> , Debug Watchpoint Control Registers, \(n = 0 - 15\)

The DBGWCR<\(n\)> characteristics are:

#### Purpose

Holds control information for a watchpoint. Forms watchpoint \(n\) together with value register DBGWVR<\(n\)>.

#### Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

#### Traps and Enables

For a description of the prioritization of any generated exceptions, see

- Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state.
- Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state.
- Software Access debug event on page H3-4903 for accesses to this register taken to Debug state.

Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, DBGOSLSR.OSLK==0, and halting is allowed, EL1 and EL2 accesses to this register generate a Software Access debug event.

#### Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGWCR<\(n\)> is architecturally mapped to AArch64 System register DBGWCR<\(n\)>_EL1.

AArch32 System register DBGWCR<\(n\)> is architecturally mapped to External register DBGWCR<\(n\)>_EL1.

If breakpoint \(n\) is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

#### Attributes

DBGWCR<\(n\)> is a 32-bit register.
Field descriptions

The DBGWCR<n> bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RESERVED</td>
</tr>
<tr>
<td>29</td>
<td>RESERVED</td>
</tr>
<tr>
<td>28</td>
<td>MASK</td>
</tr>
<tr>
<td>24</td>
<td>RESERVED</td>
</tr>
<tr>
<td>23</td>
<td>RESERVED</td>
</tr>
<tr>
<td>21</td>
<td>LBN</td>
</tr>
<tr>
<td>19</td>
<td>SSC</td>
</tr>
<tr>
<td>16</td>
<td>RESERVED</td>
</tr>
<tr>
<td>15</td>
<td>BAS</td>
</tr>
<tr>
<td>13</td>
<td>LSC</td>
</tr>
<tr>
<td>12</td>
<td>RESERVED</td>
</tr>
<tr>
<td>5</td>
<td>RESERVED</td>
</tr>
<tr>
<td>4</td>
<td>RESERVED</td>
</tr>
<tr>
<td>3</td>
<td>RESERVED</td>
</tr>
<tr>
<td>2</td>
<td>RESERVED</td>
</tr>
<tr>
<td>1</td>
<td>RESERVED</td>
</tr>
<tr>
<td>0</td>
<td>RESERVED</td>
</tr>
</tbody>
</table>

When the E field is zero, all the other fields in the register are ignored.

Bits [31:29]

Reserved, RES0.

MASK, bits [28:24]

Address mask. Only objects up to 2GB can be watched using a single mask.

- 00000: No mask.
- 00001: Reserved.
- 00010: Reserved.

If programmed with a reserved value, a watchpoint must behave as if either:

- MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGWCRn_EL1.
- The watchpoint is disabled.

Software must not rely on this property because the behavior of reserved values might change in a future revision of the architecture.

Other values mask the corresponding number of address bits, from 0b00001 masking 3 address bits (0x00000007 mask for address) to 0b11111 masking 31 address bits (0x7FFFFFFF mask for address).

This field resets to a value that is architecturally UNKNOWN.

Bits [23:21]

Reserved, RES0.

WT, bit [20]

Watchpoint type. Possible values are:

- 0: Unlinked data address match.
- 1: Linked data address match.

This field resets to a value that is architecturally UNKNOWN.

LBN, bits [19:16]

Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.

This field resets to a value that is architecturally UNKNOWN.

SSC, bits [15:14]

Security state control. Determines the Security states under which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields, see *Execution conditions for which a watchpoint generates Watchpoint exceptions* on page G2-3964.

This field resets to a value that is architecturally UNKNOWN.
HMC, bit [13]

Higher mode control. Determines the debug perspective for deciding when a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields, see Execution conditions for which a watchpoint generates Watchpoint exceptions on page G2-3964.

This field resets to a value that is architecturally UNKNOWN.

BAS, bits [12:5]

Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by DBGWVR<\n> is being watched.

<table>
<thead>
<tr>
<th>BAS</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxxxxx1</td>
<td>Match byte at DBGWVR&lt;\n&gt;</td>
</tr>
<tr>
<td>xxxxxx1x</td>
<td>Match byte at DBGWVR&lt;\n&gt;+1</td>
</tr>
<tr>
<td>xxxxx1xx</td>
<td>Match byte at DBGWVR&lt;\n&gt;+2</td>
</tr>
<tr>
<td>xxx1xxx</td>
<td>Match byte at DBGWVR&lt;\n&gt;+3</td>
</tr>
</tbody>
</table>

In cases where DBGWVR<\n> addresses a double-word:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Description, if DBGWVR&lt;\n&gt;[2] == 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxlxxxx</td>
<td>Match byte at DBGWVR&lt;\n&gt;+4</td>
</tr>
<tr>
<td>xx1xxxxx</td>
<td>Match byte at DBGWVR&lt;\n&gt;+5</td>
</tr>
<tr>
<td>x1xxxxxx</td>
<td>Match byte at DBGWVR&lt;\n&gt;+6</td>
</tr>
<tr>
<td>lxxxxxxx</td>
<td>Match byte at DBGWVR&lt;\n&gt;+7</td>
</tr>
</tbody>
</table>


The valid values for BAS are non-zero binary numbers all of whose set bits are contiguous. All other values are reserved and must not be used by software. See Reserved DBGWCR<\n>.BAS values on page G2-3972

This field resets to a value that is architecturally UNKNOWN.

LSC, bits [4:3]

Load/store control. This field enables watchpoint matching on the type of access being made.

Possible values of this field are:

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Match instructions that load from a watchpointed address.</td>
</tr>
<tr>
<td>1</td>
<td>Match instructions that store to a watchpointed address.</td>
</tr>
<tr>
<td>1</td>
<td>Match instructions that load from or store to a watchpointed address.</td>
</tr>
</tbody>
</table>

All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

This field resets to a value that is architecturally UNKNOWN.
PAC, bits [2:1]
Privilege of access control. Determines the Exception level or levels at which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields, see *Execution conditions for which a watchpoint generates Watchpoint exceptions* on page G2-3964.

This field resets to a value that is architecturally UNKNOWN.

E, bit [0]
Enable watchpoint n. Possible values are:
0 Watchpoint disabled.
1 Watchpoint enabled.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGWCR<n>:**

To access the DBGWCR<n>:

MRC p14,0,<Rt>,c0,<CRm>,7 ; Read DBGWCR<n> into Rt, where n is in the range 0 to 15
MCR p14,0,<Rt>,c0,<CRm>,7 ; Write Rt to DBGWCR<n>, where n is in the range 0 to 15

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>000</td>
<td>n&lt;3:0&gt;</td>
<td>111</td>
</tr>
</tbody>
</table>
G6.3.27  DBGWFAR, Debug Watchpoint Fault Address Register

The DBGWFAR characteristics are:

Purpose

Previously returned information about the address of the instruction that accessed a watchpointed address. Is now deprecated and RES0.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

Attributes

DBGWFAR is a 32-bit register.

Field descriptions

The DBGWFAR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | RES0 |

Bits [31:0]

Reserved, RES0.

Accessing the DBGWFAR:

To access the DBGWFAR:

MRC p14,0,<Rt>,c0,c6,0 ; Read DBGWFAR into Rt
MCR p14,0,<Rt>,c0,c6,0 ; Write Rt to DBGWFAR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>0110</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.3.28 **DBGWVR<n>, Debug Watchpoint Value Registers, n = 0 - 15**

The DBGWVR<n> characteristics are:

**Purpose**

Holds a data address value for use in watchpoint matching. Forms watchpoint n together with control register DBGWCR<n>.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see

- Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state.
- Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state.
- Software Access debug event on page H3-4903 for accesses to this register taken to Debug state.

Subject to the prioritization rules:

- If MDCR_EL2.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If EDSCR.TDA==1, DBGOSLSR.OSLK==0, and halting is allowed, EL1 and EL2 accesses to this register generate a Software Access debug event.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DBGWVR<n> is architecturally mapped to AArch64 System register DBGWVR<n>_EL1[31:0].

AArch32 System register DBGWVR<n> is architecturally mapped to External register DBGWVR<n>_EL1[31:0].

If breakpoint n is not implemented then this register is unallocated.

This register is in the Cold reset domain. On a Cold reset RW fields in this register reset to architecturally UNKNOWN values. The register is not affected by a Warm reset.

**Attributes**

DBGWVR<n> is a 32-bit register.

**Field descriptions**

The DBGWVR<n> bit assignments are:
VA, bits [31:2]

Bits[31:2] of the address value for comparison.


This field resets to a value that is architecturally `UNKNOWN`.

Bits [1:0]

Reserved, `RES0`.

Accessing the DBGWVR<n>:

To access the DBGWVR<n>:

```
MRC p14,0,<Rt>,c0,<CRm>,6 ; Read DBGWVR<n> into Rt, where n is in the range 0 to 15
MCR p14,0,<Rt>,c0,<CRm>,6 ; Write Rt to DBGWVR<n>, where n is in the range 0 to 15
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>0000</td>
<td>n&lt;3:0&gt;</td>
<td>110</td>
</tr>
</tbody>
</table>
G6.3.29 DLR, Debug Link Register

The DLR characteristics are:

**Purpose**

In Debug state, holds the address to restart from.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access to this register is from Debug state only. During normal execution this register is unallocated.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DLR is architecturally mapped to AArch64 System register DLR_EL0[31:0].

**Attributes**

DLR is a 32-bit register.

**Field descriptions**

The DLR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Restart address</td>
</tr>
</tbody>
</table>

**Accessing the DLR:**

To access the DLR:

MRC p15,3,<Rt>,c4,c5,1 ; Read DLR into Rt
MCR p15,3,<Rt>,c4,c5,1 ; Write Rt to DLR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>011</td>
<td>0100</td>
<td>0101</td>
<td>001</td>
</tr>
</tbody>
</table>
DSPSR, Debug Saved Program Status Register

The DSPSR characteristics are:

**Purpose**

Holds the saved process state on entry to Debug state.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access to this register is from Debug state only. During normal execution this register is unallocated.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DSPSR is architecturally mapped to AArch64 System register DSPSR_EL0.

**Attributes**

DSPSR is a 32-bit register.

**Field descriptions**

The DSPSR bit assignments are:

*When entering Debug state from AArch32 and exiting Debug state to AArch32:*

- **N**, bit [31]
  - Set to the value of CPSR.N on entering Debug state, and copied to CPSR.N on exiting Debug state.

- **Z**, bit [30]
  - Set to the value of CPSR.Z on entering Debug state, and copied to CPSR.Z on exiting Debug state.
C, bit [29]
Set to the value of CPSR.C on entering Debug state, and copied to CPSR.C on exiting Debug state.

V, bit [28]
Set to the value of CPSR.V on entering Debug state, and copied to CPSR.V on exiting Debug state.

Q, bit [27]
Set to the value of CPSR.Q on entering Debug state, and copied to CPSR.Q on exiting Debug state.

IT[1:0], bits [26:25]
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.

J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. ARMv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.

Bits [23:22]
Reserved, RES0.

SS, bit [21]
Software step. Shows the value of PSTATE.SS immediately before Debug state was entered.

IL, bit [20]
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before Debug state was entered.

GE, bits [19:16]
Greater than or Equal flags, for parallel addition and subtraction.

IT[7:2], bits [15:10]
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
- IT[7:5] holds the base condition for the IT block. The base condition is the top 3 bits of the condition code specified by the first condition field of the IT instruction.
- IT[4:0] encodes the size of the IT block, which is the number of instructions that are to be conditionally executed, by the position of the least significant 1 in this field. It also encodes the value of the least significant bit of the condition code for each instruction in the block.

The IT field is 0b00000000 when no IT block is active.

E, bit [9]
Endianness state bit. Controls the load and store endianness for data accesses:
0 Little-endian operation
1 Big-endian operation.

Instruction fetches ignore this bit.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.

If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.

If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.

Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
A, bit [8]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

I, bit [7]
IRQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

F, bit [6]
FIQ mask bit. The possible values of this bit are:
0 Exception not masked.
1 Exception masked.

T, bit [5]
T32 Instruction set state bit. Determines the AArch32 instruction set state that the Debug state entry was taken from. Possible values of this bit are:
0 Taken from A32 state.
1 Taken from T32 state.

M[4], bit [4]
Execution state that Debug state was entered from. Possible values of this bit are:
1 Exception taken from AArch32.

M[3:0], bits [3:0]
AArch32 mode that Debug state was entered from. The possible values are:

<table>
<thead>
<tr>
<th>M[3:0]</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0000</td>
<td>User</td>
</tr>
<tr>
<td>0b0001</td>
<td>FIQ</td>
</tr>
<tr>
<td>0b0010</td>
<td>IRQ</td>
</tr>
<tr>
<td>0b0011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0b0110</td>
<td>Monitor (only valid in Secure state, if EL3 is implemented and can use AArch32)</td>
</tr>
<tr>
<td>0b0111</td>
<td>Abort</td>
</tr>
<tr>
<td>0b1010</td>
<td>Hyp</td>
</tr>
<tr>
<td>0b1011</td>
<td>Undefined</td>
</tr>
<tr>
<td>0b1111</td>
<td>System</td>
</tr>
</tbody>
</table>

Other values are reserved. The effect of programming this field to a Reserved value is that behavior is constrained unpredictable, as described in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

Accessing the DSPSR:
To access the DSPSR:

MRC p15,3,<Rt>,c4,c5,0; Read DSPSR into Rt
MCR p15,3,<Rt>,c4,c5,0 ; Write Rt to DSPSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>011</td>
<td>0100</td>
<td>0101</td>
<td>000</td>
</tr>
</tbody>
</table>
HDCR, Hyp Debug Control Register

The HDCR characteristics are:

**Purpose**

Controls the trapping to Hyp mode of Non-secure accesses, at EL1 or lower, to functions provided by the debug and trace architectures and the Performance Monitors Extension.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TDA==1, accesses to this register from EL2 are trapped to EL3 using AArch64.

**Configurations**

AArch32 System register HDCR is architecturally mapped to AArch64 System register MDCR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

HDCR is a 32-bit register.

**Field descriptions**

The HDCR bit assignments are:
Bits [31:12]

Reserved, RES0.

TDRA, bit [11]

Trap Debug ROM Address register access. Traps Non-secure EL0 and EL1 System register accesses to the Debug ROM registers to Hyp mode.

0  Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are not trapped to Hyp mode.

1  Non-secure EL0 and EL1 System register accesses to the DBGDRAR or DBGDSAR are trapped to Hyp mode.

If HCR.TGE or HDCR.TDE is 1, behavior is as if this bit is 1 other than for the purpose of a direct read.

When this register has an architecturally-defined reset value, this field resets to 0.

TDOSA, bit [10]

Trap debug OS-related register access. Traps Non-secure EL1 System register accesses to the powerdown debug registers to Hyp mode.

0  Non-secure EL1 System register accesses to the powerdown debug registers are not trapped to Hyp mode.

1  Non-secure EL1 System register accesses to the powerdown debug registers are trapped to Hyp mode.

The registers for which accesses are trapped are as follows:

- **DBGOSLSR, DBGOSLAR, DBGOSDLSR, and the DBGPRCR.**
- Any IMPLEMENTATION DEFINED register with similar functionality that the implementation specifies as trapped by this bit.

---

**Note**

These registers are not accessible at EL0.

---

If HCR.TGE or HDCR.TDE is 1, behavior is as if this bit is 1 other than for the purpose of a direct read.

When this register has an architecturally-defined reset value, this field resets to 0.

TDA, bit [9]

Trap debug access. Traps Non-secure EL0 and EL1 System register accesses to those debug System registers in the (coproc==1110) encoding space that are not trapped by either of the following:

- **HDCR.TDRA.**
- **HDCR.TDOSA.**

0  Has no effect on System register accesses to the debug registers.
Non-secure EL0 or EL1 System register accesses to the debug registers, other than the 
registers trapped by HDCR.TDRA and HDCR.TDOSA, are trapped to Hyp mode.

Traps of AArch32 accesses to DBGDTRRXint and DBGDTRTXint are ignored in Debug state.
If HCR.TGE or HDCR.TDE is 1, behavior is as if this bit is 1 other than for the purpose of a direct 
read.
When this register has an architecturally-defined reset value, this field resets to 0.

TDE, bit [8]
Trap Debug exceptions. The possible values of this bit are:
0  This control has no effect on the routing of debug exceptions, and has no effect on 
Non-secure accesses to debug registers.
1  In Non-secure state:
  •  Debug exceptions generated at EL1 or EL0 are routed to EL2.
  •  The HDCR.{TDRA, TDOSA, TDA} fields are treated as being 1 for all purposes 
other than returning the result of a direct read of the register.
When HCR.TGE == 1, the PE behaves as if the value of this field is 1 for all purposes other than 
returning the value of a direct read of the register.
When this register has an architecturally-defined reset value, this field resets to 0.

HPME, bit [7]
Hypervisor Performance Monitors Enable. The possible values of this bit are:
0  Hyp mode Performance Monitors disabled.
1  Hyp mode Performance Monitors enabled.
When the value of this bit is 1, the Performance Monitors counters that are reserved for use from 
Hyp mode or Secure state are enabled. For more information see the description of the HPMN field.
If the Performance Monitors Extension is not implemented, this field is RES0.
If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

TPM, bit [6]
Trap Performance Monitors accesses. Traps Non-secure EL0 and EL1 accesses to all Performance 
Monitors registers to Hyp mode.
0  Non-secure EL0 and EL1 accesses to all Performance Monitors registers are not trapped 
to Hyp mode.
1  Non-secure EL0 and EL1 accesses to all Performance Monitors registers are trapped to 
Hyp mode.

--- Note ---
EL2 does not provide traps on Performance Monitor register accesses through the optional 
memory-mapped external debug interface.

---
If the Performance Monitors Extension is not implemented, this field is RES0.
When this register has an architecturally-defined reset value, if this field is implemented as an RW 
field, it resets to 0.

TPMCR, bit [5]
Trap PMCR accesses. Traps Non-secure EL0 and EL1 accesses to the PMCR to Hyp mode.
0  Non-secure EL0 and EL1 accesses to the PMCR are not trapped to Hyp mode.
1  Non-secure EL0 and EL1 accesses to the PMCR are trapped to Hyp mode.
EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.

If the Performance Monitors Extension is not implemented, this field is RES0.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**HPMN, bits [4:0]**

Defines the number of Performance Monitors counters that are accessible from Non-secure EL1 modes, and from Non-secure EL0 modes if unprivileged access is enabled.

If the Performance Monitors Extension is not implemented, this field is RES0.

In Non-secure state, HPMN divides the Performance Monitors counters as follows. If software is accessing Performance Monitors counter n then, in Non-secure state:

- If n is in the range 0<=n<HPMN, the counter is accessible from EL1 and EL2, and from EL0 if unprivileged access to the counters is enabled. PMCR.E enables the operation of counters in this range.
- If n is in the range HPMN<=n<PMCR.N, the counter is accessible only from EL2 and from Secure state. HDCR.HPME enables the operation of counters in this range.

If this field is set to 0, or to a value larger than PMCR.N, then the following CONSTRAINED UNPREDICTABLE behavior applies:

- The value returned by a direct read of HDCR.HPMN is UNKNOWN.
- Either:
  - An UNKNOWN number of counters are reserved for EL2 use. That is, the PE behaves as if HDCR.HPMN is set to an UNKNOWN non-zero value less than PMCR.N.
  - All counters are reserved for EL2 use, meaning no counters are accessible from Non-secure EL1 and Non-secure EL0.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to the value of PMCR.N.

### Accessing the HDCR:

To access the HDCR:

- MRC p15,4,<Rt>,c1,c1,1 ; Read HDCR into Rt
- MCR p15,4,<Rt>,c1,c1,1 ; Write Rt to HDCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>0001</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.3.32 SDCR, Secure Debug Control Register

The SDCR characteristics are:

**Purpose**

When EL3 is implemented and can use AArch32, controls debug and performance monitors functionality in Secure state.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>Trap</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, any read or write to SDCR from Secure EL1 using AArch32 is trapped as an exception to EL3.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

This register is only accessible in Secure state.

AArch32 System register SDCR can be mapped to AArch64 System register MDCR_EL3, but this is not architecturally mandated.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

SDCR is a 32-bit register.

**Field descriptions**

The SDCR bit assignments are:
Bits [31:22]
Reserved, RES0.

**EPMAD, bit [21]**
External debug interface Performance Monitors registers disable. This disables access to these registers by an external debugger:

0 Access to Performance Monitors registers from external debugger is permitted.
1 Access to Performance Monitors registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface.

If the Performance Monitors Extension is not implemented or does not support external debug interface accesses this bit is RES0.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

**EDAD, bit [20]**
External debug interface breakpoint and watchpoint register access disable. This disables access to these registers by an external debugger:

0 Access to breakpoint and watchpoint registers from external debugger is permitted.
1 Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface.

When this register has an architecturally-defined reset value, this field resets to 0.

Bits [19:18]
Reserved, RES0.

**SPME, bit [17]**
Secure Performance Monitors enable. This allows event counting in Secure state:

0 Event counting prohibited in Secure state, unless overridden by the IMPLEMENTATION DEFINED authentication interface.
1 Event counting allowed in Secure state.

If the Performance Monitors Extension is not implemented, this field is RES0.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bit [16]**
Reserved, RES0.

**SPD, bits [15:14]**
AArch32 Secure privileged debug. Enables or disables debug exceptions from Secure state, other than Breakpoint Instruction exceptions. Valid values for this field are:

00 Legacy mode. Debug exceptions from Secure EL1 are enabled by the authentication interface.
Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled.

Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled.

Other values are reserved, and have the constrained unpredictable behavior that they must have the same behavior as 0b00. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

If debug exceptions from Secure EL1 are enabled, then debug exceptions from Secure EL0 are also enabled.

Otherwise, debug exceptions from Secure EL0 are enabled only if SDER32_EL3.SUIDEN == 1.

Ignored in Non-secure state. Debug exceptions from Breakpoint Instruction exceptions are always enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [13:0]**

Reserved, RES0.

**Accessing the SDCR:**

To access the SDCR:

MRC p15,0,<Rt>,c1,c3,1 ; Read SDCR into Rt
MCR p15,0,<Rt>,c1,c3,1 ; Write Rt to SDCR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>001</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.3.33 SDER, Secure Debug Enable Register

The SDER characteristics are:

**Purpose**

Controls invasive and non-invasive debug in the Secure EL0 mode.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816](#) for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64 state on page D1-1548](#) for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

This register is only accessible in Secure state.

AArch32 System register SDER is architecturally mapped to AArch64 System register SDER32_EL3.

If EL3 is not implemented and EL1 supports AArch32, SDER is implemented only if the implemented Security state is Secure state.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

SDER is a 32-bit register.

**Field descriptions**

The SDER bit assignments are:
Bits [31:2]

Reserved, RES0.

**SUNIDEN, bit [1]**

Secure User Non-Invasive Debug Enable:

- 0: Performance Monitors event counting prohibited in Secure EL0 unless allowed by MDCR_EL3.SPME, SDCR.SPME, or the IMPLEMENTATION DEFINED authentication interface ExternalSecureNoninvasiveDebugEnabled().
- 1: Performance Monitors event counting allowed in Secure EL0.

When this register has an architecturally-defined reset value, this field resets to 0.

**SUIDEN, bit [0]**

Secure User Invasive Debug Enable:

- 0: Debug exceptions other than Breakpoint Instruction exceptions from Secure EL0 are disabled, unless enabled by MDCR_EL3.SPD32 or SDCR.SPD.
- 1: Debug exceptions from Secure EL0 are enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the SDER:**

To access the SDER:

- MRC p15,0,<Rt>,c1,c1,1; Read SDER into Rt
- MCR p15,0,<Rt>,c1,c1,1; Write Rt to SDER

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>0001</td>
<td>0001</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.4 Performance Monitors registers

This section lists the Performance Monitors registers in AArch32.
G6.4.1 PMCCFILTR, Performance Monitors Cycle Count Filter Register

The PMCCFILTR characteristics are:

**Purpose**

Determines the modes in which the Cycle Counter, PMCCNTR, increments.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

PMCCFILTR can also be accessed by using PMXEVTYPE with PMSELR.SEL set to 0b11111.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMCCFILTR is architecturally mapped to AArch64 System register PMCCFILTR_EL0.

AArch32 System register PMCCFILTR is architecturally mapped to External register PMCCFILTR_EL0.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMCCFILTR is a 32-bit register.

**Field descriptions**

The PMCCFILTR bit assignments are:
P, bit [31]
Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are:

0  Count cycles in EL1.
1  Do not count cycles in EL1.

When this register has an architecturally-defined reset value, this field resets to 0.

U, bit [30]
User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are:

0  Count cycles in EL0.
1  Do not count cycles in EL0.

When this register has an architecturally-defined reset value, this field resets to 0.

NSK, bit [29]
Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.

If the value of this bit is equal to the value of P, cycles in Non-secure EL1 are counted.
Otherwise, cycles in Non-secure EL1 are not counted.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

NSU, bit [28]
Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.

If the value of this bit is equal to the value of U, cycles in Non-secure EL0 are counted.
Otherwise, cycles in Non-secure EL0 are not counted.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

NSH, bit [27]
Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.

0  Do not count cycles in EL2.
1  Count cycles in EL2.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.

Bits [26:0]
Reserved, RES0.
Accessing the PMCCFILTR:

To access the PMCCFILTR:

MRC p15,0,<Rt>,c14,c15,7 ; Read PMCCFILTR into Rt
MCR p15,0,<Rt>,c14,c15,7 ; Write Rt to PMCCFILTR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>1111</td>
<td>111</td>
</tr>
</tbody>
</table>

PMCCFILTR can also be accessed by using PMXEVTYPER with PMSEL.R.SEL set to 0b11111.
G6.4.2 PMCCNTR, Performance Monitors Cycle Count Register

The PMCCNTR characteristics are:

**Purpose**

Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See Time as measured by the Performance Monitors cycle counter on page D5-1835 for more information. PMCCFILTR determines the modes and states in which the PMCCNTR can increment.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

The PMCR.\{LC, D\} bits configure whether PMCCNTR increments every clock cycle, or once every 64 clock cycles.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If \texttt{HDCR.TPM}==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If \texttt{MDCR\_EL2.TPM}==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If \texttt{MDCR\_EL3.TPM}==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If \texttt{HSTR.T9}==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If \texttt{HSTR\_EL2.T9}==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If \texttt{PMUSERENR.CR==0}, and \texttt{PMUSERENR.EN==0}, read accesses to this register from EL0 are trapped to Undefined mode.
- If \texttt{PMUSERENR\_EL0.CR==0}, and \texttt{PMUSERENR\_EL0.EN==0}, read accesses to this register from EL0 are trapped to EL1.
- If \texttt{PMUSERENR.EN==0}, write accesses to this register from EL0 are trapped to Undefined mode.
- If \texttt{PMUSERENR\_EL0.EN==0}, write accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMCCNTR is architecturally mapped to AArch64 System register PMCCNTR\_EL0.
AArch32 System register PMCCNTR is architecturally mapped to External register PMCCNTR_EL0.

All counters are subject to any changes in clock frequency, including clock stopping caused by the WFI and WFE instructions. This means that it is CONSTRAINED UNPREDICTABLE whether or not PMCCNTR continues to increment when clocks are stopped by WFI and WFE instructions.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes
PMCCNTR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32].

Field descriptions
The PMCCNTR bit assignments are:

**When accessing as a 32-bit register:**

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CCNT</td>
</tr>
</tbody>
</table>

**CCNT, bits [31:0]**
Cycle count. Depending on the values of PMCR.{LC,D}, this field increments in one of the following ways:
- Every processor clock cycle.
- Every 64th processor clock cycle.

Writing 1 to PMCR.C sets this field to 0.

**When accessing as a 64-bit register:**

<table>
<thead>
<tr>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CCNT</td>
</tr>
</tbody>
</table>

**CCNT, bits [63:0]**
Cycle count. Depending on the values of PMCR.{LC,D}, this field increments in one of the following ways:
- Every processor clock cycle.
- Every 64th processor clock cycle.

Writing 1 to PMCR.C sets this field to 0.

**Accessing the PMCCNTR:**
To access the PMCCNTR when accessing as a 32-bit register:

MRC p15,0,<Rt>,c9,c13,0 ; Read PMCCNTR[31:0] into Rt
MCR p15,0,<Rt>,c9,c13,0 ; Write Rt to PMCCNTR[31:0]. PMCCNTR[63:32] are unchanged
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1101</td>
<td>000</td>
</tr>
</tbody>
</table>

To access the PMCCNTR when accessing as a 64-bit register:

```
MRRC p15,0,<Rt>,<Rt2>,c9 ; Read PMCCNTR[31:0] into Rt and PMCCNTR[63:32] into Rt2
MCRR p15,0,<Rt>,<Rt2>,c9 ; Write Rt to PMCCNTR[31:0] and Rt2 to PMCCNTR[63:32]
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0000</td>
<td>1001</td>
</tr>
</tbody>
</table>
G6.4.3 PMCEID0, Performance Monitors Common Event Identification register 0

The PMCEID0 characteristics are:

**Purpose**

Defines which common architectural and common microarchitectural feature events in the range 0x000 to 0x01F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, read accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMCEID0 is architecturally mapped to AArch64 System register PMCEID0_EL0[31:0].

AArch32 System register PMCEID0 is architecturally mapped to External register PMCEID0[31:0].

**Attributes**

PMCEID0 is a 32-bit register.
Field descriptions

The PMCEID0 bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID[31:0]</td>
<td>0</td>
<td>The common event is not implemented.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>The common event is implemented.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits that map to reserved event numbers are reserved to identify events that might be defined in future revisions to the architecture.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Events that do not require additional features in the PMU can be defined retrospectively, meaning that they can be implemented as part of a PMUv3 implementation.</td>
</tr>
</tbody>
</table>

Accessing the PMCEID0:

To access the PMCEID0:

MRC p15,0,<Rt>,c9,c12,6 ; Read PMCEID0 into Rt

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>110</td>
</tr>
</tbody>
</table>
G6.4.4 PMCEID1, Performance Monitors Common Event Identification register 1

The PMCEID1 characteristics are:

**Purpose**

Defines which common architectural and common microarchitectural feature events in the range 0x020 to 0x03F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, read accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, read accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMCEID1 is architecturally mapped to AArch64 System register PMCEID1_EL0[31:0].

AArch32 System register PMCEID1 is architecturally mapped to External register PMCEID1[31:0].

**Attributes**

PMCEID1 is a 32-bit register.
Field descriptions

The PMCEID1 bit assignments are:

<table>
<thead>
<tr>
<th>ID[63:32]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

ID[63:32], bits [31:0]

PMCEID1[n] maps to event (n + 32). For a list of event numbers and descriptions, see Events, event numbers, and mnemonics on page D5-1848.

For each bit:

- 0: The common event is not implemented.
- 1: The common event is implemented.

Bits that map to reserved event numbers are reserved to identify events that might be defined in future revisions to the architecture.

Events that do not require additional features in the PMU can be defined retrospectively, meaning that they can be implemented as part of a PMUv3 implementation.

Accessing the PMCEID1:

To access the PMCEID1:

```
MRC p15,0,<Rt>,c9,c12,7 ; Read PMCEID1 into Rt
```

Register access is encoded as follows:

```
coproc  opc1  CRn   CRm   opc2
   1111   000   1001  1100  111
```
G6.4.5 PMCNTENCLR, Performance Monitors Count Enable Clear register

The PMCNTENCLR characteristics are:

**Purpose**

Disables the Cycle Count Register, PMCCNTR, and any implemented event counters PMEVCNTR<n>. Reading this register shows which counters are enabled.

PMCNTENCLR is used in conjunction with the PMCNTENSET register.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR.HPMN or MDCR_EL2.HPMN can change the behavior of accesses to PMCNTENCLR. See the description of the P<n> bit.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMCNTENCLR is architecturally mapped to AArch64 System register PMCNTENCLR_EL0.

AArch32 System register PMCNTENCLR is architecturally mapped to External register PMCNTENCLR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMCNTENCLR is a 32-bit register.
Field descriptions

The PMCNTENCLR bit assignments are:

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>PM&lt;n&gt;, bit [n]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR disable bit. Disables the cycle counter register. Possible values are:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>When read, means the cycle counter is disabled. When written, has no effect.</td>
</tr>
<tr>
<td>1</td>
<td>When read, means the cycle counter is enabled. When written, disables the cycle counter.</td>
</tr>
</tbody>
</table>

PM<n>, bit [n], for n = 0 to 30

Event counter disable bit for PMEVCNTR<n>.

Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN if EL2 is using AArch64 or in HDCR.HPMN if EL2 is using AArch32. Otherwise, N is the value in PMCR.N.

Possible values of each bit are:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>When read, means that PMEVCNTR&lt;n&gt; is disabled. When written, has no effect.</td>
</tr>
<tr>
<td>1</td>
<td>When read, means that PMEVCNTR&lt;n&gt; is enabled. When written, disables PMEVCNTR&lt;n&gt;.</td>
</tr>
</tbody>
</table>

Accessing the PMCNTENCLR:

To access the PMCNTENCLR:

MRC p15,0,<Rt>,c9,c12,2 ; Read PMCNTENCLR into Rt
MCR p15,0,<Rt>,c9,c12,2 ; Write Rt to PMCNTENCLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.4.6 PMCNTENSET, Performance Monitors Count Enable Set register

The PMCNTENSET characteristics are:

**Purpose**

Enables the Cycle Count Register, PMCCNTR, and any implemented event counters PMEVCNTR<n>. Reading this register shows which counters are enabled.

PMCNTENSET is used in conjunction with the PMCNTENCLR register.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR.HPMN can change the behavior of accesses to PMCNTENSET. See the description of the P<n> bit.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, accesses to this register from EL0 and EL1 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMCNTENSET is architecturally mapped to AArch64 System register PMCNTENSET_EL0.

AArch32 System register PMCNTENSET is architecturally mapped to External register PMCNTENSET_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.
Attributes

PMCNTENSET is a 32-bit register.

Field descriptions

The PMCNTENSET bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>P&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR enable bit. Enables the cycle counter register. Possible values are:

0  When read, means the cycle counter is disabled. When written, has no effect.
1  When read, means the cycle counter is enabled. When written, enables the cycle counter.

P<n>, bit [n], for n = 0 to 30

Event counter enable bit for PMEVCNTR<n>.

Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN, if EL2 is using AArch64 or in HDCR.HPMN if EL2 is using AArch32. Otherwise, N is the value in PMCR.N.

Possible values of each bit are:

0  When read, means that PMEVCNTR<n> is disabled. When written, has no effect.
1  When read, means that PMEVCNTR<n> event counter is enabled. When written, enables PMEVCNTR<n>.

Accessing the PMCNTENSET:

To access the PMCNTENSET:

MRC p15,0,<Rt>,c9,c12,1 ; Read PMCNTENSET into Rt
MCR p15,0,<Rt>,c9,c12,1 ; Write Rt to PMCNTENSET

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.4 Performance Monitors registers

G6.4.7 PMCR, Performance Monitors Control Register

The PMCR characteristics are:

Purpose

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HDCR.TMPCR==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TMPCR==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.
AArch32 System register PMCR is architecturally mapped to AArch64 System register PMCR_EL0.
AArch32 System register PMCR[6:0] is architecturally mapped to External register PMCR_EL0[6:0].
This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMCR is a 32-bit register.

Field descriptions

The PMCR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>16 15</th>
<th>11 10</th>
<th>7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP</td>
<td>IDCODE</td>
<td>N</td>
<td>RES0</td>
<td>LCOD P X D C P E</td>
</tr>
</tbody>
</table>

IMP, bits [31:24]
Implementer code. This field is RO with an IMPLEMENTATION DEFINED value.
The implementer codes are allocated by ARM. Values have the same interpretation as bits [31:24] of the MIDR.

IDCODE, bits [23:16]
Identification code. This field is RO with an IMPLEMENTATION DEFINED value.
Each implementer must maintain a list of identification codes that is specific to the implementer. A specific implementation is identified by the combination of the implementer code and the identification code.

N, bits [15:11]
Number of event counters. A RO field that indicates the number counters implemented. A value of 0b00000 in this field indicates that only the Cycle Count Register PMCCNTR is implemented.
The value of this field is the number of event counters implemented. This value is in the range of 0b00000, in which case only the PMCCNTR is implemented, to 0b11111, which indicates that the PMCCNTR and 31 event counters are implemented.
In an implementation that includes EL2, reads of this field from Non-secure EL1 and Non-secure EL0 return the value of HDCR.HPMN if EL2 is using AArch32, or the value of MDCR_EL2.HPMN if EL2 is using AArch64.

Bits [10:7]
Reserved, RES0.

LC, bit [6]
Long cycle counter enable. Determines which PMCCNTR bit generates an overflow recorded by PMOVSR[31].
0 Cycle counter overflow on increment that changes PMCCNTR[31] from 1 to 0.
1 Cycle counter overflow on increment that changes PMCCNTR[63] from 1 to 0.
ARM deprecates use of PMCR.LC = 0.
This field resets to a value that is architecturally UNKNOWN.

DP, bit [5]
Disable cycle counter when event counting is prohibited. The possible values of this bit are:
0 PMCCNTR, if enabled, counts when event counting is prohibited.
1 PMCCNTR does not count when event counting is prohibited.
Counting events is never prohibited in Non-secure state. However, there are some restrictions on
counting events in Secure state. For more information about the interaction between the
Performance Monitors and EL3, see Interaction with EL3 on page D5-1841.

If EL3 is not implemented, this field is RES0, otherwise it is an RW field.

When this register has an architecturally-defined reset value, if this field is implemented as an RW
field, it resets to 0.

**X, bit [4]**

Enable export of events in an IMPLEMENTATION DEFINED event stream. The possible values of this
bit are:

0 Do not export events.
1 Export events where not prohibited.

This field enables the exporting of events over an event bus to another device, for example to an
OPTIONAL trace macrocell. If the implementation does not include such an event bus then this field
is RAZ/WI, otherwise it is an RW field.

In an implementation that includes an event bus, no events are exported when counting is prohibited.

This field does not affect the generation of Performance Monitors overflow interrupt requests or
signaling to a cross-trigger interface (CTI) that can be implemented as signals exported from the PE.

When this register has an architecturally-defined reset value, if this field is implemented as an RW
field, it resets to 0.

**D, bit [3]**

Clock divider. The possible values of this bit are:

0 When enabled, PMCCNTR counts every clock cycle.
1 When enabled, PMCCNTR counts once every 64 clock cycles.

This bit is RW.

If PMCR.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.

ARM deprecates use of PMCR.D = 1.

When this register has an architecturally-defined reset value, this field resets to 0.

**C, bit [2]**

Cycle counter reset. This bit is WO. The effects of writing to this bit are:

0 No action.
1 Reset PMCCNTR to zero.

This bit is always RAZ.

Resetting PMCCNTR does not clear the PMCCNTR overflow bit to 0.

**P, bit [1]**

Event counter reset. This bit is WO. The effects of writing to this bit are:

0 No action.
1 Reset all event counters accessible in the current EL, not including PMCCNTR, to zero.

This bit is always RAZ.

In Non-secure EL0 and EL1, if EL2 is implemented, a write of 1 to this bit does not reset event
counters that HDCR.HPMN or MDCR_EL2.HPMN reserves for EL2 use.

In EL2 and EL3, a write of 1 to this bit resets all the event counters.

Resetting the event counters does not clear any overflow bits to 0.

**E, bit [0]**

Enable. The possible values of this bit are:

0 All counters that are accessible at Non-secure EL1, including PMCCNTR, are disabled.
All counters that are accessible at Non-secure EL1 are enabled by PMCNTENSET. This bit is RW.
If EL2 is implemented, this bit does not affect the operation of event counters that HDCR.HPMN or MDCR_EL2.HPMN reserves for EL2 use.
When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the PMCR:**

To access the PMCR:

```
MRC p15,0,<Rt>,c9,c12,0 ; Read PMCR into Rt
MCR p15,0,<Rt>,c9,c12,0 ; Write Rt to PMCR
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>000</td>
</tr>
</tbody>
</table>
The PMEVCNTR\(n\) characteristics are:

**Purpose**
Holds event counter \(n\), which counts events, where \(n\) is 0 to 30.

**Usage constraints**
If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This register can be read at EL0 when \(\text{PMUSERENR.EN}\) or \(\text{PMUSERENR.ER}\) is set to 1, and can be written at EL0 when \(\text{PMUSERENR.ER}\) is set to 1.

PMEVCNTR\(n\) can also be accessed by using PMXEVCNTR with \(\text{PMSELR.SEL}\) set to \(n\).

If \(n\) is greater than or equal to the number of accessible counters, reads and writes of PMEVCNTR\(n\) are CONSTRANDED UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a \(\text{NOP}\).
- In Non-secure state, for an access from PL1 or a permitted access from PL0, if \(\text{PMSELR.SEL}\), or \(\text{PMSELR_EL0.SEL}\) if EL1 is using AArch64, is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2. Accesses from PL0 are permitted when:
  - EL1 is using AArch32 and the value of \(\text{PMUSERENR.EN}\) is 1.
  - EL1 is using AArch64 and the value of \(\text{PMUSERENR_EL0.EN}\) is 1.

**Note**
In an implementation that includes EL2, in Non-secure state at EL0 and EL1:

- If EL2 is using AArch32, \(\text{HDCR.HPMN}\) identifies the number of accessible counters.
- If EL2 is using AArch64, \(\text{MDCR_EL2.HPMN}\) identifies the number of accessible counters.

Otherwise, the number of accessible counters is the number of implemented counters.

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see [Synchronous exception prioritization for exceptions taken to AArch32 state](#) for exceptions taken to AArch32 state, and [Synchronous exception prioritization for exceptions taken to AArch64](#) for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If \(\text{HDCR.TPM}=1\), Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If \(\text{MDCR_EL2.TPM}=1\), Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
• If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
• If PMUSERENR.EN==0, and PMUSERENR.ER==0, read accesses to this register from EL0 are trapped to Undefined mode.
• If PMUSERENR.EN==0, write accesses to this register from EL0 are trapped to Undefined mode.
• If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.ER==0, read accesses to this register from EL0 are trapped to EL1.
• If PMUSERENR_EL0.EN==0, write accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.
AArch32 System register PMEVCNTR<n> is architecturally mapped to AArch64 System register PMEVCNTR<n>_EL0.
AArch32 System register PMEVCNTR<n> is architecturally mapped to External register PMEVCNTR<n>_EL0.
This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMEVCNTR<n> is a 32-bit register.

Field descriptions

The PMEVCNTR<n> bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</td>
</tr>
</tbody>
</table>

Accessing the PMEVCNTR<n>:

To access the PMEVCNTR<n>:

MRC p15,0,<Rt>,c14,CRm,opc2 ; Read PMEVCNTR<n> into Rt, where n is in the range 0 to 30
MCR p15,0,<Rt>,c14,CRm,opc2 ; Write Rt to PMEVCNTR<n>, where n is in the range 0 to 30

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>10:n&lt;4:3&gt;</td>
<td>n&lt;2:0&gt;</td>
</tr>
</tbody>
</table>

PMEVCNTR<n> can also be accessed by using PMXEVCNTR with PMSELR.SEL set to the value of <n>. 
G6.4.9  PMEVTYPE<n>, Performance Monitors Event Type Registers, n = 0 - 30

The PMEVTYPE<n> characteristics are:

Purpose

Configures event counter n, where n is 0 to 30.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

This register is accessible at EL0 when PMUSERENR.EN is set to 1.

PMEVTYPE<n> can also be accessed by using PMXEVTYPE with PMSELR.SEL set to n.

If <n> is greater or equal to the number of accessible counters, reads and writes of PMEVTYPE<n> are CONSTRUCTED UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- In Non-secure state, for an access from PL1 or a permitted access from PL0, if PMSELR.SEL, or PMSELR_EL0.SEL if EL1 is using AArch64, is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2. Accesses from PL0 are permitted when:
  - EL1 is using AArch32 and the value of PMUSERENR.EN is 1.
  - EL1 is using AArch64 and the value of PMUSERENR_EL0.EN is 1.

**Note**

In an implementation that includes EL2, in Non-secure state at EL0 and EL1:

- If EL2 is using AArch32, HDCR.HPMN identifies the number of accessible counters.
- If EL2 is using AArch64, MDCR_EL2.HPMN identifies the number of accessible counters.

Otherwise, the number of accessible counters is the number of implemented counters.

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
• If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
• If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
• If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMEVTYPER<n> is architecturally mapped to AArch64 System register PMEVTYPER<n>_EL0.

AArch32 System register PMEVTYPER<n> is architecturally mapped to External register PMEVTYPER<n>_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMEVTYPER<n> is a 32-bit register.

Field descriptions

The PMEVTYPER<n> bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>10</th>
<th>9</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>U</td>
<td>RES0</td>
<td>evtCount</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

P, bit [31]

Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are:

0     Count events in EL1.
1     Do not count events in EL1.

U, bit [30]

User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are:

0     Count events in EL0.
1     Do not count events in EL0.

NSK, bit [29]

Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.

If the value of this bit is equal to the value of P, events in Non-secure EL1 are counted.
Otherwise, events in Non-secure EL1 are not counted.

NSU, bit [28]

Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of U, events in Non-secure EL0 are counted. Otherwise, events in Non-secure EL0 are not counted.

**NSH, bit [27]**

Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Do not count events in EL2.</td>
</tr>
<tr>
<td>1</td>
<td>Count events in EL2.</td>
</tr>
</tbody>
</table>

**Bit [26]**

Reserved, RES0.

**MT, bit [25]**

Multithreading. When the implementation is multi-threaded, the valid values for this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Count events only on controlling PE.</td>
</tr>
<tr>
<td>1</td>
<td>Count events from any PE with the same affinity at level 1 and above as this PE.</td>
</tr>
</tbody>
</table>

When the implementation is not multi-threaded, this bit is RES0.

---

**Note**

- An implementation is described as multi-threaded when the lowest level of affinity consists of logical PEs that are implemented using a multi-threading type approach. That is, the performance of PEs at the lowest affinity level is highly interdependent. On such an implementation, the value of MPIDR_EL1.MT, when read at the highest implemented Exception level, is 1.
- Events from a different thread of a multithreaded implementation are not Attributable to the thread counting the event.

**Bits [24:10]**

Reserved, RES0.

**evtCount, bits [9:0]**

Event to count. The event number of the event that is counted by event counter PMEVCNTR<n>. Software must program this field with an event that is supported by the PE being programmed.

There are three ranges of event numbers:

- Event numbers in the range 0x000 to 0x03F are common architectural and microarchitectural events.
- Event numbers in the range 0x040 to 0x07F are ARM recommended common architectural and microarchitectural events.
- Event numbers in the range 0x0C0 to 0x3FF are IMPLEMENTATION DEFINED events.

If evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the event type:

- For the range 0x000 to 0x03F, no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
- For IMPLEMENTATION DEFINED events, it is UNPREDICTABLE what event, if any, is counted, and the value returned by a direct or external read of the evtCount field is UNKNOWN.

---

**Note**

UNPREDICTABLE means the event must not expose privileged information.

---

ARM recommends that the behavior across a family of implementations is defined such that if a given implementation does not include an event from a set of common IMPLEMENTATION DEFINED events, then no event is counted and the value read back on evtCount is the value written.
**Accessing the PMEVTYPER<n>:**

To access the PMEVTYPER<n>:

MRC p15,0,<Rt>,c14,<CRm>,<opc2> ; Read PMEVTYPER<n> into Rt, where n is in the range 0 to 30
MCR p15,0,<Rt>,c14,<CRm>,<opc2> ; Write Rt to PMEVTYPER<n>, where n is in the range 0 to 30

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>n&lt;4:3&gt;</td>
<td>n&lt;2:0&gt;</td>
</tr>
</tbody>
</table>
G6.4.10 PMINTENCLR, Performance Monitors Interrupt Enable Clear register

The PMINTENCLR characteristics are:

**Purpose**

Disables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR, and the event counters PMEVCNTR<\textit{n}>. Reading the register shows which overflow interrupt requests are enabled.

PMINTENCLR is used in conjunction with the PMINTENSET register.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR.HPMN can change the behavior of accesses to PMINTENCLR. See the description of the P<\textit{n}> bit.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMINTENCLR is architecturally mapped to AArch64 System register PMINTENCLR_EL1.

AArch32 System register PMINTENCLR is architecturally mapped to External register PMINTENCLR_EL1.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMINTENCLR is a 32-bit register.

**Field descriptions**

The PMINTENCLR bit assignments are:
C, bit [31]

PMCCNTR overflow interrupt request disable bit. Possible values are:

0    When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect.
1    When read, means the cycle counter overflow interrupt request is enabled. When written, disables the cycle count overflow interrupt request.

P<n>, bit [n], for n = 0 to 30

Event counter overflow interrupt request disable bit for PMEVCNTR<n>.
When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in HDCR.HPMN. Otherwise, N is the value in PMCR.N.
Bits [30:N] are RAZ/WI.
Possible values are:

0    When read, means that the PMEVCNTR<n> event counter interrupt request is disabled. When written, has no effect.
1    When read, means that the PMEVCNTR<n> event counter interrupt request is enabled. When written, disables the PMEVCNTR<n> interrupt request.

Accessing the PMINTENCLR:

To access the PMINTENCLR:

MRC p15,0,<Rt>,c9,c14,2 ; Read PMINTENCLR into Rt
MCR p15,0,<Rt>,c9,c14,2 ; Write Rt to PMINTENCLR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1110</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.4.11 PMINTENSET, Performance Monitors Interrupt Enable Set register

The PMINTENSET characteristics are:

### Purpose

Enables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR, and the event counters PMEVCNTR<n>. Reading the register shows which overflow interrupt requests are enabled.

PMINTENSET is used in conjunction with the PMINTENCLR register.

### Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR_HPMN can change the behavior of accesses to PMINTENSET. See the description of the P<n> bit.

### Traps and Enables

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL1 and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL1 are trapped to EL2.

### Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMINTENSET is architecturally mapped to AArch64 System register PMINTENSET_EL1.

AArch32 System register PMINTENSET is architecturally mapped to External register PMINTENSET_EL1.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

### Attributes

PMINTENSET is a 32-bit register.

### Field descriptions

The PMINTENSET bit assignments are:
C, bit [31]

PMCCNTR overflow interrupt request enable bit. Possible values are:
0  When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect.
1  When read, means the cycle counter overflow interrupt request is enabled. When written, enables the cycle count overflow interrupt request.

P<n>, bit [n], for n = 0 to 30

Event counter overflow interrupt request enable bit for PMEVCNTR<n>.

When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in HDCR.HPMN. Otherwise, N is the value in PMCR.N.

Bits [30:N] are RAZ/WI.

Possible values are:
0  When read, means that the PMEVCNTR<n> event counter interrupt request is disabled. When written, has no effect.
1  When read, means that the PMEVCNTR<n> event counter interrupt request is enabled. When written, enables the PMEVCNTR<n> interrupt request.

Accessing the PMINTENSET:

To access the PMINTENSET:

MRC p15,0,<Rt>,c9,c14,1 ; Read PMINTENSET into Rt
MCR p15,0,<Rt>,c9,c14,1 ; Write Rt to PMINTENSET

Register access is encoded as follows:

\[
\begin{array}{cccccc}
\text{coproc} & \text{opc1} & \text{CRn} & \text{CRm} & \text{opc2} \\
1111 & 000 & 1001 & 1110 & 001 \\
\end{array}
\]
G6.4.12  PMOVSR, Performance Monitors Overflow Flag Status Register

The PMOVSR characteristics are:

**Purpose**

Contains the state of the overflow bit for the Cycle Count Register, PMCCNTR, and each of the implemented event counters PMEVCNTR<n>. Writing to this register clears these bits.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR.HPMN or MDCR_EL2.HPMN can change the behavior of accesses to PMOVSR. See the description of the P<n> bit.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

- AArch32 System register PMOVSR is architecturally mapped to AArch64 System register PMOVSCCLR_EL0.
- AArch32 System register PMOVSR is architecturally mapped to External register PMOVSCCLR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.
Attributes

PMOVSR is a 32-bit register.

Field descriptions

The PMOVSR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR overflow bit. Possible values are:

0  When read, means the cycle counter has not overflowed. When written, has no effect.
1  When read, means the cycle counter has overflowed. When written, clears the overflow bit to 0.

PMCR.LC controls whether an overflow is detected from PMCCNTR[31] or from PMCCNTR[63].

P<n>, bit [n], for n = 0 to 30

Event counter overflow clear bit for PMEVCNTR<n>. Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN if EL2 is using AArch64 or in HDCR.HPMN if EL2 is using AArch32. Otherwise, N is the value in PMCR.N. Possible values of each bit are:

0  When read, means that PMEVCNTR<n> has not overflowed. When written, has no effect.
1  When read, means that PMEVCNTR<n> has overflowed. When written, clears the PMEVCNTR<n> overflow bit to 0.

Accessing the PMOVSR:

To access the PMOVSR:

MRC p15,0,<Rt>,c9,c12,3 ; Read PMOVSR into Rt
MCR p15,0,<Rt>,c9,c12,3 ; Write Rt to PMOVSR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.4.13 PMOVSSET, Performance Monitors Overflow Flag Status Set register

The PMOVSSET characteristics are:

**Purpose**
Sets the state of the overflow bit for the Cycle Count Register, PMCCNTR, and each of the implemented event counters PMEVCNTR<\textit{n}>.

**Usage constraints**
If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR.HPMN or MDCR_EL2.HPMN can change the behavior of accesses to PMOVSSET. See the description of the \textit{P<\textit{n}>} bit.

**Traps and Enables**
For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**
There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMOVSSET is architecturally mapped to AArch64 System register PMOVSSET_EL0.

AArch32 System register PMOVSSET is architecturally mapped to External register PMOVSSET_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.
Attributes

PMOVSET is a 32-bit register.

Field descriptions

The PMOVSET bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>C, bit [31]</td>
</tr>
<tr>
<td>30</td>
<td>PMCCNTR overflow bit. Possible values are:</td>
</tr>
<tr>
<td>30</td>
<td>0 When read, means the cycle counter has not overflowed. When written, has no effect.</td>
</tr>
<tr>
<td>30</td>
<td>1 When read, means the cycle counter has overflowed. When written, sets the overflow bit to 1.</td>
</tr>
<tr>
<td>0</td>
<td>P&lt;n&gt;, bit [n], for n = 0 to 30</td>
</tr>
<tr>
<td>0</td>
<td>Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</td>
</tr>
<tr>
<td>0</td>
<td>Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN if EL2 is using AArch64 or in HDCR.HPMN if EL2 is using AArch32. Otherwise, N is the value in PMCR.N.</td>
</tr>
<tr>
<td>0</td>
<td>Possible values are:</td>
</tr>
<tr>
<td>0</td>
<td>0 When read, means that PMEVCNTR&lt;n&gt; has not overflowed. When written, has no effect.</td>
</tr>
<tr>
<td>0</td>
<td>1 When read, means that PMEVCNTR&lt;n&gt; has overflowed. When written, sets the PMEVCNTR&lt;n&gt; overflow bit to 1.</td>
</tr>
</tbody>
</table>

Accessing the PMOVSET:

To access the PMOVSET:

MRC p15,0,<Rt>,c9,c14,3 ; Read PMOVSET into Rt
MCR p15,0,<Rt>,c9,c14,3 ; Write Rt to PMOVSET

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1110</td>
<td>011</td>
</tr>
</tbody>
</table>
G6.4.14 PMSELR, Performance Monitors Event Counter Selection Register

The PMSELR characteristics are:

**Purpose**

Selects the current event counter PMEVCNTR<\text{n}> or the cycle counter, CCNT.

PMSELR is used in conjunction with PMXEVTYPE to determine the event that increments a selected event counter, and the modes and states in which the selected counter increments.

It is also used in conjunction with PMXEVCTR, to determine the value of a selected event counter.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, and PMUSERENR.ER==0, accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.ER==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMSELR is architecturally mapped to AArch64 System register PMSELR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.
## Attributes

PMSELR is a 32-bit register.

## Field descriptions

The PMSELR bit assignments are:

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-5</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>4-0</td>
<td>SEL, bits [4:0]</td>
</tr>
</tbody>
</table>

### SEL, bits [4:0]

Selects event counter, PMEVCNTR<n>, where n is the value held in this field. This value identifies which event counter is accessed when a subsequent access to PMXEVTYPER or PMXEVCNTR occurs.

This field can take any value from 0 (0b00000) to (PMCR.N)-1, or 31 (0b11111).

When PMSELR.SEL is 0b11111 it selects the cycle counter and:

- A read of the PMXEVTYPER returns the value of PMCCFILTR.
- A write of the PMXEVTYPER writes to PMCCFILTR.
- A read or write of PMXEVCNTR has CONSTRAINED UNPREDICTABLE effects, that can be one of the following:
  - Access to PMXEVCNTR is UNDEFINED.
  - Access to PMXEVCNTR behaves as a NOP.
  - Access to PMXEVCNTR behaves as if the register is RAZ/WI.
  - Access to PMXEVCNTR behaves as if the PMSELR.SEL field contains an UNKNOWN value.

If this field is set to a value greater than or equal to the number of implemented counters, but not equal to 31, the results of access to PMXEVTYPER or PMXEVCNTR are CONSTRAINED UNPREDICTABLE, and can be one of the following:

- Access to PMXEVTYPER or PMXEVCNTR is UNDEFINED.
- Access to PMXEVTYPER or PMXEVCNTR behaves as a NOP.
- Access to PMXEVTYPER or PMXEVCNTR behaves as if the register is RAZ/WI.
- Access to PMXEVTYPER or PMXEVCNTR behaves as if the PMSELR.SEL field contains an UNKNOWN value.
- Access to PMXEVTYPER or PMXEVCNTR behaves as if the PMSELR.SEL field contains 0b11111.

Direct reads of this field return an UNKNOWN value.

## Accessing the PMSELR:

To access the PMSELR:

MRC p15,0,<Rt>,c9,c12,5 ; Read PMSELR into Rt
MCR p15,0,<Rt>,c9,c12,5 ; Write Rt to PMSELR
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>101</td>
</tr>
</tbody>
</table>
G6.4.15 PMSWINC, Performance Monitors Software Increment register

The PMSWINC characteristics are:

**Purpose**

Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see SW_INCR.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-WO</td>
<td>WO</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EL2 is implemented, in Non-secure EL1 and EL0 modes, the value of HDCR.HPMN or MDCR_EL2.HPMN can change the behavior of accesses to PMSWINC. See the description of the P<n> bit.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, write accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.
- If PMUSERENR.EN==0, and PMUSERENR.SW==0, write accesses to this register from EL0 are trapped to Undefined mode.
- If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.SW==0, write accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMSWINC is architecturally mapped to AArch64 System register PMSWINC_EL0.

AArch32 System register PMSWINC is architecturally mapped to External register PMSWINC_EL0.
Attributes

PMSWINC is a 32-bit register.

Field descriptions

The PMSWINC bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>0</td>
<td>P&lt;n&gt;, bit [n], for n = 0 to 30</td>
</tr>
<tr>
<td>30</td>
<td>Event counter software increment bit for PMEVCNTR&lt;n&gt;.</td>
</tr>
</tbody>
</table>

Bits [30:N] are RAZ/WI. When EL2 is implemented, in Non-secure EL1 and EL0, N is the value in MDCR_EL2.HPMN if EL2 is using AArch64 or in HDCR.HPMN if EL2 is using AArch32. Otherwise, N is the value in PMCR.N.

The effects of writing to this bit are:

0   No action. The write to this bit is ignored.
1   If PMEVCNTR<n> is enabled and configured to count the software increment event, increments PMEVCNTR<n> by 1. If PMEVCNTR<n> is disabled, or not configured to count the software increment event, the write to this bit is ignored.

Accessing the PMSWINC:

To access the PMSWINC:

MCR p15,0,<Rt>,c9,c12,4 ; Write Rt to PMSWINC

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1100</td>
<td>100</td>
</tr>
</tbody>
</table>
G6.4.16   PMUSERENR, Performance Monitors User Enable Register

The PMUSERENR characteristics are:

**Purpose**

Enables or disables User mode access to the Performance Monitors.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
- If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
- If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMUSERENR is architecturally mapped to AArch64 System register PMUSERENR_EL0.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

PMUSERENR is a 32-bit register.

**Field descriptions**

The PMUSERENR bit assignments are:
Bits [31:4]

Reserved, RES0.

ER, bit [3]

Event counter read trap control:
0 PL0 reads of the PMXEVcnTR and PMEVcnTR<n>, and PL0 read/write access to the PMSELR, are trapped to Undefined mode if PMUSERENR.EN is also 0.
1 PL0 reads of the PMXEVcnTR and PMEVcnTR<n>, and PL0 read/write access to the PMSELR, are not trapped to Undefined mode.

When this register has an architecturally-defined reset value, this field resets to 0.

CR, bit [2]

Cycle counter read trap control:
0 PL0 reads of the PMCCNTR are trapped to Undefined mode if PMUSERENR.EN is also 0.
1 PL0 reads of the PMCCNTR are not trapped to Undefined mode.

When this register has an architecturally-defined reset value, this field resets to 0.

SW, bit [1]

Software increment write trap control:
0 PL0 writes to the PMSWINC are trapped to Undefined mode if PMUSERENR.EN is also 0.
1 PL0 writes to the PMSWINC are not trapped to Undefined mode.

When this register has an architecturally-defined reset value, this field resets to 0.

EN, bit [0]

Traps PL0 accesses to the Performance Monitors registers to Undefined mode:
0 PL0 accesses to the Performance Monitors registers are trapped to Undefined mode, unless enabled by one of PMUSERENR.{ER, CR, SW}.
1 PL0 accesses to the Performance Monitors registers are not trapped to Undefined mode. Software can access all PMU registers at PL0.

Note

- The PMUSERENR is register is always RO at EL0 and not trapped by this bit.
- PL0 cannot read or write PMINTENSET and PMINTENCLR.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the PMUSERENR:

To access the PMUSERENR:

MRC p15,0,<Rt>,c9,c14,0 ; Read PMUSERENR into Rt
MCR p15,0,<Rt>,c9,c14,0 ; Write Rt to PMUSERENR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1110</td>
<td>000</td>
</tr>
</tbody>
</table>
**G6.4.17 PMXEVCNTR, Performance Monitors Selected Event Count Register**

The PMXEVCNTR characteristics are:

**Purpose**

Reads or writes the value of the selected event counter, PMEVCNTR<\text{n}>. PMSELR.SEL determines which event counter is selected.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If PMSELR.SEL is greater than or equal to the number of accessible counters then reads and writes of PMXEVCNTR are CONSTRAINED UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- Accesses to the register behave as if PMSELR.SEL has an UNKNOWN value less than the number of counters accessible at the current Exception level and Security state.
- Accesses to the register behave as if PMSELR.SEL is 31.
- In Non-secure state, for an access from PL1 or a permitted access from PL0, if PMSELR.SEL, or PMSELR_EL0.SEL if EL1 is using AArch64, is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2. Accesses from PL0 are permitted when:
  - EL1 is using AArch32 and the value of PMUSERENR.EN is 1.
  - EL1 is using AArch64 and the value of PMUSERENR_EL0.EN is 1.

**Note**

In an implementation that includes EL2, in Non-secure state at EL0 and EL1:

- If EL2 is using AArch32, HDCR.HPMN identifies the number of accessible counters.
- If EL2 is using AArch64, MDCR_EL2.HPMN identifies the number of accessible counters.

Otherwise, the number of accessible counters is the number of implemented counters.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
• If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
• If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
• If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
• If PMUSERENR.EN==0, and PMUSERENR.ER==0, read accesses to this register from EL0 are trapped to Undefined mode.
• If PMUSERENR.EN==0, write accesses to this register from EL0 are trapped to Undefined mode.
• If PMUSERENR_EL0.EN==0, and PMUSERENR_EL0.ER==0, read accesses to this register from EL0 are trapped to EL1.
• If PMUSERENR_EL0.EN==0, write accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register PMXEVCNTR is architecturally mapped to AArch64 System register PMXEVCNTR_EL0.

This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Attributes

PMXEVCNTR is a 32-bit register.

Field descriptions

The PMXEVCNTR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMEVCNTR&lt;n&gt;</td>
<td></td>
</tr>
</tbody>
</table>

PMEVCNTR<n>, bits [31:0]

Value of the selected event counter, PMEVCNTR<n>, where n is the value stored in PMSELR.SEL.

Accessing the PMXEVCNTR:

To access the PMXEVCNTR:

MRC p15, 0, <Rt>, c9, cl3, 2 ; Read PMXEVCNTR into Rt
MCR p15, 0, <Rt>, c9, cl3, 2 ; Write Rt to PMXEVCNTR

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1101</td>
<td>010</td>
</tr>
</tbody>
</table>
G6.4.18 PMXEVTYPER, Performance Monitors Selected Event Type Register

The PMXEVTYPER characteristics are:

**Purpose**

When PMSELR.SEL selects an event counter, this accesses a PMEVTYPER<\(n\)> register. When PMSELR.SEL selects the cycle counter, this accesses PMCCFILTR.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If PMSELR.SEL is greater than or equal to the number of accessible counters then reads and writes of PMXEVTYPER are CONSTRAINED UNPREDICTABLE, and the following behaviors are permitted:

- Accesses to the register are UNDEFINED.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- Accesses to the register behave as if PMSELR.SEL has an UNKNOWN value less than the number of counters accessible at the current Exception level and Security state.
- Accesses to the register behave as if PMSELR.SEL is 31.
- In Non-secure state, for an access from PL1 or a permitted access from PL0, if PMSELR.SEL, or PMSELR_EL0.SEL if EL1 is using AArch64, is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2. Accesses from PL0 are permitted when:
  - EL1 is using AArch32 and the value of PMUSERENR.EN is 1.
  - EL1 is using AArch64 and the value of PMUSERENR_EL0.EN is 1.

**Note**

In an implementation that includes EL2, in Non-secure state at EL0 and EL1:

- If EL2 is using AArch32, HDCR.HPMN identifies the number of accessible counters.
- If EL2 is using AArch64, MDCR_EL2.HPMN identifies the number of accessible counters.

Otherwise, the number of accessible counters is the number of implemented counters.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state*. Subject to the prioritization rules:

- If HDCR.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If MDCR_EL2.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
• If MDCR_EL3.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.
• If HSTR.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
• If HSTR_EL2.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.
• If PMUSERENR.EN==0, accesses to this register from EL0 are trapped to Undefined mode.
• If PMUSERENR_EL0.EN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states. AArch32 System register PMXEVTYPER is architecturally mapped to AArch64 System register PMXEVTYPER_EL0.

When the value of PMSELR.SEL is 31, to select the cycle counter, RW fields in this register have defined reset values that apply only when the PE resets into an Exception level that is using AArch32. See PMCCFILTR for the reset values.

Otherwise, RW fields in this register reset to IMPLEMENTATION DEFINED values that might be UNKNOWN. This applies whenever PMSELR.SEL selects an event counter.

Attributes

PMXEVTYPER is a 32-bit register.

Field descriptions

The PMXEVTYPER bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Event type register or PMCCFILTR</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Event type register or PMCCFILTR.

When PMSELR.SEL == 31, this register accesses PMCCFILTR.

Otherwise, this register accesses PMEVTYPER<\text{n}> where \text{n} is the value in PMSELR.SEL.

Accessing the PMXEVTYPER:

To access the PMXEVTYPER:

MRC p15,0,\text{<Rt>},c9,c13,1 ; Read PMXEVTYPER into Rt
MCR p15,0,\text{<Rt>},c9,c13,1 ; Write Rt to PMXEVTYPER

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1001</td>
<td>1101</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.5 Generic Timer registers

This section lists the Generic Timer registers in AArch32.
### G6.5.1 CNTFRQ, Counter-timer Frequency register

The CNTFRQ characteristics are:

**Purpose**

This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.

**Usage constraints**

If EL1 is the highest exception level implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL2 is the highest exception level implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Can only be written at the highest Exception level implemented. For example, if EL3 is the highest implemented Exception level, CNTFRQ can only be written at EL3.

If EL3 is using AArch64, write accesses to CNTFRQ from Secure EL1 modes are UNDEFINED.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTKCTL.PL0PCTEN==0, and CNTKCTL.PL0VCTEN==0, read accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0PCTEN==0, and CNTKCTL_EL1.EL0VCTEN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTFRQ is architecturally mapped to AArch64 System register CNTFRQ_EL0.
RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CNTFRQ is a 32-bit register.

Field descriptions

The CNTFRQ bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Clock frequency</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

Clock frequency. Indicates the system counter clock frequency, in Hz.

Accessing the CNTFRQ:

To access the CNTFRQ:

MRC p15,0,<Rt>,c14,c0,0 ; Read CNTFRQ into Rt
MCR p15,0,<Rt>,c14,c0,0 ; Write Rt to CNTFRQ

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.5.2 CNTHCTL, Counter-timer Hyp Control register

The CNTHCTL characteristics are:

**Purpose**

Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 modes to the physical counter and the Non-secure EL1 physical timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enablers affecting this register.

**Configurations**

AArch32 System register CNTHCTL is architecturally mapped to AArch64 System register CNTHCTL_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTHCTL is a 32-bit register.

**Field descriptions**

The CNTHCTL bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8 7</th>
<th>4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>EVNTI</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**EVNTI, bits [7:4]**

Selects which bit (0 to 15) of the counter register CNTPCT is the trigger for the event stream generated from that counter, when that stream is enabled.
EVNTDIR, bit [3]

Controls which transition of the counter register CNTPCT trigger bit, defined by EVNTI, generates an event when the event stream is enabled:

0 A 0 to 1 transition of the trigger bit triggers an event.
1 A 1 to 0 transition of the trigger bit triggers an event.

EVNTEN, bit [2]

Enables the generation of an event stream from the counter register CNTPCT:

0 Disables the event stream.
1 Enables the event stream.

PL1PCEN, bit [1]

Traps Non-secure EL0 and EL1 accesses to the physical timer registers to Hyp mode.

0 Non-secure EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are trapped to Hyp mode.
1 Non-secure EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are not trapped to Hyp mode.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.

PL1PCTEN, bit [0]

Traps Non-secure EL0 and EL1 accesses to the physical counter register to Hyp mode.

0 Non-secure EL0 and EL1 accesses to the CNTPCT are trapped to Hyp mode.
1 Non-secure EL0 and EL1 accesses to the CNTPCT are not trapped to Hyp mode.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.

Accessing the CNTHCTL:

To access the CNTHCTL:

MRC p15,4,<Rt>,c14,c1,0 ; Read CNTHCTL into Rt
MCR p15,4,<Rt>,c14,c1,0 ; Write Rt to CNTHCTL

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1110</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.5.3   **CNTHP_CTL, Counter-timer Hyp Physical Timer Control register**

The CNTHP_CTL characteristics are:

**Purpose**
Control register for the Hyp mode physical timer.

**Usage constraints**
If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**
There are no traps or enables affecting this register.

**Configurations**
AArch32 System register CNTHP_CTL is architecturally mapped to AArch64 System register CNTHP_CTL_EL2.
If EL2 is not implemented, this register is RES0 from EL3.
Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**
CNTHP_CTL is a 32-bit register.

**Field descriptions**
The CNTHP_CTL bit assignments are:

```
<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>30-3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ENABLE</td>
</tr>
<tr>
<td>1</td>
<td>IMASK</td>
</tr>
<tr>
<td>0</td>
<td>ISTATUS</td>
</tr>
</tbody>
</table>
```

**Bits [31:3]**
Reserved, RES0.

**ISTATUS, bit [2]**
The status of the timer. This bit indicates whether the timer condition is met:

0 Timer condition is not met.
Timer condition is met.
When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met.
ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the
value of IMASK is 0 then the timer interrupt is asserted.
When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.
For more information see Operation of the CompareValue views of the timers on page D6-1884 and
Operation of the TimerValue views of the timers on page D6-1885.
This bit is read-only.
This field resets to a value that is architecturally UNKNOWN.

IMASK, bit [1]
Timer interrupt mask bit. Permitted values are:
0   Timer interrupt is not masked by the IMASK bit.
1   Timer interrupt is masked by the IMASK bit.
For more information, see the description of the ISTATUS bit.
This field resets to a value that is architecturally UNKNOWN.

ENABLE, bit [0]
Enables the timer. Permitted values are:
0   Timer disabled.
1   Timer enabled.
Setting this bit to 0 disables the timer output signal, but the timer value accessible from
CNTHP_TVAL continues to count down.

Note
Disabling the output signal might be a power-saving option.
When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the CNTHP_CTL:
To access the CNTHP_CTL:

MRC p15,4,<Rt>,c14,c2,1 ; Read CNTHP_CTL into Rt
MCR p15,4,<Rt>,c14,c2,1 ; Write Rt to CNTHP_CTL

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1110</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.5.4 CNTHP_CVAL, Counter-timer Hyp Physical CompareValue register

The CNTHP_CVAL characteristics are:

**Purpose**

Holds the compare value for the Hyp mode physical timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch32 System register CNTHP_CVAL is architecturally mapped to AArch64 System register CNTHP_CVAL_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTHP_CVAL is a 64-bit register.

**Field descriptions**

The CNTHP_CVAL bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>EL2 physical timer compare value</td>
</tr>
</tbody>
</table>

**Accessing the CNTHP_CVAL:**

To access the CNTHP_CVAL:

- MRRC p15,6,<Rt>,<Rt2>,c14 ; Read CNTHP_CVAL[31:0] into Rt and CNTHP_CVAL[63:32] into Rt2
- MCRR p15,6,<Rt>,<Rt2>,c14 ; Write Rt to CNTHP_CVAL[31:0] and Rt2 to CNTHP_CVAL[63:32]
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0110</td>
<td>1110</td>
</tr>
</tbody>
</table>
G6.5.5 CNTHP_TV AL, Counter-timer Hyp Physical Timer TimerValue register

The CNTHP_TV AL characteristics are:

**Purpose**

Holds the timer value for the Hyp mode physical timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTHP_CTL.ENABLE is 0:

- A write to CNTHP_TV AL updates the register
- The value held in CNTHP_TV AL continues to decrement
- A read of CNTHP_TV AL returns an UNKNOWN value.

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch32 System register CNTHP_TV AL is architecturally mapped to AArch64 System register CNTHP_TV AL.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTHP_TV AL is a 32-bit register.

**Field descriptions**

The CNTHP_TV AL bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EL2 physical timer value</td>
</tr>
</tbody>
</table>

**Accessing the CNTHP_TV AL:**

To access the CNTHP_TV AL:
MRC p15,4,<Rt>,c14,c2,0 ; Read CNTHP_TVAL into Rt
MCR p15,4,<Rt>,c14,c2,0 ; Write Rt to CNTHP_TVAL

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>100</td>
<td>1110</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.5.6  CNTKCTL, Counter-timer Kernel Control register

The CNTKCTL characteristics are:

**Purpose**

Controls the generation of an event stream from the virtual counter, and access from EL0 modes to the physical counter, virtual counter, EL1 physical timers, and the virtual timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTKCTL is architecturally mapped to AArch64 System register CNTKCTL_EL1.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTKCTL is a 32-bit register.

**Field descriptions**

The CNTKCTL bit assignments are:

```
+-----------------------+-------+-------+-------+-------+-------+
|    31                | 10    | 9     | 8     | 7     | 4     |
|   RES0               |       |       |       |       |       |
+-----------------------+-------+-------+-------+-------+-------+
| 10                   | 9     | 8     | 7     | 4     | 3     |
| EVNTI                |       |       |       |       |       |
+-----------------------+-------+-------+-------+-------+-------+
```

**Bits [31:10]**

Reserved, RES0.
PL0PTEN, bit [9]
Traps PL0 accesses to the physical timer registers to Undefined mode.
0 PL0 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers are trapped to Undefined mode.
1 PL0 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers are not trapped to Undefined mode.

PL0VTEN, bit [8]
Traps PL0 accesses to the virtual timer registers to Undefined mode.
0 PL0 accesses to the CNTV_CTL, CNTV_CVAL, and CNTV_TVAL registers are trapped to Undefined mode.
1 PL0 accesses to the CNTV_CTL, CNTV_CVAL, and CNTV_TVAL registers are not trapped to Undefined mode.

EVNTI, bits [7:4]
Selects which bit (0 to 15) of the counter register CNTVCT is the trigger for the event stream generated from that counter, when that stream is enabled.

EVNTDIR, bit [3]
Controls which transition of the counter register CNTVCT trigger bit, defined by EVNTI, generates an event when the event stream is enabled:
0 A 0 to 1 transition of the trigger bit triggers an event.
1 A 1 to 0 transition of the trigger bit triggers an event.

EVNTEN, bit [2]
Enables the generation of an event stream from the counter register CNTVCT:
0 Disables the event stream.
1 Enables the event stream.

PL0VCTEN, bit [1]
Traps PL0 accesses to the frequency register and virtual counter register to Undefined mode.
0 PL0 accesses to the CNTVCT are trapped to Undefined mode.
PL0 accesses to the CNTFRQ register are trapped to Undefined mode, if CNTKCTL.PL0PCTEN is also 0.
1 PL0 accesses to the CNTFRQ and CNTVCT are not trapped to Undefined mode.

PL0PCTEN, bit [0]
Traps PL0 accesses to the frequency register and physical counter register to Undefined mode.
0 PL0 accesses to the CNTPCT are trapped to Undefined mode.
PL0 accesses to the CNTFRQ register are trapped to Undefined mode, if CNTKCTL.PL0VCTEN is also 0.
1 PL0 accesses to the CNTFRQ and CNTPCT are not trapped to Undefined mode.

Accessing the CNTKCTL:
To access the CNTKCTL:
MRC p15,0,<Rt>,c14,c1,0 ; Read CNTKCTL into Rt
MCR p15,0,<Rt>,c14,c1,0 ; Write Rt to CNTKCTL
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.5.7 CNTP_CTL, Counter-timer Physical Timer Control register

The CNTP_CTL characteristics are:

**Purpose**

Control register for the EL1 physical timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

CNTP_CTL(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Config-RW</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

CNTP_CTL(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>-</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

CNTP_CTL is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTHCTL.PL1PCEN==0, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If CNTHCTL_EL2.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2.EL1PCEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL.PL0PTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch32 System register CNTP_CTL is architecturally mapped to AArch64 System register CNTP_CTL_EL0.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. If the PE resets into EL3 using AArch32 they apply only to the Secure instance of the register. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.
Attributes

CNTP_CTL is a 32-bit register.

Field descriptions

The CNTP_CTL bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>3</td>
<td>ISTATUS, bit [2]:</td>
</tr>
<tr>
<td></td>
<td>- 0: Timer condition is not met.</td>
</tr>
<tr>
<td></td>
<td>- 1: Timer condition is met.</td>
</tr>
<tr>
<td>2</td>
<td>IMASK, bit [1]:</td>
</tr>
<tr>
<td></td>
<td>- 0: Timer interrupt is not masked by the IMASK bit.</td>
</tr>
<tr>
<td></td>
<td>- 1: Timer interrupt is masked by the IMASK bit.</td>
</tr>
<tr>
<td>1</td>
<td>ENABLE, bit [0]:</td>
</tr>
<tr>
<td></td>
<td>- 0: Timer disabled.</td>
</tr>
<tr>
<td></td>
<td>- 1: Timer enabled.</td>
</tr>
</tbody>
</table>

Bit [31:3] Reserved, RES0.

ISTRATUS, bit [2]

The status of the timer. This bit indicates whether the timer condition is met:

0 Timer condition is not met.
1 Timer condition is met.

When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see Operation of the CompareValue views of the timers on page D6-1884 and Operation of the TimerValue views of the timers on page D6-1885.

This bit is read-only.

This field resets to a value that is architecturally UNKNOWN.

IMASK, bit [1]

Timer interrupt mask bit. Permitted values are:

0 Timer interrupt is not masked by the IMASK bit.
1 Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

This field resets to a value that is architecturally UNKNOWN.

ENABLE, bit [0]

Enables the timer. Permitted values are:

0 Timer disabled.
1 Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTP_TV continues to count down.

Note

Disabling the output signal might be a power-saving option.

When this register has an architecturally-defined reset value, this field resets to 0.
Accessing the CNTP_CTL:

To access the CNTP_CTL:

MRC p15,0,<Rt>,c14,c2,1 ; Read CNTP_CTL into Rt
MCR p15,0,<Rt>,c14,c2,1 ; Write Rt to CNTP_CTL

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.5.8 CNTP_CV AL, Counter-timer Physical Timer CompareValue register

The CNTP_CV AL characteristics are:

**Purpose**

Holds the compare value for the EL1 physical timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

CNTP_CV AL(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Config-RW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

CNTP_CV AL(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Config-RW</td>
<td></td>
<td>RW</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

CNTP_CV AL is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548* for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTHCTL.PL1PCEN==0, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.

- If CNTHCTL_EL2.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.

- If CNTHCTL_EL2.EL1PCEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.

- If CNTKCTL.PL0PTEN==0, accesses to this register from EL0 are trapped to Undefined mode.

- If CNTKCTL_EL1.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch32 System register CNTP_CV AL is architecturally mapped to AArch64 System register CNTP_CV AL_EL0.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTP_CV AL is a 64-bit register.
Field descriptions

The CNTP_CVAL bit assignments are:

| Bits [63:0] | EL1 physical timer compare value |

Accessing the CNTP_CVAL:

To access the CNTP_CVAL:

```
MRRC p15,2,<Rt>,<Rt2>,c14 ; Read CNTP_CVAL[31:0] into Rt and CNTP_CVAL[63:32] into Rt2
MCRR p15,2,<Rt>,<Rt2>,c14 ; Write Rt to CNTP_CVAL[31:0] and Rt2 to CNTP_CVAL[63:32]
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0010</td>
<td>1110</td>
</tr>
</tbody>
</table>
G6.5.9   CNTP_TV AL, Counter-timer Physical Timer TimerValue register

The CNTP_TV AL characteristics are:

**Purpose**

Holds the timer value for the EL1 physical timer. This provides a 32-bit downcounter.

**Usage constraints**

If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register.

CNTP_TV AL(S) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Config-RW</td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
</tr>
</tbody>
</table>

CNTP_TV AL(NS) is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>-</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented, or is implemented and is using AArch64, there is a single instance of this register.

CNTP_TV AL is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTP_CTL.ENABLE is 0:

- A write to CNTP_TV AL updates the register
- The value held in CNTP_TV AL continues to decrement
- A read of CNTP_TV AL returns an UNKNOWN value.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTHCTL.PL1PCEN==0, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If CNTHCTL_EL2.PL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2_EL1.PL1PCEN==0, and CNTKCTL_EL1_EL0.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL.PL0PTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1_EL0.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

AArch32 System register CNTP_TV AL is architecturally mapped to AArch64 System register CNTP_TV AL_EL0.
RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CNTP_TVAL is a 32-bit register.

Field descriptions

The CNTP_TVAL bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>EL1 physical timer value</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:0]

EL1 physical timer value.

Accessing the CNTP_TVAL:

To access the CNTP_TVAL:

MRC p15,0,<Rt>,c14,c2,0 ; Read CNTP_TVAL into Rt
MCR p15,0,<Rt>,c14,c2,0 ; Write Rt to CNTP_TVAL

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.5.10  CNTPCT, Counter-timer Physical Count register

The CNTPCT characteristics are:

**Purpose**

Holds the 64-bit physical count value.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

When CNTHCTL_EL0PCTEN is set to 1, if CNTPCT is accessible from EL1 in the current Security state then it is also accessible from EL0 in that Security state.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTHCTL.PL1PCTEN==0, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.
- If CNTHCTL_EL2.EL1PCTEN==0, Non-secure read accesses to this register from EL1 are trapped to EL2.
- If CNTHCTL_EL2.EL1PCTEN==0, and CNTKCTL_EL1.EL0PCTEN==1, Non-secure read accesses to this register from EL0 are trapped to EL2.
- If CNTKCTL.PL0PCTEN==0, read accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0PCTEN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTPCT is architecturally mapped to AArch64 System register CNTPCT_EL0.

**Attributes**

CNTPCT is a 64-bit register.

**Field descriptions**

The CNTPCT bit assignments are:
Bits [63:0]

Physical count value.

Accessing the CNTPCT:

To access the CNTPCT:

\[ \text{MRRC p15, 0, <Rt>, <Rt2>, c14} \]

Read CNTPCT[31:0] into Rt and CNTPCT[63:32] into Rt2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0000</td>
<td>1110</td>
</tr>
</tbody>
</table>
G6.5.11 CNTV_CTL, Counter-timer Virtual Timer Control register

The CNTV_CTL characteristics are:

Purpose

Control register for the virtual timer.

Usage constraints

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Traps and Enables

For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization for exceptions taken to AArch32 state on page G1-3816 for exceptions taken to AArch32 state, and Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTKCTL.PL0VTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0VTEN==0, accesses to this register from EL0 are trapped to EL1.

Configurations

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTV_CTL is architecturally mapped to AArch64 System register CNTV_CTL_EL0.

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

Attributes

CNTV_CTL is a 32-bit register.

Field descriptions

The CNTV_CTL bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

ENABLE | IMASK | ISTATUS |
Bits [31:3]
Reserved, RES0.

ISTATUS, bit [2]
The status of the timer. This bit indicates whether the timer condition is met:
0 Timer condition is not met.
1 Timer condition is met.
When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.
When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.
For more information see Operation of the CompareValue views of the timers on page D6-1884 and Operation of the TimerValue views of the timers on page D6-1885.
This bit is read-only.
This field resets to a value that is architecturally UNKNOWN.

IMASK, bit [1]
Timer interrupt mask bit. Permitted values are:
0 Timer interrupt is not masked by the IMASK bit.
1 Timer interrupt is masked by the IMASK bit.
For more information, see the description of the ISTATUS bit.
This field resets to a value that is architecturally UNKNOWN.

ENABLE, bit [0]
Enables the timer. Permitted values are:
0 Timer disabled.
1 Timer enabled.
Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTV_TV AL continues to count down.

Note
Disabling the output signal might be a power-saving option.
When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the CNTV_CTL:
To access the CNTV_CTL:
MRC p15,0,<Rt>,c14,c3,1 ; Read CNTV_CTL into Rt
MCR p15,0,<Rt>,c14,c3,1 ; Write Rt to CNTV_CTL
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>0011</td>
<td>001</td>
</tr>
</tbody>
</table>
G6.5.12 CNTV_CVAL, Counter-timer Virtual Timer CompareValue register

The CNTV_CVAL characteristics are:

**Purpose**

Holds the compare value for the virtual timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTKCTL.PL0VTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0VTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTV_CVAL is architecturally mapped to AArch64 System register CNTV_CVAL_EL0.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTV_CVAL is a 64-bit register.

**Field descriptions**

The CNTV_CVAL bit assignments are:

![Virtual timer compare value](63:0)

**Accessing the CNTV_CVAL:**

To access the CNTV_CVAL:
MRRC p15,3,<Rt>,<Rt2>,c14 ; Read CNTV_CVAL[31:0] into Rt and CNTV_CVAL[63:32] into Rt2
MCRR p15,3,<Rt>,<Rt2>,c14 ; Write Rt to CNTV_CVAL[31:0] and Rt2 to CNTV_CVAL[63:32]

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0011</td>
<td>1110</td>
</tr>
</tbody>
</table>
G6.5.13 CNTV_TVAL, Counter-timer Virtual Timer TimerValue register

The CNTV_TVAL characteristics are:

**Purpose**

Holds the timer value for the virtual timer.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

Where the value of CNTV_CTL.ENABLE is 0:

- A write to CNTV_TVAL updates the register
- The value held in CNTV_TVAL continues to decrement
- A read of CNTV_TVAL returns an UNKNOWN value.

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTKCTL.PL0VTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0VTEN==0, accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTV_TVAL is architecturally mapped to AArch64 System register CNTV_TVAL_EL0.

RW fields in this register reset to architecturally UNKNOWN values.

**Attributes**

CNTV_TVAL is a 32-bit register.

**Field descriptions**

The CNTV_TVAL bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Virtual timer value</td>
</tr>
</tbody>
</table>
Bits [31:0]

Virtual timer value.

**Accessing the CNTV_TVAL:**

To access the CNTV_TVAL:

MRC p15,0,<Rt>,c14,c3,0 ; Read CNTV_TVAL into Rt
MCR p15,0,<Rt>,c14,c3,0 ; Write Rt to CNTV_TVAL

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>000</td>
<td>1110</td>
<td>0011</td>
<td>000</td>
</tr>
</tbody>
</table>
G6.5.14 CNTVCT, Counter-timer Virtual Count register

The CNTVCT characteristics are:

**Purpose**

Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value visible in CNTPCT minus the virtual offset visible in CNTVOFF.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config-RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Traps and Enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization for exceptions taken to AArch32 state* on page G1-3816 for exceptions taken to AArch32 state, and *Synchronous exception prioritization for exceptions taken to AArch64 state* on page D1-1548 for exceptions taken to AArch64 state. Subject to the prioritization rules:

- If CNTKCTL.PL0VCTEN==0, read accesses to this register from EL0 are trapped to Undefined mode.
- If CNTKCTL_EL1.EL0VCTEN==0, read accesses to this register from EL0 are trapped to EL1.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register CNTVCT is architecturally mapped to AArch64 System register CNTVCT_EL0.

The virtual count value is equal to the physical count value visible in CNTPCT minus the virtual offset visible in CNTVOFF.

When EL2 is not implemented, CNTVOFF is RES0, and the value of this register is the same as the value of CNTPCT.

**Attributes**

CNTVCT is a 64-bit register.

**Field descriptions**

The CNTVCT bit assignments are:
Bits [63:0]

Virtual count value.

**Accessing the CNTVCT:**

To access the CNTVCT:

MRRC p15,1,<Rt>,<Rt2>,c14 ; Read CNTVCT[31:0] into Rt and CNTVCT[63:32] into Rt2

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0001</td>
<td>1110</td>
</tr>
</tbody>
</table>
G6.5.15 CNTVOFF, Counter-timer Virtual Offset register

The CNTVOFF characteristics are:

**Purpose**

Holds the 64-bit virtual offset. This is the offset between the physical count value visible in CNTPCT and the virtual count value visible in CNTVCT.

**Usage constraints**

If EL3 is implemented and is using AArch32, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL2 (NS)</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>-</td>
</tr>
</tbody>
</table>

If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1</th>
<th>EL2 (NS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Traps and Enables**

There are no traps or enables affecting this register.

**Configurations**

AArch32 System register CNTVOFF is architecturally mapped to AArch64 System register CNTVOFF_EL2.

If EL2 is not implemented, this register is RES0 from EL3 and the virtual counter uses a fixed virtual offset of zero.

When EL2 is implemented and can use AArch32, on a reset into an Exception level that is using AArch32 this register resets to an IMPLEMENTATION DEFINED value that might be UNKNOWN.

**Attributes**

CNTVOFF is a 64-bit register.

**Field descriptions**

The CNTVOFF bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual offset</td>
</tr>
</tbody>
</table>

**Accessing the CNTVOFF:**

To access the CNTVOFF:

MRRC p15,4,<Rt>,<Rt2>,c14 ; Read CNTVOFF[31:0] into Rt and CNTVOFF[63:32] into Rt2
MCRR p15,4,<Rt>,<Rt2>,c14 ; Write Rt to CNTVOFF[31:0] and Rt2 to CNTVOFF[63:32]
Register access is encoded as follows:

<table>
<thead>
<tr>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0100</td>
<td>1110</td>
</tr>
</tbody>
</table>
G6 AArch32 System Register Descriptions
G6.5 Generic Timer registers
Part H
External Debug
Chapter H1
About External Debug

This chapter gives an overview of ARMv8 external debug, and specifies the required debug authentication. It contains the following sections:

- *Introduction to external debug* on page H1-4840.
- *External debug* on page H1-4841.
- *Required debug authentication* on page H1-4842.

**Note**

For information about self-hosted debug, see Chapter D2 *AArch64 Self-hosted Debug* and Chapter G2 *AArch32 Self-hosted Debug.*
H1.1 Introduction to external debug

ARMv8 supports both:

Self-hosted debug

The PE itself hosts a debugger. That is, developers developing software to run on the PE use debugger software running on the same PE.

External debug

The debugger is external to the PE. The debugging might be either on-chip, for example in a second PE, or off-chip, for example a JTAG debugger. External debug is particularly useful for:

- Hardware bring-up. That is, debugging during development when a system is first powered up and not all of the software functionality is available.
- PEs that are deeply embedded inside systems.

To support external debug, the ARM architecture defines required features that are called external debug features.

H1.1.1 Definition of a debugger in the context of external debug

When the description of external debug in this Part of the manual describes a debugger as controlling external debug this debugger might be a second on-chip PE or an off-chip device such as a JTAG debugger.
H1.2 External debug

Debug events allow an external debugger to halt the PE. ARMv8 provides the following debug events:

- **Halting Step debug events on page H3-4886:**
  - The debugger can use this resource to make the PE step through code one line at a time.

- **Halt Instruction debug event on page H3-4896:**
  - This might occur when software executes the Halting breakpoint instruction, HLT.

- **Exception Catch debug event on page H3-4897:**
  - This can be programmed to occur on all entries to a given Exception level.

- **External Debug Request debug event on page H3-4900:**
  - An embedded cross-trigger can signal this debug event.

- **OS Unlock Catch debug event on page H3-4901:**
  - This might occur when the state of the OS Lock changes from locked to unlocked.

- **Reset Catch debug events on page H3-4902:**
  - This might occur when the PE exits reset state.

- **Software Access debug event on page H3-4903:**
  - This can be programmed to occur when software tries to access the Breakpoint Value registers, the Breakpoint Control registers, the Watchpoint value registers, or the Watchpoint Control registers. It caused a trap to Debug state.

Breakpoints and watchpoints can also halt the PE.

When the PE is in Debug state:

- It stops executing instructions from the location indicated by the program counter, and is instead controlled through the external debug interface.

- The Instruction Transfer Register, ITR, passes instructions to the PE to execute in Debug state:
  - The ITR contains a single register, EDITR, and associated flow-control flags.

- The Debug Communications Channel, DCC, passes data between the PE and the debugger:
  - The DCC includes the data transfer registers, DTRRX and DTRTX, and associated flow-control flags.
  - Although the DCC is an essential part of Debug state operation, it can also be used in Non-debug state.

- The PE cannot service any interrupts in Debug state.

Chapter H2 Debug State describes Debug state in more detail.
H1.3 Required debug authentication

Any implementation must provide the debug authentication defined in this section, that controls:

- Whether the PE can halt.
- Whether non-invasive debug is permitted.
- Some legacy aspects of the AArch32 self-hosted debug model.

The pseudocode functions shown in the following table, and the conditions that follow that table, define the architectural requirements for debug authentication.

<table>
<thead>
<tr>
<th>Pseudocode function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>ExternalSecureNoninvasiveDebugEnabled()</code></td>
<td>Returns TRUE if Secure non-invasive debug is enabled.</td>
</tr>
<tr>
<td><code>AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()</code></td>
<td>Returns TRUE if Secure invasive self-hosted debug is enabled in AArch32 state.</td>
</tr>
<tr>
<td><code>ExternalSecureInvasiveDebugEnabled()</code></td>
<td>Returns TRUE if Secure invasive debug is enabled.</td>
</tr>
<tr>
<td><code>ExternalNoninvasiveDebugEnabled()</code></td>
<td>Returns TRUE if Non-secure non-invasive debug is enabled.</td>
</tr>
<tr>
<td><code>ExternalInvasiveDebugEnabled()</code></td>
<td>Returns TRUE if Non-secure invasive debug is enabled.</td>
</tr>
</tbody>
</table>

The following conditions always apply:

- if `ExternalInvasiveDebugEnabled()` is FALSE then `ExternalSecureInvasiveDebugEnabled()` is FALSE.
- if `ExternalNoninvasiveDebugEnabled()` is FALSE then `ExternalSecureNoninvasiveDebugEnabled()` is FALSE.
- if `ExternalInvasiveDebugEnabled()` is TRUE then `ExternalNoninvasiveDebugEnabled()` is TRUE.
- if `ExternalSecureInvasiveDebugEnabled()` is TRUE then `ExternalSecureNoninvasiveDebugEnabled()` is TRUE.

ARM recommends the use of the interface described in Recommended authentication interface on page K2-5498 to provide this debug authentication.
Chapter H2
Debug State

This chapter describes Debug state. It contains the following sections:

• *About Debug state* on page H2-4844.
• *Halting the PE on debug events* on page H2-4845.
• *Entering Debug state* on page H2-4852.
• *Behavior in Debug state* on page H2-4855.
• *Exiting Debug state* on page H2-4880.

--- Note ---
Table K12-1 on page K12-5660 disambiguates the general register references used in this chapter.
H2.1 About Debug state

In external debug, debug events allow an external debugger to halt the PE. The PE then enters Debug state. When the PE is in Debug state:

- It stops executing instructions from the location indicated by the program counter, and is instead controlled through the external debug interface.
- The Instruction Transfer Register, ITR, passes instructions to the PE to execute in Debug state.
- The Debug Communications Channel, DCC, passes data between the PE and the debugger.

The PE cannot service any interrupts in Debug state.
H2.2 Halting the PE on debug events

For details of debug events, see *Introduction to Halting debug events on page H3-4884* and *Breakpoint and Watchpoint debug events on page H2-4846*.

On a debug event, the PE must do one of the following:

- Enter Debug state.
- Pend the debug event.
- Generate a debug exception.
- Ignore the debug event.

This behavior depends on both:

- Whether halting is allowed by the current state of the debug authentication interface. See *Halting allowed and halting prohibited*.
- The type of debug event and the programming of the debug control registers.
  - See *Halting debug events on page H2-4846* for all Halting debug events.
  - See *Breakpoint and Watchpoint debug events on page H2-4846* for Breakpoint and Watchpoint debug events.

See also *Other debug exceptions on page H2-4847*.

This means that behavior can be CONSTRAINED UNPREDICTABLE if the conditions change. See *Synchronization and Halting debug events on page H3-4904*.

*Summary of debug events and possible outcomes on page H3-4884* summarizes the possible outcomes of each type of debug event.

H2.2.1 Halting allowed and halting prohibited

Halting can be either allowed or prohibited:

- Halting is always prohibited in Debug state.
- Halting is always prohibited when *DoubleLockStatus() == TRUE*.
  - This means that OS Double Lock is locked.
- Halting is also controlled by the *IMPLEMENTATION DEFINED* authentication interface, and is prohibited when either:
  - The PE is in Non-secure state and *ExternalInvasiveDebugEnabled() == FALSE*.
  - The PE is in Secure state and *ExternalSecureInvasiveDebugEnabled() == FALSE*.

  **Note**

  See *Appendix K2 Recommended External Debug Interface* for more information on these functions.

- Otherwise, halting is allowed.

See

- *Pseudocode description of Halting on debug events on page H2-4851*
- *Required debug authentication on page H1-4842*. 
H2.2.2 Halting debug events

When a Halting debug event is generated, it causes entry to Debug state if both:

- Halting is allowed. See Halting allowed and halting prohibited on page H2-4845.
- The Halting debug event is either:
  - A Halt Instruction debug event when Halting debug is enabled. This means that EDSCR.HDE == 1.
  - Not a Halt Instruction debug event.

Note

- An Halt Instruction debug event is the only Halting debug event that relies on EDSCR.HDE == 1. This is to prevent malicious code from causing an entry Debug state. EDSCR.HDE == 0 on a Cold reset.
- Halting on Breakpoint and Watchpoint Software debug events is also controlled by EDSCR.HDE. See Breakpoint and Watchpoint debug events.
- EDSCR.HDE can be written by software when the OS Lock is locked. Privileged code can use SDCR.TDOSA and HDCR.TDOSA to trap writes to these registers.

If a Halting debug event does not generate entry to Debug state because the conditions listed in this section do not hold, then:

- If the Halting debug event is a Halt Instruction debug event, the instruction that generated the Halting debug event is treated as UNDEFINED.
- If the Halting debug event is an Exception Catch debug event or a Software Access debug event, it is ignored.
- In all other cases the Halting debug event is pended, meaning that:
  - The pending Halting debug event is recorded in EDESR.
  - The pending Halting debug event is taken when halting is allowed. See Pending Halting debug events on page H3-4905.

Pending Halting debug events are discarded by a Cold reset. The debugger can also force a pending event to be dropped by writing to EDESR. Summary of actions from debug events on page H2-4849 summarizes the possible outcome for each type of Debug event.

Note

Halting debug events never generate Debug exceptions.

H2.2.3 Breakpoint and Watchpoint debug events

A breakpoint or watchpoint generates an entry to Debug state if all of the following conditions hold:

- Halting debug is enabled, that is EDSCR.HDE == 1.
- Halting is allowed. See Halting allowed and halting prohibited on page H2-4845.
- The OS Lock is unlocked, that is OSLSR.OSLK == 0.

The Address Mismatch breakpoint type is reserved when all of these conditions are met. MDSCR_EL1.MDE or DBGDSCRext.MDBGen is ignored when determining whether to enter Debug state. A breakpoint or watchpoint that generates entry to Debug state is a Breakpoint or Watchpoint debug event and does not generate a debug exception.

A breakpoint or watchpoint that does not generate an entry to Debug state either:

- Generates a Breakpoint or Watchpoint exception.
- Is ignored.
EDSCR.HDE is ignored when determining whether to generate a debug exception. The debug exception is suppressed only if the PE enters Debug state. This means that the use of Halting debug mode in Non-secure state does not affect the Exception model in Secure state.

--- Note ---

See Chapter D2 AArch64 Self-hosted Debug, Chapter G2 AArch32 Self-hosted Debug, and the Note in Other debug exceptions.

H2.4 Other debug exceptions

The following events never generate entry to Debug state:

- Breakpoint Instruction exceptions.
- Software Step exceptions.
- Vector Catch exceptions.

The behavior of these events is unchanged when Halting debug mode is enabled, that is when EDSCR.HDE == 1. This means that these events can do one of the following:

- They can generate a debug exception.
- They can be ignored.

For additional information, see Chapter D2 AArch64 Self-hosted Debug and Chapter G2 AArch32 Self-hosted Debug.

H2.5 Debug state entry and debug event prioritization

The architecture does not define when asynchronous Halting debug events are taken, and therefore the prioritization of asynchronous debug events is IMPLEMENTATION DEFINED.

Synchronous Halting debug events do have a priority order.

The following are synchronous Halting debug events:

- Halting Step debug event.
- Halt Instruction debug event.
- Exception Catch debug event.
- Software Access debug event.
- Reset Catch debug event.

Each of these synchronous Halting debug events is treated as a synchronous exception generated by an instruction, or by the taking of an exception or reset. That is, the synchronous Halting debug event must be taken before any subsequent instructions are executed. Reset Catch debug events must be taken before the PE executes the instruction at the reset vector.

--- Note ---

Reset Catch and Exception Catch debug events can be generated asynchronously, because they can result from an asynchronous exception. However, if halting is allowed after the asynchronous exception has been processed, the Reset Catch or Exception Catch debug event is taken synchronously.

The Halting Step debug event is generated by the instruction after the stepped instruction. Therefore, if the stepped instruction generates any other synchronous exceptions or debug events, these are taken first.

OS Unlock Catch debug events are always pended and taken asynchronously.

Halting Step debug events and Reset Catch debug events might be pended and taken asynchronously at a later time.

The following list shows how the events are prioritized, with -2 being the highest priority.
--- Note ---

The priority numbering is the same as the numbering for AArch64 synchronous exception priorities listed in
*Synchronous exception types, routing and priorities* on page D1-1547. The Debug events in this section with a
negative priority are a higher priority than any synchronous exception. The Debug events with fractional priorities
have a priority between two or more exceptions.

---

The priority for synchronous Debug events is as follows:

-2  
Reset Catch debug event. See *Reset Catch debug events* on page H3-4902.
This debug event has a higher priority than the synchronous exceptions listed in *Synchronous
exception types, routing and priorities* on page D1-1547.

-1  
Exception Catch debug event. See *Exception Catch debug event* on page H3-4897.
This debug event can be assigned one of two priorities. When it has a priority of -1, it has a higher
priority than the synchronous exceptions listed in the Exception model. See *Exception Catch debug
event* on page H3-4897.

0  
Halting Step debug event. See *Halting Step debug events* on page H3-4886.
This debug event has a higher priority than the synchronous exceptions listed in the Exception
model.

1  
Software Step debug event. See *Software Step exceptions* on page D2-1673.

1.5  
Exception Catch debug event. See *Exception Catch debug event* on page H3-4897.
This debug event can be assigned one of two priorities, -1 or 1.5. See *Exception Catch debug
event* on page H3-4897.

2 - 3  
These events are not Debug events.

4  
Breakpoint exception or debug event or Address Matching Vector Catch exception. See *Breakpoint
exceptions* on page D2-1641, and *Vector Catch exceptions* on page G2-3975.
These two Debug events have the same priority.

5 - 13  
These events are not Debug events.

14  
Halt Instruction debug event. See *Halt Instruction debug event* on page H3-4896.

15 - 19  
These events are not Debug events.

19.5  
Software Access debug event. See *Software Access debug event* on page H3-4903.

20 - 21  
These events are not Debug events.

22  
Watchpoint exception or debug event. See *Watchpoint exceptions* on page D2-1657 for exceptions
taken from AArch64 state, or *Watchpoint exceptions* on page G2-3961 for exceptions taken from
AArch32 state.

23  
This event is not a Debug event.

For Reset Catch debug events and Halting Step debug events the priorities listed in this section only apply when
halting is allowed at the time the event is generated. This means that the event is taken synchronously and not
pended.

The prioritization of asynchronous Halting debug events, including pending Halting debug events taken
asynchronously, is IMPLEMENTATION DEFINED. See *Taking Halting debug events asynchronously* on page H3-4905.

For more information on the prioritization of exceptions see *Synchronous exception types, routing and priorities* on
page D1-1547.
Breakpoint debug events and Vector Catch exception

An Address Matching Vector Catch exception has the same priority as a Breakpoint debug event. See Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548.

The prioritization of these events is unchanged even if the breakpoint generates entry to Debug state instead of a Breakpoint exception. This means that if a single instruction generates both an Address Matching Vector Catch exception and a Breakpoint debug event, there is a CONSTRAINED UNPREDICTABLE choice of:
- The PE entering Debug state due to the Breakpoint debug event.
- A Vector Catch exception.

This only applies if all of the following are true:
- Halting debug is enabled.
- Halting is allowed.
- The OS Lock is unlocked.

An Exception Trapping Vector Catch exception must be generated immediately following the exception that generated it. This means that it does not appear in the priority table.

H2.2.6 Imprecise entry to Debug state

Entry to Debug state is normally precise, meaning that the PE cannot enter Debug state if it can neither complete nor abandon all currently executing instructions and leave the PE in a precise state.

A debugger can write a value of 1 to EDRCR.CBRRQ to allow imprecise entry to Debug state. An External Debug Request debug event must be pending before writing 1 to this bit. Support for this feature is OPTIONAL and it is IMPLEMENTATION DEFINED when it is effective at forcing entry to Debug state.

The PE ignores writes to this bit if either:
- External debugging is not enabled, meaning ExternalInvasiveDebugEnabled() == FALSE.
- Secure external debugging is not enabled, meaning ExternalSecureInvasiveDebugEnabled() == FALSE, and either:
  - EL3 is not implemented and the implemented Security state is Secure state.
  - EL3 is implemented.

Example H2-1 shows how entry to Debug state can be forced.

Example H2-1 Forcing entry to Debug state

The debugger pends an External Debug Request debug event through the CTI to halt a program that has stopped responding. However, the memory system is not responding and a memory access instruction cannot complete. This means that Debug state cannot be entered precisely. The debugger writes a value of 1 to EDRCR.CBRRQ. The PE cancels all outstanding memory accesses and enters Debug state. As some instructions might not have completed correctly, entry to Debug state is imprecise.

When Debug state is entered imprecisely, all memory access instructions executed through the ITR have UNPREDICTABLE behavior. The value of all registers is UNKNOWN, but might be useful for diagnostic purposes.

H2.2.7 Summary of actions from debug events

Table H2-1 shows the Software and Halting debug events. In Table H2-1 the columns have the following meaning:

Debug event type

This means the type of debug event where:

Other software

Means one of:
- Software Step exceptions on page D2-1673.
Other Halting

Means one of the following:

- Halting Step debug events on page H3-4886.
- External Debug Request debug event on page H3-4900.
- Reset Catch debug events on page H3-4902.
- OS Unlock Catch debug event on page H3-4901.

Other debug events are referred to explicitly.

Authentication

This means halting is allowed by the IMPLEMENTATION DEFINED external authentication interface. It is the result of one of the following pseudocode functions:

In Secure state

ExternalSecureInvasiveDebugEnabled().

In Non-secure state

ExternalInvasiveDebugEnabled().

DLK

This indicates whether the OS Double Lock is locked, DoubleLockStatus() == TRUE.

OSLK

This is the value of OSLR.OSLK. It indicates whether the OS Lock is locked.

HDE

This is the value of EDSR.HDE. It indicates whether Halting debug is enabled.

The letter X in Table H2-1 indicates that the value can be either 0 or 1.

Table H2-1  Debug authentication for external debug

<table>
<thead>
<tr>
<th>Debug event type</th>
<th>Authentication</th>
<th>DLK</th>
<th>OSLK</th>
<th>HDE</th>
<th>Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>Other software</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Handled by the Exception model</td>
</tr>
<tr>
<td>Breakpoint or Watchpoint debug event</td>
<td>X</td>
<td>TRUE</td>
<td>X</td>
<td>X</td>
<td>Handled by the Exception model (ignored)</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>FALSE</td>
<td>1</td>
<td>X</td>
<td>Handled by the Exception model (ignored)</td>
</tr>
<tr>
<td></td>
<td>FALSE</td>
<td>FALSE</td>
<td>0</td>
<td>X</td>
<td>Handled by the Exception model</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>0</td>
<td>0</td>
<td>Handled by the Exception model</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>0</td>
<td>1</td>
<td>Entry to Debug state</td>
</tr>
<tr>
<td>Halt Instruction debug event</td>
<td>FALSE</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>TRUE</td>
<td>X</td>
<td>X</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>X</td>
<td>0</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>X</td>
<td>1</td>
<td>Entry to Debug state</td>
</tr>
<tr>
<td>Exception Catch debug event</td>
<td>FALSE</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>TRUE</td>
<td>X</td>
<td>X</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>X</td>
<td>X</td>
<td>Entry to Debug state</td>
</tr>
<tr>
<td>Software Access debug event</td>
<td>FALSE</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>TRUE</td>
<td>X</td>
<td>X</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>1</td>
<td>X</td>
<td>Ignored</td>
</tr>
<tr>
<td></td>
<td>TRUE</td>
<td>FALSE</td>
<td>0</td>
<td>X</td>
<td>Entry to Debug state</td>
</tr>
</tbody>
</table>
### H2.2.8 Pseudocode description of Halting on debug events

The `Halted()`, `Restarting()`, `HaltingAllowed()`, and `HaltOnBreakpointOrWatchpoint()` functions are described in the ARMv8 pseudocode.
H2.3 Entering Debug state

On entry to Debug state, the preferred restart address and PSTATE are saved in DLR and DSPSR. The PE remains in the mode and security state from which it entered Debug state.

If EDRCR.CBRRQ has a value of 0, entry to Debug state is precise. If EDRCR.CBRRQ has a value of 1, then imprecise entry to Debug state is permitted.

If a Watchpoint debug event causes an entry to Debug state, the address of the access that generated the Watchpoint debug event is recorded in EDWAR.

See:
• Determining the memory location that caused a Watchpoint exception on page D2-1665 for a debug event taken from AArch64 state.
• Determining the memory location that caused a Watchpoint exception on page G2-3969 for a debug event taken from AArch32 state.

Other than the effect on PSTATE and EDSCR, entry to Debug state is not a Context synchronization event. The effects of entry to Debug state on PSTATE and EDSCR are synchronized.

H2.3.1 Entering Debug state from AArch32 state

When entering Debug state from AArch32 state, the PE remains in AArch32 state. In AArch32 Debug state the PE executes T32 instructions, regardless of the value of PSTATE.T before entering Debug state.

To allow the debugger to determine the state of the PE, the current Execution state for all four Exception levels can be read from EDSCR.RW, and the current Exception level can be read from EDSCR.EL.

The current endianness state, PSTATE.E, is unchanged on entry to Debug state.

_____ Note _______
• If EL1 is using AArch32 state, the current endianness state can differ from that indicated by SCTLR.EE.
• If EL2 is using AArch32 state, the current endianness state can differ from that indicated by HSCTLR.EE.
• On entry to Debug state from AArch32 state, PSTATE.SS is copied to DSPSR.SS, even though the PE remains in AArch32 state.

See also Effect of entering Debug state on PSTATE on page H2-4853.

H2.3.2 Effect of Debug state entry on DLR and DSPSR

DLR is set to the preferred restart address for the debug event, that depends on the event type. The value of PSTATE is saved in DSPSR. For entry to Debug state from AArch32 state, the values saved in DSPSR.IT are always correct for the preferred restart address.

For synchronous Halting debug events, the preferred restart address is the address of the instruction that generated the debug event.

For asynchronous Halting debug events, including pending Halting debug events taken asynchronously, the preferred restart address is the address of the first instruction that must be executed on exit from Debug state.

This means that:
• For Breakpoint and Watchpoint debug events, the preferred restart address is the same as the preferred return address for a debug exception, as described in Chapter D2 AArch64 Self-hosted Debug and Chapter G2 AArch32 Self-hosted Debug.
• For Halt Instruction debug events DLR is set to the address of the HLT instruction and DSPSR.IT is correct for the HLT instruction.
• For Software Access debug events, DLR is set to the address of the accessing instruction and DSPSR.IT is correct for this instruction.

• For Halting Step debug events taken synchronously, DLR and DSPSR are set as the ELR and SPSR would be set for a Software Step exception. This is usually the address of, and PSTATE for, the instruction after the one that was stepped.

• For Exception Catch debug events:
  — If the debug event is generated on taking an exception to a trapped Exception level, the DLR is set to the address of the exception vector the PE would have started fetching from. This is UNKNOWN if the VBAR for the Exception level has never been initialized. The DSPSR records the value of PSTATE after taking the exception. The Exception Catch occurs after the SPSR and the Link register are set, and the debugger can use these registers to determine where in the application program the exception occurred.

     Note

Depending on the target Exception level and Execution state for the exception, the Link register is one of ELR_EL1, ELR_EL2, ELR_EL3, ELR_hyp, or LR (R14).

  — If the debug event is generated on an exception return to a trapped Exception level, the DLR is set to the target address of the exception return and the DSPSR records the value of PSTATE after the exception return.

• Reset Catch debug events taken synchronously behave like Exception Catch debug events.

• For Reset Catch debug events and Exception Catch debug events generated on reset to a trapped Exception level, the DLR is set to the reset address and the DSPSR records the reset value of PSTATE.

• For pending Halting debug events and External Debug Request debug events, DLR is set to the address of the first instruction that must be executed on exit from Debug state and DSPSR.IT is correct for this instruction. See Pending Halting debug events on page H3-4905.

Normally DLR is aligned according to the instruction set state indicated in DSPSR. However, a debug event might be taken at a point where the PC is not aligned.

H2.3.3 Effect of Debug state entry on System registers, the Event register, and exclusive monitors

Entering Debug state has no effect on System registers other than DLR and DSPSR. In particular, ESRs, FARs, and FSRs are not updated on entering Debug state. SCR is unchanged, even when entering Debug state from EL3.

Entering Debug state has no architecturally-defined effect on the Event Register and exclusive monitors.

     Note

Entry to Debug state might set the Event Register or clear the exclusive monitors, or both. However, this is not a requirement, and debuggers must not rely on any implementation specific behavior.

Unless otherwise described in this reference manual, instructions executed in Debug state have their architecturally-defined effects on the System registers, the Event register, and exclusive monitors.

H2.3.4 Effect of entering Debug state on PSTATE

The effect of an entry to Debug state on PSTATE is described in Entering Debug state on page H2-4852 and Entering Debug state from AArch32 state on page H2-4852.

PSTATE.{E, M, nRW, EL, SP} are unchanged on entry to Debug state.

PSTATE.IL is cleared to 0 on entry to Debug state, after being saved in DSPSR_EL0.

The other PSTATE fields are ignored and not observable in Debug state:

• PSTATE.{N, Z, C, V, Q, GE} are unchanged.

• PSTATE.{IT, T, SS, D, A, I, F} are set to UNKNOWN values, after being saved in DSPSR_EL0.
H2.3.5 Entering Debug state during loads and stores

The PE can enter Debug state during instructions that perform a sequence of memory accesses, as opposed to a single single-copy atomic access, because of a Watchpoint debug event. The effect of entering Debug state on such an instruction is the same as taking a Data Abort exception during such an instruction.

In addition, when executing in AArch64 state, the PE can enter Debug state during instructions that perform a sequence of memory accesses because of an External Debug Request debug event. The effect of entering Debug state on such an instruction is the same as taking an interrupt exception during such an instruction.

This applies to all memory types.

H2.3.6 Entering Debug state and Software Step

When Software Step is active, a debug event that causes entry to Debug state behaves like an exception taken to an Exception level above the debug target Exception level. That is:

- If the instruction that is stepped generates a synchronous debug event that causes entry to Debug state, or an asynchronous debug event is taken before the step completes, the PE enters Debug state with DSPSR.SS set to 1.
- A pending Halting debug event or an asynchronous debug event can be taken after the step has completed. In this case the PE enters Debug state with DSPSR.SS set to 0.

In addition:

- If the instruction that is stepped generates an exception trapped by an Exception Catch debug event, the PE enters Debug state at the exception vector with DSPSR.SS set to 0. This is because PSTATE.SS is set to 0 by taking the exception.
- If the PE is reset, PSTATE.SS is reset to 0. If the following debug events are enabled, the PE enters Debug state with DSPSR.SS set to 0:
  - Reset Catch debug event at the reset Exception level.
  - Exception Catch debug event at the reset Exception level.
  - Halting Step debug event.
- If Halting Step is also active, then Halting Step and Software Step operate in parallel and can both become active-pending. In this case Halting step has a higher priority than Software step. This means that the PE enters Debug state and DSPSR.SS is set to 0.

H2.3.7 Pseudocode description of entering Debug state

The DebugHalt constants are described in shared/debug/halting/DebugHalt on page J1-5383 in the ARMv8 pseudocode. The UpdateEDSCRfields() and Halt() functions are described in Chapter J1 ARMv8 Pseudocode.
H2 Behavior in Debug state

Instructions are executed in Debug state from the Instruction Transfer Register, ITR. The debugger controls which instructions are executed in Debug state by writing the instructions to the External Debug Instruction Transfer register, EDITR. The Execution state of the PE determines which instruction set is executed:

- If the PE is in AArch64 state it executes A64 instructions.
- If the PE is in AArch32 state it executes T32 instructions:
  - For a 32-bit T32 instruction, EDITR[15:0] specifies the first halfword and EDITR[31:16] specifies the second halfword.
  - For a 16-bit T32 instruction, EDITR[15:0] contains the instruction and EDITR[31:16] is ignored. All 16-bit T32 instructions are UNPREDICTABLE in debug state.

The PE does not execute A32 instructions in Debug state.

Some instructions are available only in Debug state. See Debug state operations, DCPS, DRPS, MRS, MSR on page H2-4870. In Non-debug state these instructions are UNDEFINED.

The following sections describe behavior in Debug state:

- Process state (PSTATE) in Debug state.
- Executing instructions in Debug state.
- Decode tables on page H2-4866.
- Security in Debug state on page H2-4869.
- Privilege in Debug state on page H2-4870.
- Debug state operations, DCPS, DRPS, MRS, MSR on page H2-4870.
- Exceptions in Debug state on page H2-4874.
- Accessing registers in Debug state on page H2-4876.
- Accessing memory in Debug state on page H2-4879.

This section specifies the CONSTRAINED UNPREDICTABLE behaviors that apply in Debug state, but see Changing the value of EDECR.SS when not in Debug state on page H3-4893 for a change in Non-debug state that causes CONSTRAINED UNPREDICTABLE behavior.

H2.4.1 Process state (PSTATE) in Debug state

PSTATE.{N, Z, C, V , Q, GE, IT, T, SS, D, A, I, F} are all ignored in Debug state:

- There are no conditional instructions in Debug state.
- In AArch32 state, the PE only executes T32 instructions and PSTATE.IT is ignored.
- Asynchronous exceptions and debug events are ignored.
- Software step is inactive.

Instructions executed in Debug state indirectly read PSTATE.{IL, E, M, nRW, EL, SP} as they would in Non-debug state.

H2.4.2 Executing instructions in Debug state

The instructions executed in Debug state must be either A64 instructions or T32 instructions, depending on the current Execution state.

Each instruction falls into one of the following groups:

- Debug state instructions. These are instructions that are changed in Debug state. See A64 instructions that are changed in Debug state on page H2-4856 and T32 instructions that are changed in Debug state on page H2-4861.

- Instructions that are unchanged in Debug state. See A64 instructions that are unchanged in Debug state on page H2-4856 and T32 instructions that are unchanged in Debug state on page H2-4861.
• Instructions that are UNPREDICTABLE or CONSTRAINED UNPREDICTABLE in Debug state. See A64 instructions that are CONSTRAINED UNPREDICTABLE in Debug state on page H2-4858 and T32 instructions that are CONSTRAINED UNPREDICTABLE in Debug state on page H2-4863.

All T32 instructions are treated as unconditional, regardless of PSTATE.IT. See Process state (PSTATE) in Debug state on page H2-4855.

If EDSCR.SDD == 1 then an instruction executed in Non-secure state cannot cause entry into Secure state. See Security in Debug state on page H2-4869.

Executing A64 instructions in Debug state

The following sections describe the behavior of the A64 instructions in Debug state:

• A64 instructions that are changed in Debug state.
• A64 instructions that are unchanged in Debug state.
• A64 instructions that are CONSTRAINED UNPREDICTABLE in Debug state on page H2-4858.

A64 instructions that are changed in Debug state

The following A64 instructions are defined in Debug state, but are UNDEFINED in Non-debug state:

• DCPS.

___ Note ___

DCPS can be UNDEFINED in certain conditions in Debug state. See DCPS<n> on page H2-4870.

___

• DRPS.
• MRS (DLR_EL0), MRS (DSPSR_EL0), MSR (DLR_EL0), MSR (DSPSR_EL0)

For more information see Debug state operations, DCPS, DRPS, MRS, MSR on page H2-4870.

A64 instructions that are unchanged in Debug state

The following list shows the instructions that are unchanged in Debug state:

Any instruction that is UNDEFINED in Non-debug state

This list of instructions excludes:

• Any instruction listed in A64 instructions that are changed in Debug state.
• Any instruction listed in A64 instructions that are CONSTRAINED UNPREDICTABLE in Debug state on page H2-4858 that is UNDEFINED because an enable or disable bit is not RES0 or RES1.

Instructions that move System or Special-purpose registers to or from a general-purpose register

This list of instructions:

• Includes the instructions to transfer a general-purpose register to or from the DTR, which can be executed at any Exception level.
• Excludes PSTATE access instructions.

These instructions are:

• MRS <special_reg>, MSR <special_reg>.

___ Note ___

This does not include NZCV, DAIF, DAIFSet, DAIFClr, SPSel, and CurrentEL.

___

• MRS <system_reg>, MSR <system_reg>.
Floating-point moves between a SIMD&FP register and a general-purpose register

These instructions are:
- FMOV (between a general-purpose register and a single-precision register).
- FMOV (between a general-purpose register and a double-precision register).
- FMOV (between a general-purpose register and a SIMD element).

SIMD moves between a SIMD&FP register and a general-purpose register

These instructions are:
- INS (from a general-purpose register to a SIMD element).
- UMOV (from a SIMD element to a general-purpose register).

Barriers

These instructions are:
- ISB.
- DSB.
- DMB.

Memory access instructions at various access sizes

The following constraints apply:
- General purpose-registers only.
- One of the following addressing modes:
  - Unscaled (9-bit signed) immediate offset.
  - Immediate (9-bit signed) post-indexed.
  - Immediate (9-bit signed) pre-indexed.
  - Unprivileged (9-bit signed).
- Not literal.
- One of the following types:
  - (Single) register.
  - Exclusive.
  - Exclusive pair.
  - Acquire/Release.
  - Acquire/Release Exclusive.
  - Acquire/Release Exclusive pair.
- 32-bit and 64-bit target register variants.

These instructions are:
- LDR, LDRB, LDRH, LDRSB, LDRSH, LDRSW (immediate, not literal).
- LDUR, LDURB, LDURH, LDURSB, LDURSH, LDURSW (immediate).
- LDTR, LDTRB, LDTRH, LDTRSB, LDTRSH, LDTRSW (immediate).
- LDAR, LDARB, LDARH, LDARX, LDARX, LDAXR, LDAXRB, LDAXRH.
- LDXP, LDAXP.
- STR, STRB, STRH (immediate).
- STUR, STURB, STURH (immediate).
- STTR, STTRB, STTRH (immediate).
- STLX, STLRB, STLXH, STX, STX, STXR, STXR, STLXR, STLXR, STLXRH.
- STXP, STLXP.

Move immediate to general-purpose register

These instructions are:
- MOVZ, MOVN, MOVK (immediate).
- MOV (between a general-purpose register and the stack pointer).
System instructions, Send Event, NOP, and Clear Exclusive

In this context, the System instructions are the Cache maintenance instructions, TLB maintenance instructions, and the Address translation instructions.

These instructions are:
- IC.
- DC.
- TLBI.
- AT.
- SEV, SEVL.
- NOP.
- CLREX.

A64 instructions that are CONSTRAINED UNPREDICTABLE in Debug state

This subsection describes all instruction not listed in either:
- A64 instructions that are changed in Debug state on page H2-4856.
- A64 instructions that are unchanged in Debug state on page H2-4856.

These instructions are CONSTRAINED UNPREDICTABLE in Debug state. In general, the permissible behaviors are:
- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- If the instruction reads the PC or PSTATE, it uses an UNKNOWN value.
- If the instruction modifies the PC or PSTATE, other than by advancing the PC to the sequentially next instruction, it sets DLR_EL0 and DSPSR_EL0 to UNKNOWN values.
- If the instruction is similar to a Debug state instruction, it executes as that Debug state instruction.
- The instruction has the same behavior as in Non-debug state.

The following list shows the permissible behaviors for A64 instruction in Debug state. An instruction might appear multiple times in the list, in which case the choice of permissible behaviors is any of those listed. An example of this is COMP.

Exception-generating instructions

These instructions are:
- SVC.
- HVC.
- SMC.
- BRK.
- HLT.

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- SVC behaves as DCP51.
- HVC behaves as DCP52.
- SMC behaves as DCP53.
- They generate the exception that the instruction would generate in Non-debug state. The exception is taken as described in Exceptions in Debug state on page H2-4874.

--- Note ---

SMC must not generate a Secure Monitor Call exception from Non-secure state if EDSER.SDD is set to 1.
Instructions that explicitly write to the PC (branches)

These instructions are:
- B, B.cond, BL, BLR, BR, CBZ, CBNZ, RET, TBZ, TBNZ.

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state without branching and set DSPSR_EL0 and DLR_EL0 to UNKNOWN values.

Exception return and related instructions

These instructions are:
- ERET.

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state without branching. They set DSPSR_EL0 and DLR_EL0 to UNKNOWN values, and either:
  - Execute the DRPS operation instead of performing an exception return, using UNKNOWN SPSR values.
  - Not change the Exception level.

Instructions that explicitly modify PSTATE, other than DCPS and DRPS

These instructions are:
- MSR DAIFSet (immediate), MSR DAIFClr (immediate), MSR SPSel (immediate).
- MSR NZCV (register), MSR DAIF (register), MSR SPSel (register).

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state, setting DSPSR_EL0 and DLR_EL0 to UNKNOWN values.

Instructions that request entry to a low-power state

These instructions are:
- WFE, WFI.

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They generate a synchronous exception if the corresponding instruction would be trapped in Non-debug state. See Configurable instruction enables and disables, and trap controls on page D1-1562.
- A WFE instruction clears the Event register if it is set.

—— Note ———

This means that these instructions must not suspend execution.
Instructions that read the PC

These instructions are:

- LDR (literal), LDRSW (literal).
- ADR, ADRP.
- PRFM (literal).

These instructions behave in one of the following ways:

- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state, using an UNKNOWN value for the PC operand.

Instructions that read the PSTATE.{N, Z, C, V} or other PSTATE fields

These instructions are:

- CSEL, CSINC, CSINV, CSNEG, CON, COMP, FCSEL, FCOMP, FCOMPE.
- ADC, ADCS, SBC, SBCS.
- MRS NZCV, MRS DAIF, MRS SPSel, MRS CurrentEL.

These instructions behave in one of the following ways:

- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state:
  - For the conditional operations and those using the PSTATE.C flag as an input, these instructions use an UNKNOWN value for the condition flag.
  - For the MRS instruction, they return an UNKNOWN value.

Instructions that explicitly modify the PSTATE. {N, Z, C, V, Q, GE}

These instructions are:

- ADDS, SUBS, ADCS, SBCS, ANDS, BICS, COM, COMP.
- FCMP, FCMPE, FCOMP, FCOMPE.
- MSR NZCV (register).

These instructions behave in one of the following ways:

- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state, setting DSPSR_EL0 and DLR_EL0 to UNKNOWN values.

All other instructions

These instructions behave in one of the following ways:

- They are UNDEFINED.
- They execute as a NOP.
- They have the same behavior as in Non-debug state.

Note

This includes instructions defined as UNPREDICTABLE or CONSTRAINED UNPREDICTABLE in Non-debug state. These instructions are UNPREDICTABLE or CONSTRAINED UNPREDICTABLE in Debug state.
Executing T32 instructions in Debug state

The following sections describe the behavior of the T32 instructions in Debug state:

- **T32 instructions that are changed in Debug state.**
- **T32 instructions that are unchanged in Debug state.**
- **T32 instructions that are CONSTRAINED UNPREDICTABLE in Debug state on page H2-4863.**

### T32 instructions that are changed in Debug state

The following T32 instructions are defined in Debug state, but are UNDEFINED in Non-debug state:

- **DCPS**

  **Note**

  DCPS can be UNDEFINED in certain conditions in Debug state. See DCPS<n> on page H2-4870.

- **MRC p15,3,<Rt>,c4,c5,0 (DSPSR).**
- **MCR p15,3,<Rt>,c4,c5,0 (DSPSR).**
- **MRC p15,3,<Rt>,c4,c5,1 (DLR).**
- **MCR p15,3,<Rt>,c4,c5,1 (DLR).**

In addition, ERET executes the DRPS operation in Debug state.

For more information see Debug state operations, DCPS, DRPS, MRS, MSR on page H2-4870.

### T32 instructions that are unchanged in Debug state

The following list shows the instructions that are unchanged in Debug state. Any T32 instruction that uses the PC or APSR.{N, Z, C, V} as the source or destination register is not included in the list. Moreover, the list only includes the 32-bit T32 encodings.

#### Any instruction that is UNDEFINED in Non-debug state

The list of instructions:

- Excludes any instruction listed in T32 instructions that are changed in Debug state.
- Excludes any instruction listed in T32 instructions that are CONSTRAINED UNPREDICTABLE in Debug state on page H2-4863 that is UNDEFINED because an enable or disable bit is not RES0 or RES1

#### Instructions that move System or Special-purpose registers to or from a general-purpose register

The list of instructions:

- Includes the instructions to transfer a general-purpose register to or from the DTR, which can be executed at any Exception level.
- Excludes APSR and CPSR access instructions.
- Excludes instructions for accessing banked registers for the current mode.

These instructions are:

- **MRS <banked_reg>, MSR <banked_reg>**.

  **Note**

  This does not apply to cases which are UNPREDICTABLE or CONSTRAINED UNPREDICTABLE in Non-debug state in the current mode.

- **MRC, MCR**.

  **Note**

  This includes all allocated System registers in the (coproc==0b111x) encoding space other than an MRC move to APSR.nzcv.
VMRS <vfp_system_reg>, VMSR <vfp_system_reg>.

--- Note ---
This includes all allocated Advanced SIMD and floating-point System registers, other than an a VMRS move to APSR_nzcv.

Floating-point moves between a SIMD&FP register and a general-purpose register

These instructions are:
- VMOV (between a general-purpose register and a single-precision register).
- VMOV (between a general-purpose register and a doubleword floating-point register).

SIMD moves between a SIMD&FP register and a general-purpose register

These instructions are:
- VMOV (between a general-purpose register and a scalar).

Barriers

These instructions are:
- ISB.
- DSB.
- DMB.

Memory access instructions at various access sizes

The following constraints apply:
- General purpose-registers only.
- One of the following addressing modes:
  - Immediate (8-bit or 12-bit) offset.
  - Immediate (8-bit) post-indexed.
  - Immediate (8-bit) pre-indexed.
  - Unprivileged (8-bit).
- Not literal.
- One of the following types:
  - (Single) register.
  - Dual.
  - Exclusive.
  - Exclusive doubleword.
  - Acquire/Release.
  - Acquire/Release Exclusive.
  - Acquire/Release Exclusive doubleword.

These instructions are:
- LDRT, LDRBT, LDRHT, LDRSBT, LDRSHT (immediate).
- LDREX, LDREXB, LDREXH, LDA, LDAB, LDAH, LDAEX, LDAEXB, LDAEXH.
- LDREXD, LDAEXD.
- STR.W, STRB.W, STRH.W, STRD (immediate).
- STRT, STRBT, STRHT (immediate).
- STREX, STREXB, STREXH, STL, STLB, STLH, STLEX, STLEXB, STLEXH.
- STREXD, STLEXD.

Move to general-purpose register

These instructions are:
- MOVW, MOVT (immediate).
System instructions, Send Event, NOP, and Clear Exclusive

The System instructions are Cache maintenance instructions, TLB maintenance instructions, and Address translation instructions. These are encoded in the (coproc==0b1111) System register encoding space.

These instructions are:

- ICIALLU, ICIALLUIS, ICIMVAU.
- DCCIMVAC, DCCISW, DCCMVCAC, DCCMVAU, DCCSW, DCIMVAC, DCISW.
- TLBIALL, TLBIALLH, TLBIALLHIS, TLBIALLIS, TLBIALLNSNH, TLBIALLNSNHIS, TLBIASID, TLBIASIDIS, TLBIIPAS2, TLBIIPAS2IS, TLBIIPAS2L, TLBIIPAS2LIS, TLBIMVA, TLBIMVAIS, TLBIMVAAL, TLBIMVAALIS, TLBIMVAH, TLBIMVAHIS, TLBIMVAIS, TLBIMVAL, TLBIMVALH, TLBIMVALHIS, TLBIMVALIS.
- ATS12NSOPR, ATS12NSOPW, ATS12NSOUR, ATS12NSOUW, ATS1CPR, ATS1CPW, ATS1CUR, ATS1CUW, ATS1HR, ATS1HW.
- BPIALL, BPIALLIS, BPIMVA.
- SEV.W, SEVL.W.
- NOP.W.
- CLREX.

T32 instructions that are CONSTRAINED UNPREDICTABLE in Debug state

This subsection describes all instruction not listed in either:

- T32 instructions that are changed in Debug state on page H2-4861.
- T32 instructions that are unchanged in Debug state on page H2-4861.

These instructions are CONSTRAINED UNPREDICTABLE in Debug state. In general, the permissible behaviors are:

- The instruction generates an Undefined Instruction exception.
- The instruction executes as a NOP.
- If the instruction reads the PC or PSTATE, it uses an UNKNOWN value.
- If the instruction modifies the PC or PSTATE, other than by advancing the PC to the sequentially next instruction, it sets DLR and DSPSR to UNKNOWN values.
- If the instruction is similar to a Debug state instruction, it executes as that Debug state instruction.
- The instruction has the same behavior as in Non-debug state.

The following list shows the permissible behaviors for T32 instruction in Debug state. An instruction might appear multiple times in the list, in which case the choice of permissible behaviors is any of those listed.

Exception-generating instructions

These instructions are:

- SVC.
- HVC.
- SMC.
- UDF.
- BKPT.
- HLT.

These instructions behave in one of the following ways:

- They are UNDEFINED.
- They execute as a NOP.
- SVC behaves as DCP51.
• HVC behaves as DCPS2.
• SMC behaves as DCPS3.
• They generate the exception the instruction would generate in Non-debug state. The exception is taken as described in *Exceptions in Debug state* on page H2-4874

**Note**
SMC must not generate a Secure Monitor Call exception from Non-secure state if EDSR.SDD is set to 1.

### Instructions that explicitly write to the PC (branches)

These instructions are:
- B, B (conditional), CBZ, CBNZ, BL.
- BX, BLX (register or immediate).
- BXJ, TBB, TBH.
- MOV pc and related instructions.
- LDR pc, LDM (with a register list includes the PC), POP (with a register list that includes the PC).

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state without branching and set DSPSR and DLR to UNKNOWN values.

### Exception return and related instructions, other than ERET

These instructions are:
- SRS, RFE, SUBS pc, 1r, and related instructions.

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state without branching, setting DSPSR_EL0 and DLR_EL0 to UNKNOWN values, and either:
  - Execute the DPRS operation instead of performing an exception return, using UNKNOWN SPSR values.
  - Not changing Exception level or PE mode.

### Instructions that explicitly modify PSTATE, other than DCPS and ERET

These instructions are:
- CPS, SETEND, IT.
- MSR APSR, CPSR (register or immediate).

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
- They execute as in Non-debug state, setting DSPSR_EL0 and DLR_EL0 to UNKNOWN values.

### Instructions that request entry to a low-power state

These instructions are:
- WFE, WFI.

These instructions behave in one of the following ways:
- They are UNDEFINED.
- They execute as a NOP.
• They generate a synchronous exception if the corresponding instruction would be trapped in Non-debug state. See Configurable instruction enables and disables, and trap controls on page G1-3885.

• A #FE instruction is permitted to clear the Event register if it is set.

Note

This means that these instructions must not suspend execution.

Instructions that read the PC

These instructions are:
• LDR (literal), LDRB (literal), LDRH (literal), LDRSB (literal), LDRSH (literal).
• ADR, ADRL, ADRH.
• PLD (literal), PLI (literal).

These instructions behave in one of the following ways:
• They are UNDEFINED.
• They execute as a NOP.
• They execute as in Non-debug state using an UNKNOWN value for the PC operand.

Instructions that read PSTATE.{N, Z, C, V} or other PSTATE fields

These instructions are:
• SEL, VSEL.
• ADC, SBC, all instructions with an RRX shift.
• MRS CPSR.

These instructions behave in one of the following ways:
• They are UNDEFINED.
• They execute as a NOP.
• They execute as in Non-debug state:
  — For the conditional operations and those using the PSTATE.C flag as an input, these instructions use an UNKNOWN value for the condition flag.
  — For the MRS instruction, they return an UNKNOWN value.

Instructions that explicitly modify PSTATE.{N, Z, C, V, Q, GE}

These instructions are:
• CMP, TST, TEQ, CMN.
• <opc>S.
• MRC p14,0,APSR_nzcv,c0,c1,0 (DBGDSRint).
• MSR CPSR, MSR APSR, (register or immediate).
• VMRS APSR_nzcv,FPSCR.
• QADD, QDADD, QSUB, QDUSB.
• SMLABB, SMLABT, SMLATB, SMLATT, SMLAD, SMLAWB, SMLAWT, SMLSD, SMLUD.
• SSAT, SSAT16, USAT, USAT16.
• SADD, SADD8, SADDB8, SSAX, SSUB, SSUB8, SSUB16.
• UADD, UADD8, UADD16, USAX, USAUB, USAUB, USUB, USUB16.

These instructions behave in one of the following ways:
• They are UNDEFINED.
• They execute as a NOP.
• They execute as in Non-debug state, setting DSPSR_EL0 and DLR_EL0 to UNKNOWN values.
All other instructions

These instructions behave in one of the following ways:

- They are UNDEFINED.
- They execute as a NOP.
- They have the same behavior as in Non-debug state.

Note

This includes instructions defined as UNPREDICTABLE or CONSTRAINED UNPREDICTABLE in Non-debug state. These instructions are CONSTRAINED UNPREDICTABLE in Debug state. This includes some T32 instructions that specify R15 as a destination or source register, such as:

```
MOV.W R15, #<uimm16>
LDREX R15, [Rn]
```

Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors describes the CONSTRAINED UNPREDICTABLE behavior for these instructions. In Debug state these CONSTRAINED UNPREDICTABLE choices are further restricted:

- Instructions that specify R15 as a destination register:
  - Are not permitted to branch, because the architecture does not define a branch operation in Debug state.
  - Might set DLR and DSPSR to UNKNOWN values.
  - Might have any of the other permitted behaviors.

- Instructions that specify R15 as a source operand:
  - Cannot use PC + offset, because there is no architecturally-defined PC in Debug state.
  - Might have any of the other permitted behaviors, including using an UNKNOWN value.

H2.4.3 Decode tables

The syntax in the tables is defined as follows:

1  The bit has a fixed value of 1.
0  The bit has a fixed value of 0.
!= The field has any value other than the value or values specified. The field might be an encoding field in the instruction whose value is supplied by the debugger.

Note

The instruction encodings in Chapter C6 A64 Base Instruction Descriptions and Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions might show these bits as (0) or (1). A debugger must set these bits to 0 or 1, as appropriate.

Any other value indicates an encoding field in the instruction whose value is supplied by the debugger. Some values might be reserved or UNDEFINED, in which case the instruction is UNDEFINED or CONSTRAINED UNPREDICTABLE in Debug state, as it is in Non-debug state.

For more information about the instruction encodings, see:

- Chapter C6 A64 Base Instruction Descriptions.
- Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions.

For information about the syntax used in Table H2-2 on page H2-4867, Table H2-3 on page H2-4867, Table H2-4 on page H2-4868, and Table H2-5 on page H2-4869, see:

- Common syntax terms on page C1-123.
- Assembler symbols on page F2-2404.

Table H2-2 shows the A64 instructions that are modified in Debug state. For details of how these are packed in EDITR, see \textit{EDITR, External Debug Instruction Transfer Register} on page H9-5036.

### Table H2-2 Modified A64 instructions in Debug state

<table>
<thead>
<tr>
<th>Description</th>
<th>3 1 3 0 2 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9876543210</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCPS&lt;opt&gt;</td>
<td>1 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>MRS</td>
<td>1 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>MSR accessing DSPSR_EL0</td>
<td>1 1 0 1 0 0 0 0 0 1 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>MSR accessing DLR_EL0</td>
<td>1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

Table H2-3 show the T32 instructions that are modified in Debug state, with the first halfword on the left side and the second halfword on the right side. For details of how these are packed in EDITR, See \textit{EDITR, External Debug Instruction Transfer Register} on page H9-5036.

### Table H2-3 Modified T32 instructions in Debug state

<table>
<thead>
<tr>
<th>Description</th>
<th>1 5 1 4 1 3 1 2 1 1 1 0 9876543210</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRC</td>
<td>MCR accessing DSPSR</td>
</tr>
<tr>
<td>MRC</td>
<td>MCR accessing DLR</td>
</tr>
<tr>
<td>ERET</td>
<td>1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>DCPS&lt;opt&gt;</td>
<td>1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
</tbody>
</table>
Table H2-4 lists the A64 instructions that are unchanged in Debug state.

### Table H2-4 A64 instructions that are unchanged in Debug state

<table>
<thead>
<tr>
<th>Rs</th>
<th>o2</th>
<th>L</th>
<th>0</th>
<th>Rs</th>
<th>o0</th>
<th>Rt2</th>
<th>Rn</th>
<th>Rt</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sf0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>sf0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>if0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>hw</td>
<td>imm16</td>
<td>Rd</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>size</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>o2</td>
<td>L</td>
<td>0</td>
</tr>
<tr>
<td>size</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>o2</td>
<td>L</td>
<td>1</td>
</tr>
<tr>
<td>size</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>o2</td>
<td>L</td>
</tr>
<tr>
<td>size</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>o2</td>
<td>L</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

H2-4868

Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.

Non-Confidential

ARM DDI 0487A

ID092916
Table H2-5 lists the T32 instructions that are unchanged in Debug state. It shows the T32 instructions with the first halfword on the left side and the second halfword on the right side.

### Table H2-5 T32 instructions that are unchanged in Debug state

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>VMOV &lt;Dm&gt;,&lt;Rt&gt;,&lt;Rt2&gt;</code></td>
<td>CRm</td>
</tr>
<tr>
<td><code>VMOV &lt;Rt&gt;,&lt;Rt2&gt;,&lt;Dm&gt;</code></td>
<td>CRm</td>
</tr>
<tr>
<td><code>VMOV &lt;Sn&gt;,&lt;Rt&gt;</code></td>
<td></td>
</tr>
<tr>
<td><code>VMOV.&lt;size&gt; &lt;Dd&gt;[&lt;x&gt;],&lt;Rt&gt;</code></td>
<td></td>
</tr>
<tr>
<td><code>VMOV.&lt;dt&gt; &lt;Rt&gt;,&lt;Dd&gt;[&lt;x&gt;]</code></td>
<td></td>
</tr>
<tr>
<td><code>VMRS</code></td>
<td></td>
</tr>
<tr>
<td><code>VMRS &lt;spec_reg&gt;&lt;mode&gt;,&lt;Rn&gt;</code></td>
<td></td>
</tr>
<tr>
<td><code>MSR &lt;spec_reg&gt;&lt;mode&gt;,&lt;Rn&gt;</code></td>
<td></td>
</tr>
<tr>
<td><code>NOP.W</code></td>
<td></td>
</tr>
<tr>
<td><code>SEV.W</code></td>
<td></td>
</tr>
<tr>
<td><code>DSB</code>, <code>DMB</code>, <code>ISB</code></td>
<td></td>
</tr>
<tr>
<td><code>MRS &lt;Rd&gt;,&lt;spec_reg&gt;&lt;mode&gt;</code></td>
<td></td>
</tr>
<tr>
<td><code>MRS &lt;Rd&gt;,SPSR</code></td>
<td></td>
</tr>
<tr>
<td>`STR{B</td>
<td>H}.W `(12-bit immediate)</td>
</tr>
<tr>
<td>`LDR{SB</td>
<td>SH</td>
</tr>
<tr>
<td>`LDR{SB</td>
<td>SH</td>
</tr>
</tbody>
</table>

### H2.4.4 Security in Debug state

If EL3 is implemented or the implemented Security state is Secure state, security in Debug state is governed by the Secure debug disabled flag, **EDSCR.SDD**.

**On entry to Debug state**

If entering in Secure state, **EDSCR.SDD** is set to 0. Otherwise **EDSCR.SDD** is set to the inverse of `ExternalSecureInvasiveDebugEnabled()`. That is:

- If `ExternalSecureInvasiveDebugEnabled() == TRUE`, **EDSCR.SDD** is set to 0.
- If `ExternalSecureInvasiveDebugEnabled() == FALSE`, **EDSCR.SDD** is set to 1.

**Note**

Normally, if `ExternalSecureInvasiveDebugEnabled() == FALSE` then halting is prohibited and it is not possible to enter Debug state from Secure state. However, because changes to the authentication signals require a **Context synchronization event** to guarantee their effect, there is a period during which the PE might halt even though the authentication signals prohibit halting.
In Debug state

The value of EDSCR.SDD does not change, even if ExternalSecureInvasiveDebugEnabled() changes.

--- Note ---

- DBGAUTHSTATUS_EL1.{SNID, SID, NSNID, NSID} are not frozen in Debug state.
- If EDSCR.SDD set to 1 in Debug state, then there is no means to enter Secure state from Non-secure state. In this case it is impossible for the PE to be in Secure state. This is a general principle of behavior in Debug state.

In Non-debug state

EDSCR.SDD returns the inverse of ExternalSecureInvasiveDebugEnabled(). If the authentication signals that control ExternalSecureInvasiveDebugEnabled() change, a Context synchronization event is required to guarantee their effect.

--- Note ---

- In Non-debug state, EDSCR.SDD is unaffected by the Security state of the PE.
- A Context synchronization event is also required to guarantee that changes in the authentication signals are visible in DBGAUTHSTATUS_EL1.{SNID, SID, NSNID, NSID}.

If EL3 is not implemented and the implemented Security state is Non-Secure state, EDSCR.SDD is RES1.

H2.4.5 Privilege in Debug state

The only additional privileges offered to Debug state are:

- The privilege to execute Debug state operations, DCPS, DRPS, MRS, MSR.
- The privilege to execute DTR access instructions regardless of the Exception level and traps.

The DTR access instructions can be executed at any Exception level, including EL0, regardless of any control register settings that might force these instructions to be UNDEFINED or trapped in Non-debug state. These instruction are:

- The MRS and MSR instructions that access DBGDTR_EL0, DBGDTRTX_EL0, and DBGDTRRX_EL0 in AArch64 state.
- The MRC and MCR instructions that access DBGDTRTXint and DBGDTRRXint in AArch32 state.

All other instructions operate with the privilege determined by the current Exception level and security state. This applies to all Special-purpose and System registers accesses, memory accesses, and UNDEFINED instructions, and includes generating exceptions when the System registers trap or disable an instruction.

H2.4.6 Debug state operations, DCPS, DRPS, MRS, MSR

ARMv8 defines operations to change between Exception levels in Debug state. These operations can also change the mode at the current Exception level.

DCPS<n>

Executing a DCPS<n> instruction in Debug state moves the PE to a higher Exception level or to a specific mode at the current Exception level.

If the DCPS<n> instruction is executed in AArch32 state and the target Exception level is using AArch64:

- The current instruction set switches from T32 to A64.
- The effect on registers that are not visible or only partially visible in AArch32 state is the same as for system calls in Non-debug state. See Execution state on page D1-1501.
Otherwise, the instruction set state does not change.

If the target Exception level is the same as the current Exception level, then the PE does not change Exception level. However, the PE might change mode.

The effect on endianness is the same as for exceptions and exception returns in Non-debug state:

- In AArch64 state the current endianness is determined by the value of SCTLX EE for the target Exception level.
- In AArch32 state the current endianness is determined by the value of SCTLX EE or HSCTLX EE for the target Exception level.

The DCPS<name> instructions are:

**In AArch64 state**
- DCPS1
- DCPS2
- DCPS3

**In AArch32 state, in the T32 instruction set only**
- DCPS1 variant
- DCPS2 variant
- DCPS3 variant

The DCPS instructions are UNDEFINED in Non-debug state.

**Table H2-6** shows the target of the instruction. In Table H2-6 the entries have the following meaning:

<table>
<thead>
<tr>
<th>Target</th>
<th>Description</th>
</tr>
</thead>
</table>
| EL1h/Svc | This means that the target is:  
- EL1h if EL1 is using AArch64.  
- EL1 and Supervisor mode if EL1 is using AArch32. |
| EL2h/Hyp | This means that the target is:  
- EL2h if EL2 is using AArch64.  
- EL2 and Hyp mode if EL2 is using AArch32. |
| EL3h/Monitor | This means that the target is:  
- EL3h if EL3 is using AArch64.  
- EL3 and Monitor mode if EL3 is using AArch32. |
| Svc | Secure Supervisor mode, in EL3 using AArch32. |
| Monitor | Secure Monitor mode, in EL3 using AArch32. |

**Table H2-6 Target for DCPS instructions in Debug state**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Target when DCPS instruction executed at stated Exception level:</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL0</td>
<td>EL1</td>
</tr>
<tr>
<td>DCPS1</td>
<td>EL1h/Svc</td>
</tr>
<tr>
<td>DCPS2</td>
<td>EL2h/Hyp</td>
</tr>
<tr>
<td>DCPS3</td>
<td>EL3h/Monitor</td>
</tr>
</tbody>
</table>

In AArch32 Monitor mode, DCPS1 and DCPS3 clear SCR.NS to 0.
### Note
In AArch64 state, at EL3, DCPS<sub>n</sub> does not change SCR_EL3.NS.

However:

- **DCPS1** is undefined at EL0 in Non-secure state if either:
  - EL2 is implemented and using AArch64 and HCR_EL2.TGE == 1.
  - EL2 is implemented and using AArch32 and HCR.TGE == 1.
- **DCPS2** is undefined at all exception levels if EL2 is not implemented.
- **DCPS2** is undefined at the following exception levels if EL2 is implemented:
  - At EL0 and EL1 in Secure state.
  - At EL3 if EL3 is using AArch32.
- **DCPS3** is undefined at all exception levels if either:
  - EDSCR.SDD == 1.
  - EL3 is not implemented.

### Note
The references to DCPS1, DCPS2, and DCPS3 in this section link to the descriptions of the instructions in the A64 instruction set. The DCPS<sub>n</sub> instructions are also defined in the T32 instruction set, see DCPS1, DCPS2, DCPS3 on page F5-2657. These instructions are not defined in the A32 instruction set, because A32 instructions cannot be executed in Debug state.

On executing a DCPS instruction:

- If the target exception level is using AArch64:
  - ELR_ELx of the target exception level becomes UNKNOWN.
  - SPSR_ELx of the target exception level becomes UNKNOWN.
  - ESR_ELx of the target exception level becomes UNKNOWN.
  - DLR_EL0 and DSPSR_EL0 become UNKNOWN.
- If the target exception level is using AArch32 DLR and DSPSR become UNKNOWN and:
  - If the target exception level is EL1 or EL3, the LR and SPSR of the target mode become UNKNOWN.
  - If the target exception level is EL2, then ELR_hyp, SPSR_hyp, and HSR become UNKNOWN.

If the target exception level is using AArch32, and the target exception level is EL1 or EL3, the LR and SPSR of the target mode become UNKNOWN.

The DCPSInstruction() function is described in Chapter J1 ARMv8 Pseudocode.

### DRPS
Executing the DRPS operation in Debug state moves the PE to a lower Exception level, or to another PE mode at the current Exception level, by copying the current SPSR to PSTATE.

If DRPS is executed in AArch64 state and the target Exception level is using AArch32:

- The current instruction set switches from A64 to T32.
- The effect on registers that are not visible or only partially visible in AArch32 state is the same as for exception returns in Non-debug state. See Execution state on page D1-1501.

Otherwise the instruction set state does not change.

If the target Exception level is the same as the current Exception level, then the PE does not change Exception level. However, the PE might change mode.
The effect on endianness is the same as for exceptions and exception returns in Non-debug state:

- If targeting an Exception level using AArch64, current endianness is set according to SCTLR_ELx.EE, or SCTLR_EL1.E0E for the target Exception level.
- If targeting an Exception level using AArch32, current endianness is set by SPSR.E as appropriate.

The DRPS instructions are:

**In AArch64 state**

- DRPS

**In AArch32 state, in the T32 instruction set only**

- ERET

If the SPSR specifies an illegal exception return, then PSTATE.\{M, nRW, EL, SP\} are unchanged and PSTATE.IL is set to 1. For further information on illegal exception returns, see *Illegal return events from AArch64 state* on page D1-1537.

PSTATE.\{N, Z, C, V, Q, GE, IT, T, SS, D, A, I, F\} are ignored in Debug state. This means that the effect of the DRPS operation on these fields is to set them to an **UNKNOWN** value that might be the value from the SPSR. For more information see *Process state (PSTATE) in Debug state* on page H2-4855.

All other PSTATE fields are copied from SPSR.

**DRPS is UNDEFINED** at EL0 and in Non-debug state.

--- **Note** ---

Unlike an exception return, the DRPS operation has no architecturally-defined effect on the Event Register and exclusive monitors. DRPS might set the Event Register or clear the exclusive monitors, or both, but this is not a requirement and debuggers must not rely on any implementation specific behavior.

---

On executing a DRPS instruction:

- If the target Exception level is using AArch64:
  - DLR_EL0 and DSPSR_EL0 become **UNKNOWN**.
- If the target Exception level is using AArch32:
  - DLR and DSPSR become **UNKNOWN**.

The **DRPSInstruction()** function is described in Chapter J1 *ARMv8 Pseudocode*.

**MRS and MSR**

The other Debug state instructions are used to read or write DLR_EL0 and DSPSR_EL0.

These instructions are:

**In AArch64 state**

- MRS
- MSR (register)

**In AArch32 state**

- MRC
- MCR

MRS <Xt>, DLR_EL0 ; Copy DLR_EL0 to <Xt>
MRS <Xt>, DSPSR_EL0 ; Copy DSPSR_EL0 to <Xt>
MSR DLR_EL0, <Xt> ; Copy <Xt> to DLR_EL0
MSR DSPSR_EL0, <Xt> ; Copy <Xt> to DSPSR_EL0
These instructions can be executed at any Exception level when in Debug state, including EL0. They are UNDEFINED in Non-debug state.

### H2.4.7 Exceptions in Debug state

The following sections describe how exceptions are handled in Debug state:

- *Generating exceptions when in Debug state.*
- *Taking exceptions when in Debug state.*
- *Reset in Debug state on page H2-4876.*

#### Generating exceptions when in Debug state

In Debug state:

- Instruction Abort exceptions cannot happen because instructions are not fetched from memory.
- Interrupts, including SError and virtual interrupts are ignored and remain pending:
  - The pending interrupt remains visible in ISR.
- Debug exceptions and debug events are ignored.
- SCR.EA is treated as if it were set to 0, regardless of its actual state, other than for the purpose of reading the bit.
- Any attempt to execute an instruction bit pattern that is an allocated instruction at the current Exception level, but is listed in *Executing instructions in Debug state on page H2-4855* as UNDEFINED in Debug state, generates an exception, that is taken to the current Exception level, or to EL1 if executing at EL0.

<table>
<thead>
<tr>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>If the exception is taken to an Exception level that is using AArch32 then it is taken as an Undefined Instruction exception.</td>
</tr>
</tbody>
</table>

The priority and syndrome for these exceptions is the same as for executing an encoding that does not have an allocated instruction.

- Instructions executed at EL2, EL1 and EL0 that are configured by EL3 control registers to trap to EL3:
  - When the value of EDSCR.SDD is 0, generate the appropriate trap exception that is taken to EL3.
  - When the value of EDSCR.SDD is 1, are treated as UNDEFINED and generate an exception that is taken to the current Exception level, or to EL1 if the instruction is executed at EL0. If the exception is taken to an Exception level that is using AArch32 it is taken as an Undefined Instruction exception. If the exception is taken to an Exception level using AArch64 or to AArch32 Hyp mode, then it is reported with an EC value of 0x00.

Otherwise configurable traps, enables, and disables for instructions are unaffected by Debug state, and executing an affected instruction generates the appropriate exception.

Otherwise, synchronous exceptions, including Data Aborts, are generated as they would be in Non-debug state and taken to the appropriate Exception level in Debug state.

<table>
<thead>
<tr>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>If EDSCR.SDD == 1 then an exception from Non-secure state is never taken to Secure state. See <em>Security in Debug state on page H2-4869.</em></td>
</tr>
</tbody>
</table>

#### Taking exceptions when in Debug state

When the PE is in Debug state, all exceptions are synchronous. When an exception is generated, it is taken to Debug state. This means that:

- The target Exception level is as defined for the exception in Non-debug state.
• If the target Exception level is using AArch32 then the target PE mode is as defined for the exception in Non-debug state.

• The exception syndrome is reported as defined for the exception in Non-debug state, except for the case described in Data Aborts in Memory access mode on page H4-4914 for which the reporting requirements are relaxed.

The exception syndrome is reported using the syndrome register or registers for the target Exception level. In AArch64 state, these are ESR_ELx, and FAR_ELx. In AArch32 state, these are DFSR, DFAR, HSR, HDFAR, and HPFAR. For example:

— If a Data Abort exception is taken to Abort mode at EL1 or EL3 and the exception is taken from AArch32 state and using the Short-descriptor translation table format, the DFSR reports the exception using the Short-descriptor format fault encoding. For exceptions other than Data Abort exceptions taken to Abort mode, DFSR is not updated.

— If an instruction is trapped to an Exception level using AArch64 due to a configurable trap, disable, or enable, the exception code reported is the same as it would be in Non-debug state.

The effect on auxiliary syndrome registers, such as AFSR, is IMPLEMENTATION DEFINED.

Note

Generally, the AArch32 Fault Address Registers (FARs) and Fault Status Registers (FSRs) are not described as syndrome registers, although the term is appropriate to their function.

• The PE remains in Debug state and changes to the target mode.

• If EL3 is using AArch32 and the exception is taken from Monitor mode, SCR.NS is cleared to 0.

• If the exception is taken to an Exception level using AArch32, the PE continues to execute T32 instructions, regardless of the TE bit in the System register for the target Exception level.

• The endianness switches to that indicated by the EE bit of the System register for the target Exception level.

• The SPSR for the target Exception level or mode is corrupted and becomes UNKNOWN.

• If the target Exception level is using AArch64, ELR_ELx for the target Exception level becomes UNKNOWN.

• If the target Exception level is EL2 using AArch32, ELR_hyp becomes UNKNOWN.

• If the target Exception level is EL1 or EL3 using AArch32, LR_<mode> for the target mode becomes UNKNOWN.

• DLR and DSPSR become UNKNOWN.

• The cumulative error flag, EDSCR.ERR, is set to 1. See Cumulative error flag on page H4-4918.

• PSTATE.IL is cleared to 0.

• PSTATE.{IT, T, SS, D, A, I, F} are set to UNKNOWN values, and PSTATE.{N, Z, C, V, Q, GE} are unchanged. However, these fields are ignored and are not observable in Debug state. For more information see Process state (PSTATE) in Debug state on page H2-4855.

The debugger must save any state that can be corrupted by an exception before executing an instruction that might generate another exception.

Pseudocode description of taking exceptions in Debug state

The pseudocode function AArch64.TakeException() shows the behavior when the PE takes an exception to an Exception level using AArch64 in Non-debug state. In Debug state, this is replaced with the function AArch64.TakeExceptionInDebugState().
The pseudocode functions `AArch32.EnterMode()`, `AArch32.EnterHypMode()`, and `AArch32.EnterMonitorMode()` show the behavior when the PE takes an exception to an Exception level using AArch32 in Non-debug state. In Debug state:

- `AArch32.EnterMode()` is replaced with the function `AArch32.EnterModeInDebugState()`.
- `AArch32.EnterHypMode()` is replaced with the function `AArch32.EnterHypModeInDebugState()`.
- `AArch32.EnterMonitorMode()` is replaced with `AArch32.EnterMonitorModeInDebugState()`.

**Reset in Debug state**

If the PE is reset when in Debug state, it exits Debug state and enters Non-debug reset state. When the PE is in reset state, `EDSCR.STATUS == 0b000010` and writes to `EDITR` are ignored.

---

**Note**

If `EDECR.RCE == 1`, meaning that a Reset Catch debug event is programmed, and if halting is allowed on exiting reset state, then on exiting reset state the PE halts and re-enters Debug state. See *Reset Catch debug events* on page H3-4902. All PE registers have taken their reset values, which might be **UNKNOWN**.

**H2.4.8 Accessing registers in Debug state**

Register accesses are unchanged in Debug state. The view of each register is determined by either the current Exception level or the mode, or both, and accesses might be disabled or trapped by controls at a higher Exception level.

**General-purpose register access, other than AArch64 state SP access**

A single general-purpose register can be read by issuing an `MSR` instruction through the ITR to write `DBGDTR_EL0` in AArch64 state, or an `MCR` instruction through the ITR to write `DBGDTR TXINT` in AArch32 state. The debugger can then read the DTR register or registers through the external debug interface. The reverse sequence writes to a general-purpose register.

Figure H2-1 on page H2-4877 shows the reading and writing of general-purpose registers, other than SP, in Debug state in AArch64 state.
Figure H2-1 Reading and writing general-purpose registers, other than SP, in Debug state in AArch64 state
Figure H2-2 shows the reading and writing of general-purpose registers in Debug state in AArch32 state.

![Diagram of reading and writing general-purpose registers in Debug state](image)

**SIMD and floating-point register, System register, and AArch64 state SP accesses**

To read a SIMD and floating-point register or a System register, the debugger must first copy the value into a general-purpose register using:

- An `FMOV` instruction in AArch64 state or a `VMOV` instruction in AArch32 state for floating-point transfers to SIMD and FP registers.
- A `UMOV` instruction in AArch64 state or a `VMOV` instruction in AArch32 state for SIMD transfers to SIMD and FP registers.
- An `MRS` instruction in AArch64 state or an `MRC` instruction in AArch32 state for System registers.
- An `MOV Xd,SP` instruction for the SP register in AArch64 state.

The debugger can then read out the particular general-purpose register. The reverse sequence writes a register.

**PC and PSTATE access**

The debugger reads the program counter and PSTATE of the process being debugged through the DLR_EL0 and DSPSR_EL0 System registers. The actual values of PC and PSTATE cannot be directly observed in Debug state:

- Instructions that are used for direct reads and writes of PC and PSTATE in Non-debug state are UNDEFINED in Debug state.
- On taking an exception, ELR_ELx and SPSR_ELx at the target exception level are UNKNOWN. They do not record the PC and PSTATE.

PSTATE.₂{IL, E, M, nRW, EL, SP} are indirectly read by instructions executed in Debug state, but all other PSTATE fields are ignored and cannot be observed. See also:

- *Process state (PSTATE) in Debug state on page H2-4855.*
- *Executing instructions in Debug state on page H2-4855.*
• Exceptions in Debug state on page H2-4874.

H2.4.9 Accessing memory in Debug state

How the PE accesses memory is unchanged in Debug state. This includes:

• The operation of the MMU, including address translation, tagged address handling, access permissions, memory attribute determination, and the operation of any TLBs.
• The operation of any caches and coherency mechanisms.
• Alignment support.
• Endianness support.
• The Memory order model.

Simple memory transfers

Simple memory accesses can be performed in Debug state by issuing memory access instructions through the ITR and passing data through the DTR registers. Executing instructions in Debug state on page H2-4855 lists the memory access instructions that are supported in Debug state.

Bulk memory transfers

Memory access mode can accelerate bulk memory transfers in Debug state. See DCC and ITR access modes on page H4-4912.
### H2.5 Exiting Debug state

The PE exits Debug state when it receives a Restart request trigger event. If EDSCR.ITE == 0 the behavior of any instruction issued through the ITR in Normal access mode or an operation issued by a DTR access in memory access mode that has not completed execution is CONSTRAINED UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state after the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

**Note**

- Implementations can set EDSCR.ITE to 1 to indicate that further instructions can be accepted by ITR before the previous instructions have completed. If any previous instruction has not completed and EDSCR.ITE == 1, then the PE must complete these instructions in Debug state before executing the restart sequence. EDSCR.ITE == 0 indicates that the PE is not ready to restart.
- A debugger must observe that any instructions issued through EDITR that might generate a synchronous exception, as complete, before issuing a restart request. It can do this by observing the completion of a later instruction, as synchronous exceptions must occur in program order. For example, a debugger can observe that an instruction that reads or writes a DTR register is complete because of its effect on the EDSCR.\{TXfull, RXfull\} flags.

On exiting Debug state, the PE sets the program counter to the address in DLR, where:

- If exiting to AArch32 state:
  - Bits[31:1] of the PC are set to the value of bits[31:1] of DLR.
  - Bit[0] of the PC is set to a CONSTRAINED UNPREDICTABLE choice of 0 or the value of bit[0] in DLR.
- If exiting to AArch64 state:
  - Bits[63:56] of DLR_EL0 might be ignored as part of tagged address handling. See [Address tagging in AArch64 state](#) on page D4-1724.
  - Otherwise the PC is set from DLR_EL0.

**Note**

Bits[63:32] of DLR_EL0 are ignored when exiting to AArch32 state.

Exit from Debug state can give rise to a PC alignment fault exception when the program counter is used. Unlike an exception return, this might also happen when returning to AArch32 state. For more information, see [PC alignment checking](#) on page D1-1515.

On exiting Debug state, PSTATE is set from DSPSR in the same way that an exception return sets PSTATE from SPSR_ELx:

- The same illegal exception return checks that apply to an exception return also apply to exiting Debug state. If the return from Debug state is an illegal exception return then the effect on PSTATE and the PC is the same as for any other exception return. See [Exception return](#) on page D1-1536 and [Exception return to an Exception level using AArch32](#) on page G1-3834.
- The checks on the PSTATE.IT bits that apply to exiting Debug state into AArch32 state are the same as those that apply to an exception return. See Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.
• **PSTATE.SS** is copied from **DPSR.SS** if all of the following hold:
  — MDSCR_EL1.SS == 1.
  — The debug target Exception level is using AArch64.
  — Software step exceptions from the restart Exception level are enabled.

Otherwise **PSTATE.SS** is set to 0.

--- **Note**

Unlike a return using **ERET**, **PSTATE.SS** must be restored from **DPSR.SS** because otherwise it is **UNKNOWN**.

However, if **OSDLR.DLK == 1** and **DBGPRCR.CORENPDRQ == 0**, meaning the OS Double Lock is locked in Non-debug state and therefore Software Step exceptions are disabled, but otherwise Software Step exceptions would be enabled from the restart Exception level, it is **CONSTRAINED UNPREDICTABLE** whether **PSTATE.SS** is copied from **DPSR.SS**.

--- **Note**

• One important difference between Debug state exit and an exception return is that the PE can exit Debug state at EL0. Despite this, the behavior of an exit from Debug state is similar to an exception return. For example, **PSTATE.{D, A, I, F}** is updated regardless of the value of **SCTLR_EL1.UMA**.

• Exit from Debug state has no architecturally-defined effect on the Event Register and exclusive monitors. An exit from Debug state might set the Event Register or clear the exclusive monitors, or both, but this is not a requirement and debuggers must not rely on any implementation specific behavior.

The **ExitDebugState()** function is described in Chapter J1 **ARMv8 Pseudocode**.
H2 Debug State
H2.5 Exiting Debug state
Chapter H3
Halting Debug Events

This chapter describes a particular class of debug events. It contains the following sections:

- Introduction to Halting debug events on page H3-4884.
- Halting Step debug events on page H3-4886.
- Halt Instruction debug event on page H3-4896.
- Exception Catch debug event on page H3-4897.
- External Debug Request debug event on page H3-4900.
- OS Unlock Catch debug event on page H3-4901.
- Reset Catch debug events on page H3-4902.
- Software Access debug event on page H3-4903.
- Synchronization and Halting debug events on page H3-4904.

Note

Table K12-1 on page K12-5660 disambiguates the general register references used in this chapter.
H3.1 Introduction to Halting debug events

External debug defines Halting debug events. The following Halting debug events are available in ARMv8:

- Halting Step debug events on page H3-4886.
- Halt Instruction debug event on page H3-4896.
- Exception Catch debug event on page H3-4897.
- External Debug Request debug event on page H3-4900.
- OS Unlock Catch debug event on page H3-4901.
- Reset Catch debug events on page H3-4902.
- Software Access debug event on page H3-4903.

If halting is allowed, a Halting debug event halts the PE. The PE enters Debug state.

In addition, breakpoints and watchpoints might halt the PE if halting is allowed. See Breakpoint and Watchpoint debug events on page H2-4846. Because breakpoints and watchpoints can generate an exception or halt the PE, Breakpoint and Watchpoint debug events are not classified as Halting debug events.

For a definition of Debug state, see Chapter H2 Debug State. For a definition of halting allowed, see Halting allowed and halting prohibited on page H2-4845.

Debug state entry and debug event prioritization on page H2-4847 describes the behavior when multiple debug events are generated by an instruction.

See also Synchronization and Halting debug events on page H3-4904.

Table H3-1 shows the behavior of Breakpoint, Watchpoint, and Halting debug events.

### Table H3-1 Summary of debug events and possible outcomes

<table>
<thead>
<tr>
<th>Debug event type</th>
<th>PE behavior when halting is:</th>
<th>Allowed</th>
<th>Prohibited</th>
</tr>
</thead>
<tbody>
<tr>
<td>Breakpoint and Watchpoint debug events on page H2-4846</td>
<td>Halt</td>
<td></td>
<td>See Table D2-1 on page D2-1628 and Table G2-1 on page G2-3925</td>
</tr>
<tr>
<td>Halt Instruction debug event on page H3-4896</td>
<td>Halt</td>
<td></td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>Software Access debug event on page H3-4903</td>
<td>Halt</td>
<td></td>
<td>Ignored</td>
</tr>
<tr>
<td>Exception Catch debug event on page H3-4897</td>
<td>Halt</td>
<td></td>
<td>Ignored</td>
</tr>
<tr>
<td>Halting Step debug events on page H3-4886</td>
<td>Halt</td>
<td></td>
<td>Pended</td>
</tr>
<tr>
<td>External Debug Request debug event on page H3-4900</td>
<td>Halt</td>
<td></td>
<td>Pended</td>
</tr>
<tr>
<td>Reset Catch debug events on page H3-4902</td>
<td>Halt</td>
<td></td>
<td>Pended</td>
</tr>
<tr>
<td>OS Unlock Catch debug event on page H3-4901</td>
<td>Pended</td>
<td></td>
<td>Pended</td>
</tr>
</tbody>
</table>

Table H3-2 shows where the pseudocode for each Halting debug event type is located.

### Table H3-2 Pseudocode description of Halting debug events

<table>
<thead>
<tr>
<th>Halting debug event type</th>
<th>Pseudocode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Halt Instruction debug event on page H3-4896</td>
<td>HLT on page C6-529 for AArch64 and HLT on page F5-2675 for AArch32</td>
</tr>
<tr>
<td>Software Access debug event on page H3-4903</td>
<td>Pseudocode description of Software Access debug event on page H3-4903</td>
</tr>
<tr>
<td>Exception Catch debug event on page H3-4897</td>
<td>Pseudocode description of Exception Catch debug events on page H3-4899</td>
</tr>
<tr>
<td>Halting Step debug events on page H3-4886</td>
<td>Pseudocode description of Halting Step debug events on page H3-4895</td>
</tr>
</tbody>
</table>
### Table H3-2 Pseudocode description of Halting debug events (continued)

<table>
<thead>
<tr>
<th>Halting debug event type</th>
<th>Pseudocode</th>
</tr>
</thead>
<tbody>
<tr>
<td>External Debug Request debug event on page H3-4900</td>
<td>Pseudocode description of External Debug Request debug events on page H3-4900</td>
</tr>
<tr>
<td>Reset Catch debug events on page H3-4902</td>
<td>Pseudocode description of Reset Catch debug event on page H3-4902</td>
</tr>
<tr>
<td>OS Unlock Catch debug event on page H3-4901</td>
<td>Pseudocode description of OS Unlock Catch debug event on page H3-4901</td>
</tr>
</tbody>
</table>
### H3.2 Halting Step debug events

Halting Step is a debug resource that a debugger can use to make the PE step through code one instruction at a time. This section describes the Halting Step debug events. It is divided into the following sections:

- **Overview of a Halting Step debug event.**
- **The Halting Step state machine.**
- **Using Halting Step on page H3-4889.**
- **Detailed Halting Step state machine behavior on page H3-4889.**
- **Synchronization and the Halting Step state machine on page H3-4892.**
- **Stepping T32 IT instructions on page H3-4893.**
- **Disabling interrupts while stepping on page H3-4894.**
- **Syndrome information on Halting Step on page H3-4894.**
- **Pseudocode description of Halting Step debug events on page H3-4895.**

The architecture describes the behavior as a simple Halting Step state machine. See *The Halting Step state machine.*

#### H3.2.1 Overview of a Halting Step debug event

The behavior of Halting Step is defined by a state machine, shown in Figure H3-1 on page H3-4888. A Halting Step debug event executes a single instruction and then returns control to the debugger. When the debugger software wants to execute a Halting Step:

1. With the PE in Debug state, the debugger activates Halting Step.
2. The debugger signals the PE to exit Debug state and return to the instruction that is to be stepped.
3. The PE executes that single instruction.
4. The PE enters Debug state before executing the next instruction.

However, an exception might be generated while the instruction is being stepped. That is either:

- A synchronous exception generated by the instruction being stepped.
- An asynchronous exception taken before or after the instruction being stepped.

Halting Step has its own enable control bit, EDECR.SS and EDES.R.SS.

---

**Note**
Because the Halting Step state machine states occur as a result of normal PE operation, the states can be described as both:

- PE states.
- Halting Step states.

---

#### H3.2.2 The Halting Step state machine

The state machine states are:

**Inactive**

Halting Step is inactive. No Halting Step debug events can be generated, therefore execution is not affected by Halting Step. The PE is in this state whenever either of the following is true:

- Halting Step is disabled. That is, EDECR.SS is set to 0 and EDES.R.SS is set to 0.
- Halting is prohibited. See *Halting the PE on debug events on page H2-4845.*

In Figure H3-1 on page H3-4888 this state is shown in red.

**Active-not-pending**

Halting Step is enabled and active. This is the state in which the PE steps an instruction. EDECR.SS == 1 and EDES.R.SS == 0. Software must not set EDECR.SS to 1 unless the PE is in Debug state, otherwise behavior is CONSTRAINED UNPREDICTABLE, as described in *Changing the value of EDECR.SS when not in Debug state on page H3-4893.*

In Figure H3-1 on page H3-4888 this state is shown in green.
**Active-pending**

Halting Step is enabled and active. The step has completed, and the PE enters Debug state.

$\text{EDESR.SS} == 1$.

In Figure H3-1 on page H3-4888 this state is shown in green.

Whenever Halting Step is enabled and active, whether the state machine is in the active-not-pending state or in the active-pending state depends on $\text{EDESR.SS}$. *Halting Step state machine states* on page H3-4889 shows this.

In the simple sequential execution of the program the PE executes the Halting Step state machine, as follows:

1. Initially, Halting Step is inactive.
2. After exiting Debug state, Halting Step is active-not-pending.
3. The PE executes an instruction and Halting Step is active-pending.
4. The pending Debug state entry is taken on the next instruction and the step is complete.

Exceptions and other changes to the PE context can interrupt this sequence.
Figure H3-1 shows a Halting Step state machine.

Halting step is disabled

[Diagram showing the state machine with states and transitions]

Halting step is enabled

[Diagram showing the state machine with states and transitions]

Execution within Secure state

[Diagram showing the state machine with states and transitions]

Execution within Secure state

[Diagram showing the state machine with states and transitions]

a. Step completed occurs when:
   • A debug event, other than a Halting Step debug event, causes entry into Debug state.

b. Step completed occurs when:
   • An instruction is executed without taking an exception.
   • An exception is taken to a state where halting is allowed.
   • A reset.

c. Step completed occurs when:
   • An SMC exception is taken to Secure state where halting is prohibited.

Figure H3-1 Halting Step state machine
### Note

Figure H3-1 on page H3-4888 only describes state transitions to and from the inactive state by exit from Debug state, executing an exception return, or taking an exception. Other changes to the PE context, including writes to registers such as EDECR and OSDLR and changes to the authentication interface can also cause changes to the Halting Step state machine. These can lead to UNPREDICTABLE or CONSTRAINED UNPREDICTABLE behavior. See *Synchronization and the Halting Step state machine* on page H3-4892.

The following bits control the state machine, as shown in Table H3-3:

- **EDECR.SS.** This is the Halting Step enable bit.
  
  *Note*
  - The EDECR value is preserved over powerdown, meaning that the step active state is maintained over a powerdown event.
  - A debugger must only change the value of EDECR.SS when the PE is in Debug state, otherwise behavior is CONSTRAINED UNPREDICTABLE as described in *Changing the value of EDECR.SS when not in Debug state* on page H3-4893.

- **EDESR.SS.**

Table H3-3 shows the Halting Step state machine states. The letter X in a register column means that the relevant bit can be set to either zero or one.

<table>
<thead>
<tr>
<th>Halting</th>
<th>EDECR.SS</th>
<th>EDESR.SS</th>
<th>Halting Step state</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prohibited</td>
<td>X</td>
<td>X</td>
<td>Inactive</td>
</tr>
<tr>
<td>Allowed</td>
<td>0</td>
<td>0</td>
<td>Inactive</td>
</tr>
<tr>
<td>Allowed</td>
<td>1</td>
<td>0</td>
<td>Active-not-pending</td>
</tr>
<tr>
<td>Allowed</td>
<td>X</td>
<td>1</td>
<td>Active-pending</td>
</tr>
</tbody>
</table>

### Using Halting Step

To step a single instruction the PE must be in Debug state:

1. The debugger sets EDECR.SS to 1 to enable Halting step.
2. The debugger signals the PE to exit Debug state with DLR set to the address of the instruction being stepped. The PE clears EDESR.SS to 0 and the Halting Step state machine enter the active-not-pending state.
3. The PE executes the instruction being stepped.
   If an exception is taken to a state where halting is prohibited, then EDESR.SS is always correct for the preferred return address of the exception.
4. The PE enters Debug state before executing the next instruction and the step is complete.

### Detailed Halting Step state machine behavior

The behavior of the Halting Step state machine is described in the following sections:

- *Entering the active-not-pending state* on page H3-4890.
- *PE behavior in the active-not-pending state* on page H3-4890.
- *Entering the active-pending state* on page H3-4891.
- *PE behavior in the inactive state when in Non-debug state* on page H3-4892.
- *PE behavior in Debug state* on page H3-4892.
**Entering the active-not-pending state**

The PE enters the active-not-pending state:

- By exiting Debug state with EDECR.SS == 1.
- By an exception return from a state where halting is prohibited to a state where halting is allowed with EDECR.SS == 1 and EDESR.SS == 0.
- As described in *Synchronization and the Halting Step state machine* on page H3-4892.

**PE behavior in the active-not-pending state**

When the PE is in the active-not-pending state it does one of the following:

- It executes one instruction and does one of the following:
  - Completes it without generating a synchronous exception.
  - Generates a synchronous exception.
  - Generates a debug event that causes entry to Debug state.
- It takes an asynchronous exception without executing any instruction.
- It takes an asynchronous debug event into Debug state.

*If no exception or debug event is generated*

If no exception or debug event is generated the PE sets EDESR.SS to 1. This means that the Halting Step state machine advances to the active-pending state.

*If an exception or debug event is generated*

The PE sets EDESR.SS according to all of the following:

- The type of exception.
- The target Exception level of the exception.
- If the exception is taken to Secure state, whether halting is prohibited in Secure state.
  - This is determined by the result of ExternalSecureInvasiveDebugEnabled().

If an exception or debug event is generated, the PE sets EDESR.SS to 1 if one of the following applies:

- A synchronous exception is generated by the instruction and one of the following applies:
  - The exception is taken to EL1 or EL2.
  - The exception is taken to EL3, it is not an SMC exception, and ExternalSecureInvasiveDebugEnabled() == TRUE.
  - The exception is an SMC exception.
- An asynchronous exception is generated before executing an instruction and this is either:
  - Taken to EL1 or EL2.
  - Taken to EL3 and ExternalSecureInvasiveDebugEnabled() == TRUE.
- A PE reset occurs.

Otherwise EDESR.SS is unchanged. This happens when:

- No instruction is executed because either:
  - An asynchronous exception is taken to EL3 and ExternalSecureInvasiveDebugEnabled() == FALSE.
  - An asynchronous debug event causes entry to Debug state.
- An instruction is executed and either:
  - Generates a synchronous exception other than an SMC exception which is taken to EL3, and ExternalSecureInvasiveDebugEnabled() == FALSE.
Generates a synchronous debug event and causes entry to Debug state.

If halting is prohibited after taking the exception or debug event, then the Halting Step state machine advances to the inactive state. Otherwise the Halting Step state machine advances to the active-pending state.

--- Note ---

The underlying criteria for the value of EDESR.SS on an exception are:

- Whether halting is allowed at the target of the exception. If halting is allowed, the PE must step into the exception. If halting is prohibited, the PE must step over the exception.

- Whether the preferred return address of the exception is the instruction itself or the next instruction, if the PE steps over the exception.

Table H3-4 shows the behavior of the active-not-pending state. The letter X indicates that ExternalSecureInvasiveDebugEnabled() can be either TRUE or FALSE.

### Table H3-4 Summary of active-not-pending state behavior

<table>
<thead>
<tr>
<th>Event</th>
<th>Target Exception level</th>
<th>ExternalSecureInvasiveDebugEnabled()</th>
<th>Value written to EDESR.SS</th>
</tr>
</thead>
<tbody>
<tr>
<td>No exception or debug event</td>
<td>Not applicable</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>SMC exception</td>
<td>EL3</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>Reset</td>
<td>Highest</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>Exception, other than SMC exception</td>
<td>EL1</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>EL2</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>EL3</td>
<td>TRUE</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FALSE</td>
<td>Unchanged</td>
<td></td>
</tr>
<tr>
<td>Debug event</td>
<td>Debug state</td>
<td>X</td>
<td>Unchanged</td>
</tr>
</tbody>
</table>

### Entering the active-pending state

The PE enters the active-pending state by one of the following:

- From the active-not-pending state by:
  - Executing an instruction without taking an exception.
  - Taking an exception so that the PE remains in a state where halting is allowed.

- An exception return from a state where halting is prohibited when EDESR.SS == 1.

--- Note ---

That is, an exception return from Secure state with ExternalSecureInvasiveDebugEnabled() == FALSE to Non-secure state with ExternalInvasiveDebugEnabled() == TRUE.

- A reset when the value of EDECR.SS == 1, regardless of the state the PE was in before the reset occurred.

- Following the description in Synchronization and the Halting Step state machine on page H3-4892.

When the PE is in the active-pending state, it enters Debug state before executing an instruction. However, if ExternalSecureInvasiveDebugEnabled() == FALSE, the architecture does not define the prioritization of this Debug state entry with respect to any pending asynchronous exception that is taken to EL3, if the PE is in Non-secure state.
If an exception is prioritized over the halt, then EDESR.SS is unchanged. On return from the exception the Halting Step state machine re-enters the active-pending state.

The entry into Debug state has higher priority than all other types of debug event and exception, including all other asynchronous exceptions.

Note
This means that it is possible to step a reentrant exception in the exception vector table.

For more information on the prioritization of debug events, see Debug state entry and debug event prioritization on page H2-4847.

PE behavior in the inactive state when in Non-debug state

EDESR.SS is not updated by the execution of an instruction or the taking of an exception when Halting Step is inactive. This means that EDESR.SS is not changed by an exception handled in a state where halting is prohibited.

On return to a state where halting is allowed, the Halting Step state machine is restored either to the active-pending state or the active-not-pending state, depending on the value of EDESR.SS. The return to a state where halting is allowed is normally by an exception return, which is a Context synchronization event.

See also Synchronization and the Halting Step state machine.

PE behavior in Debug state

Halting Step is inactive in Debug state because halting is prohibited, see Halting allowed and halting prohibited on page H2-4845.

Entry to Debug state does not change EDESR.SS.

EDESR.SS is cleared to 0 on exiting Debug state as the result of a restart request. If EDECR.SS == 1, Halting Step enters the active-not-pending state.

Note
This means that EDESR.SS is never cleared to 0 by the execution of an instruction in Debug state, or by taking an exception when in Debug state as described in PE behavior in the active-not-pending state on page H3-4890, because the Halting Step state machine is not in the active-not-pending state. EDESR.SS can be cleared by a write to EDECR, see the register description.

However, if the PE exits Debug state as the result of a PE reset and EDECR.SS == 1, then Halting Step immediately enters the active-pending state, as EDESR.SS is set to the value of EDECR.SS.

Synchronization and the Halting Step state machine

The Halting Step state machine also changes state if:

• Halting becomes allowed or prohibited other than by exit from Debug state, an exception return, or taking an exception. This means that halting becomes allowed or prohibited because:
  — The security state changes without an exception return. See State and mode changes without explicit context synchronization events on page G2-3984.
  — The external authentication interface changes.
  — The OS Double Lock status, DoubleLockStatus(), changes.

• A write to EDECR when the PE is in Non-debug state changes the value of EDECR.SS.

Note
Behavior is CONSTRAINED UNPREDICTABLE if the value of EDECR.SS is changed when the PE is in Non-debug state, see Changing the value of EDECR.SS when not in Debug state on page H3-4893.
A write to EDES when the PE is in Non-debug state clears EDES.SS to 0. These operations are guaranteed to take effect only after a Context synchronization event. If the instruction being stepped generates a Context synchronization event, then the PE might use the old or new state.

The PE must perform the required behavior of the new state before or immediately following the next Context synchronization event, but it is not required to do so immediately. This means that the PE can perform the required behavior of the old state before the next Context synchronization event. This is illustrated in Example H3-1 and Example H3-2.

**Example H3-1 Synchronization requirements 1**

EDECR.SS is set to 1 in Debug state, requesting the active-not-pending state on exit from Debug state. On exit from Debug state the PE immediately takes an exception to Secure state. ExternalSecureInvasiveDebugEnabled() == FALSE, meaning that halting is prohibited in Secure state. The PE does not step any instructions but executes the software in Secure state as normal. EDES.SS remains set to 0. If ExternalSecureInvasiveDebugEnabled() subsequently becomes TRUE, meaning that halting is now allowed, the PE must perform the required behavior of the active-not-pending state before or immediately following the next Context synchronization event, but it is not required to do so immediately.

**Example H3-2 Synchronization requirements 2**

EDECR.SS is set to 1 in Debug state. On exit from Debug the PE executes an MSR instruction that sets OSDLR_EL1.DLK to 1 and DoubleLockStatus() becomes TRUE. This change requires a Context synchronization event to guarantee its effect, meaning it is CONSTRAINED UNPREDICTABLE whether:

- Halting is allowed:
  - The PE enters Debug state on the next instruction.
- Halting is prohibited:
  - The PE does not enter Debug state.

The value in EDES.SS depends on whether halting was allowed or prohibited when the write to OSDLR_EL1.DLK completed, and so it might be 0 or 1. If a second MSR instruction clears OSDLR_EL1.DLK to 0, the PE must perform the required behavior of the state indicated by EDES.SS before or immediately following the next Context synchronization event, but it is not required to do so immediately.

See also Synchronization and Halting debug events on page H3-4904.

**Changing the value of EDECR.SS when not in Debug state**

If software changes the value of EDECR.SS when the PE is not in Debug state then behavior is CONSTRAINED UNPREDICTABLE, and one or more of the following behaviors occurs:

- The value of EDECR.SS becomes UNKNOWN.
- The state of the Halting Step state machine becomes UNKNOWN.
- On a reset of the PE, the value of EDECR.SS and the state of the Halting Step state machine are UNKNOWN.

**H3.2.6 Stepping T32 IT instructions**

In an implementation that supports the ITD control, the architecture permits a combination of one T32 IT instruction and another 16-bit T32 instruction to be treated as a single 32-bit instruction when the value of the ITD field that applies to the current Exception level is 1.

For the purpose of stepping an item, it is IMPLEMENTATION DEFINED whether:

- The PE considers such a pair of instructions to be one instruction.
• The PE considers such a pair of instructions be two instructions.

It is IMPLEMENTATION DEFINED whether this behavior depends on the value of the applicable ITD bit. For example:

• The debug logic might consider such a pair of instructions as one instruction, regardless of the state of the applicable ITD field.

• The debug logic might consider such a pair of instructions as two instructions, regardless of the state of the applicable ITD field.

• The debug logic might consider such a pair of instructions as one instruction when the value of the applicable ITD field is 1, and as two instructions when the value of the ITD field is 0.

An implementation that does not support the ITD control behaves as if the value of the ITD field is 0.

The ITD control fields are:

- HSCTL.R.ITD Applies to execution at EL2 when EL2 is using AArch32.
- SCTLR.ITD Applies to execution at EL0 or EL1 when EL1 is using AArch32.
- SCTLR_EL1.ITD Applies to execution at EL0 using AArch32 when EL1 is using AArch64.

H3.2.7 Disabling interrupts while stepping

When using Halting Step, the sequence of entering Debug state, interacting with the debugger, and then exiting Debug state for each instruction reduces the rate at which the PE executes instructions. However, the rate at which certain interrupts, such as timer interrupts, are generated might be fixed by the system. This means it might be necessary to disable interrupts while using Halting Step by setting EDSCR.INTdis, to allow the code being debugged to make forward progress.

H3.2.8 Syndrome information on Halting Step

Three EDSCR.STATUS encodings record different scenarios for entering Debug state on a Halting Step debug event:

- Halting Step, normal
  An instruction other than a Load-Exclusive instruction was stepped.

- Halting Step, exclusive
  A Load-Exclusive instruction was stepped.

- Halting Step, no syndrome
  The syndrome data is not available.

If the PE enters Debug state due to a Halting Step debug event immediately after stepping an instruction in the active-not-pending state, EDSCR.STATUS is set to either:

• Halting Step, normal, if the stepped instruction was not a Load-Exclusive instruction.

• Halting Step, exclusive, if the stepped instruction was a Load-Exclusive instruction.

If the stepped instruction was a conditional Load-Exclusive instruction that failed its condition code test, EDSCR.STATUS is set to a CONSTRAINED UNPREDICTABLE choice of Halting Step, normal, or Halting Step, exclusive.

Otherwise the PE enters Debug state without stepping an instruction. This means that the Halting Step state machine enters the active-pending state directly from the inactive state, without going through active-not-pending state. In this case, EDSCR.STATUS is set to Halting Step, no syndrome. This happens when:

• The PE enters directly into the active-pending state on an exception return to Non-secure state from EL3 when Halting is prohibited in Secure state.

• The active-pending state is entered for other reasons. See Synchronization and the Halting Step state machine on page H3-4892
In addition, EDSCR.STATUS is set to one of a CONSTRAINED UNPREDICTABLE choice if:

- The instruction being stepped generated a synchronous exception, or a pending asynchronous exception was taken before the instruction was executed.
  In this case EDSCR.STATUS is set to a CONSTRAINED UNPREDICTABLE choice of:
  — Halting Step, no syndrome, or Halting Step, normal, if the stepped instruction was not a Load-Exclusive instruction.
  — Halting Step, no syndrome, or Halting Step, exclusive, if the stepped instruction was a Load-Exclusive instruction.

- The instruction that was stepped was an exception return instruction or an ISB. As these instructions are not in the Load-Exclusive instructions, EDSCR.STATUS is set to a CONSTRAINED UNPREDICTABLE choice of Halting Step, no syndrome or Halting Step, normal.

- The PE enters directly into the active-pending state on reset because EDECR.SS is set to 1. EDSCR.STATUS is set to a CONSTRAINED UNPREDICTABLE choice of Halting Step, no syndrome or Halting Step, normal.

In all cases, if EDSCR.STATUS is not set to Halting Step, no syndrome, then it must indicate whether the stepped instruction was a Load-Exclusive instruction by setting EDSCR.STATUS to Halting Step, normal or Halting Step, exclusive.

**Note**
In an implementation that always sets EDSCR.STATUS to Halting Step, no syndrome is not compliant.

### H3.2.9 Pseudocode description of Halting Step debug events

There are two pseudocode functions for Halting Step debug events:

- **RunHaltingStep()**. This is called after an instruction has executed and any exception generated by the instruction is taken. It is also called after taking a reset before executing any instructions. That is, reset is treated like an asynchronous exception, even if EDECR.RCE == 1. RunHaltingStep() affects the next instruction.

- **CheckHaltingStep()**. This is called before the next instruction is executed. If a step is pending, it generates the debug event.
H3.3 Halt Instruction debug event

A Halt Instruction debug event is generated when EDSCR.HDE == 1, halting is allowed, and the PE executes the Halt instruction, HLT.

The pseudocode for Halt Instruction debug events is described in HLT on page C6-529 for A64 and HLT on page F5-2675 for A32 and T32.

HLT never generates a debug exception. It is treated as UNDEFINED if EDSCR.HDE == 0, or if halting is prohibited.

Note A debugger can replace a program instruction with a Halt instruction to generate a Halt Instruction debug event. Debuggers that use the HLT instruction must be aware of the ARMv8-A rules for concurrent modification of executable code, CMODX. The rules for concurrent modification and execution of instructions do not allow one thread of execution or an external debugger to replace an instruction with an HLT instruction when these same instructions are being executed by a different thread of execution. See Concurrent modification and execution of instructions on page B2-83.

Note The T32 HLT instruction is unconditionally executed inside an IT block, even when it is treated as UNDEFINED. The A32 HLT instruction is CONSTRAINED UNPREDICTABLE if the condition code field is not 0b1110, with the set of behaviors the same as for BKPT. See Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors.

Note The HLT instruction is part of the external debug solution for ARMv8-A. As such, the presence of the HLT instruction is not indicated in the ID registers. In particular, the AArch32 System register ID_ISAR0. Debug does not indicate the presence of the HLT instruction.

H3.3.1 HLT instructions as the first instruction in a T32 IT block

In an implementation that supports the ITD control, the architecture permits a combination of one T32 IT instruction and certain other 16-bit T32 instruction to be treated as a single 32-bit instruction when the value of the ITD field that applies to the current Exception level is 1.

The T32 HLT instruction cannot be combined with an IT instruction in this way. In an implementation that supports the ITD control, if the first instruction in an IT block is an HLT instruction, then the behavior of the instruction depends on the value of the applicable ITD field:

- If the value of the ITD field is 1, then the combination is treated as UNDEFINED and an Undefined Instruction exception is generated either by the IT instruction or by the HLT instruction.
- If the value of the ITD field is 0, then the HLT instruction unconditionally executed.

An implementation that does not support the ITD control behaves as if the value of the ITD field is 0.

To set an Halt Instruction debug event on the first instruction of an IT block, debuggers must replace the IT instruction with an HLT instruction to ensure consistent behavior.

The ITD control fields are:

- **HSCTLR.ITD** Applies to execution at EL2 when EL2 is using AArch32.
- **SCTLR.ITD** Applies to execution at EL0 or EL1 when EL1 is using AArch32.
- **SCTLR_EL1.ITD** Applies to execution at EL0 using AArch32 when EL1 is using AArch64.

Note An HLT instruction is always unconditional, even within an IT block.
H3.4 Exception Catch debug event

Exception Catch debug events:

- Are generated when the corresponding bit in the Exception Catch Control Register, EDECCR, is set to 1 on all entries to a given Exception level. This means:
  - Exceptions taken to the Exception level.
  - Exception returns to the Exception level.

- Are taken synchronously, after entry to the Exception level.

- Ignore the Execution state of the target Exception level.

- Are ignored if halting is prohibited.

The EDECCR contains two fields:

- One field for Non-secure state.
- One field for Secure state.

Each field contains one bit for each Exception level in that state. Bits corresponding to Exception levels that are not implemented are RES0. See EDECCR, External Debug Exception Catch Control Register on page H9-5028.

Note:

- EDECCR does not replace DBGVCR:
  - DBGVCR is retained in AArch32 state for backwards compatibility.
  - DBGVCR is ignored in AArch64 state and never generates entries to Debug state.
  - DBGVCR cannot be accessed by the external debug interface.

- EDECCR is only visible as OSECCR_EL1 by System register instructions in AArch64 state, and as DBGOSECCR by System register access instructions in AArch32 state, when the OS Lock is locked to allow software to save and restore it over a powerdown.

- Exception Catch debug events are not disabled when the OS Lock is locked.

For an Exception Catch debug event generated after taking an exception to a trapped Exception level:

- The PE must not fetch instructions from the vector address before entering Debug state, if address translation is disabled in the translation regime at the target Exception level.

- On entering Debug state:
  - The current Exception level is the target Exception level of the exception.
  - The ELR, SPSR, ESR, and other syndrome registers contain information about the exception.
  - DLR contains the exception vector address.

H3.4.1 Prioritization of Exception Catch debug events

The following rules define the prioritization of Exception Catch debug events:

- It is IMPLEMENTATION DEFINED whether Exception Catch debug events are higher or lower priority than each of Software Step exceptions and Halting Step debug events.

- Exception Catch debug events are higher priority than all synchronous exceptions other than Software Step exceptions.

- Exception Catch debug events are lower priority than Reset Catch debug events.
H3 Halting Debug Events

H3.4 Exception Catch debug event

Note
As described in Synchronous exception prioritization for exceptions taken to AArch64 on page D1-1548, an exception trapping form of a Vector Catch debug event might generate a second debug exception as part of the exception entry, before the Exception Catch debug event is taken. See Vector Catch exceptions on page D2-1672 or Vector Catch exceptions on page G2-3975.

A second unmasked asynchronous exception can be taken before the PE enters Debug state. If this second exception does not generate an Exception Catch debug event, the exception handler executed at the higher Exception level later returns to the trapped Exception level, causing the Exception Catch debug event to be generated again.

See also Debug state entry and debug event prioritization on page H2-4847.

H3.4.2 CONSTRAINED UNPREDICTABLE generation of Exception Catch debug events

When the PE is executing code at a given Exception level and the corresponding EDECCR bit is 1, it is CONSTRAINED UNPREDICTABLE whether an Exception Catch debug event is generated.

Note
It is possible to generate Exception Catch debug events:
• As a trap on all instruction fetches from the trapped Exception level as part of an instruction fetch.
• On entry to the Exception level, as described in Detailed Halting Step state machine behavior on page H3-4889.

This is similar to the implementation options allowed for Vector Catch debug events. The architecture does not require that the event is generated following an ISB operation executed at the Exception level.

Examples of this are:
• If the debugger writes to EDECCR so that the current Exception level is trapped.
• If the OS restore code writes to OSECCR so that the current Exception level is trapped.
• If the code executing in AArch32 state changes the Exception level or security state other than by an exception return, and the target Exception level is trapped. See State and mode changes without explicit context synchronization events on page G2-3984.

H3.4.3 Examples of Exception Catch debug events

If EDECCR == 0x20, meaning that the Exception Catch debug event is enabled for Non-secure EL1, then the following exceptions generate Exception Catch debug events:
• An exception taken from Non-secure EL0 to Non-secure EL1.
• An exception return from EL2 to Non-secure EL1.
• An exception return from EL3 to Non-secure EL1.

For example, on taking a Data Abort exception from Non-secure EL0 to Non-secure EL1, using AArch64:
• ELR_EL1 and SPSR_EL1 are written with the preferred return address and PE state for a return to EL0.
• ESR_EL1 and FAR_EL1 are written with the syndrome information for the exception.
• DLR_EL0 is set to VBAR_EL1 + 0x400, the synchronous exception vector.
• DSPSR_EL0 is written with the PE state for an exit to EL1.

The following do not generate Exception Catch debug events:
• An exception taken from Non-secure EL0 to EL2 or EL3.
• An exception return from EL2 to Non-secure EL0.
• An exception taken from Secure EL0 to Secure EL1.
• An exception return from EL3 to Secure EL1.
H3.4.4  Pseudocode description of Exception Catch debug events

The pseudocode function `CheckExceptionCatch()` is described in Chapter J1 ARMv8 Pseudocode.
H3.5 **External Debug Request debug event**

External Debug Request debug events are asynchronous debug events.

An External Debug Request debug event is generated when signaled by the embedded cross-trigger. See Chapter H5 *The Embedded Cross-Trigger Interface*.

--- **Note**

ARMv8-A requires the implementation of an embedded cross-trigger.

An implementation might also support IMPLEMENTATION DEFINED ways of generating an External Debug Request debug event.

If an External Debug Request debug event is being asserted at the point where a reset is taken, then the PE enters Debug state before it completes execution of the first instruction following the reset, provided that the state into which the PE resets allows halting.

H3.5.1 **Pseudocode description of External Debug Request debug events**

The `ExternalDebugRequest()` function is described in Chapter J1 *ARMv8 Pseudocode*. 
H3.6 OS Unlock Catch debug event

An OS Unlock Catch debug event is generated when EDECR.OSUCE == 1 and the state of the OS Lock changes from locked to unlocked.

When the OS Unlock Catch debug event is generated, it is recorded by setting EDESR.OSUC to 1, meaning it immediately becomes pending. However, it is not guaranteed to be taken immediately. See Synchronization and Halting debug events on page H3-4904.

OS Unlock Catch debug events are not generated if the OS Lock is unlocked when the PE is in Debug state. See also:

- Debug behavior when the OS Lock is unlocked on page H6-4953.
- EDECR, External Debug Execution Control Register on page H9-5030.
- EDESR, External Debug Event Status Register on page H9-5032.

EDESR.OSUC is cleared to 0 on a Warm reset and on exiting Debug state.

H3.6.1 Using the OS Unlock Catch debug event

If the debugger attempts to access a debug register when the Core power down domain is completely off or in a low-power state in which the core power domain registers cannot be accessed, and that access returns an error, then the debugger must retry the access. However, if the Core power domain is regularly powered down, this can lead to unreliable debugger behavior.

The debugger can program a Reset Catch debug event to halt the PE when it has powered up, and can program the debug registers from Debug state. However, if the PE boot software restores the debug registers, as described in Debug OS Save and Restore sequences on page H6-4951, then newly written values are overwritten by the restore sequence.

The debugger can program an OS Unlock Catch debug event to halt the PE after the restore sequence has completed, and program the debug registers from Debug state.

H3.6.2 Pseudocode description of OS Unlock Catch debug event

The CheckOSUnlockCatch() function is called when the OS Lock is unlocked.

The CheckPendingOSUnlockCatch() function is called before an instruction is executed. If an OS Unlock Catch is pending, it generates the debug event.
H3.7 Reset Catch debug events

A Reset Catch debug event is generated when EDECR.RCE == 1 and the PE exits reset state. When the Reset Catch debug event is generated, it is recorded by setting EDESR.RC to 1.

If halting is allowed when the event is generated, the Reset Catch debug event is taken immediately and synchronously. On entering Debug state, DLR has the address of the reset vector. The PE must not fetch any instructions from memory.

Otherwise, the Reset Catch debug event is pended and taken when halting is allowed. See also:

- Synchronization and Halting debug events on page H3-4904.
- EDECR, External Debug Execution Control Register on page H9-5030.
- EDESR, External Debug Event Status Register on page H9-5032.

This means that EDESR.RC is set to the value of EDECR.RCE on a Warm reset. EDESR.RC is cleared to 0 on exiting Debug state.

H3.7.1 Pseudocode description of Reset Catch debug event

The CheckResetCatch() function is called after reset before executing any instruction.

The CheckPendingResetCatch() function is called before an instruction is executed. If a Reset Catch is pending, it generates the Reset Catch debug event.
**H3.8 Software Access debug event**

When the value of EDSCR.TDA == 1, software access to the following debug AArch64 and AArch32 System registers cause a trap to Debug state:

- The Breakpoint Value Registers, DBGBVR.
- The Breakpoint Control Registers, DBGBCR.
- The Watchpoint Value Registers, DBGWVR.
- The Watchpoint Control Registers, DBGWCR.

However, EDSCR.TDA is ignored if one of:

- The value of OSLSR.OSLK == 1, meaning that the OS Lock is locked.
- Halting is prohibited. See *Halting allowed and halting prohibited* on page H2-4845.
- The register access generates an exception.

--- **Note** ---

- DBGPRCR.CORENPDRQ (Core No-powerdown Request), DCC registers, and CLAIM tag bits are also shared, but are deliberately excluded from this list.

- The only accesses that generate a trap are:
  - Accesses to System registers in AArch64 state.
  - Accesses to System registers in the (coproc==0b1110) encoding space in AArch32 state.

  Accesses to the external debug interface by a PE are not trapped.

---

**H3.8.1 Pseudocode description of Software Access debug event**

The `CheckSoftwareAccessToDebugRegisters()` function is described in Chapter J1 *ARMv8 Pseudocode.*
H3.9 Synchronization and Halting debug events

The behavior of external debug depends on:

- Indirect reads of:
  - External debug registers.
  - System registers, including system debug registers.
  - Special-purpose registers.
- The state of the external authentication interface.

This means that any change to these registers or the external authentication interface requires explicit synchronization by a Context synchronization event before the change takes effect. This ensures that for instructions appearing in program order after the change, the change affects the following:

- The generation and behavior of Software debug events. See Synchronization and debug exceptions on page D2-1687 for exceptions taken from AArch64 state, or Synchronization and debug exceptions on page G2-3983 for exceptions taken from AArch32 state.
- The generation of all Halting debug events.
- Taking a pending Halting debug event or other asynchronous Debug event. See:
  - Pending Halting debug events on page H3-4905.
  - Taking Halting debug events asynchronously on page H3-4905.
- The behavior of the Halting Step state machine. See Synchronization and the Halting Step state machine on page H3-4892.

If there is an instruction between the change and the Context synchronization event, it is constrained unpredictable whether the PE uses the old state or the new state.

For some registers, all read and write accesses that update the register occur in program order, without any additional synchronization, but others require an explicit Context synchronization event. For more information on the synchronization of register updates see:

- Synchronization requirements for AArch64 System registers on page D7-1889.
- Synchronization of changes to the external debug registers on page H8-4964.
- State and mode changes without explicit context synchronization events on page G2-3984.

A change on the external authentication interface is typically asynchronous to software and can happen without a Context synchronization event.

External Debug Request debug events must be taken in finite time, without requiring the synchronization of any necessary change to the external authentication interface.

If an unmasked External Debug Request debug event was pending but is changed to not pending before it is taken, then the architecture permits the External Debug Request debug event to be taken, but does not require this to happen. If the External Debug Request debug event is taken then it must be taken before the first Context synchronization event after the External Debug Request debug event was changed to not pending.

Example H3-3 shows an example of the synchronization requirements.

Example H3-3 Synchronization requirements

Secure software locks up in a tight loop, so it executes indefinitely without any synchronization operations. An External debug request must be able to break the PE out of that loop. This is a requirement even if DBGEN or SPIDEN or both are LOW on entry to the loop, meaning that halting is prohibited, and are only asserted HIGH later.
**H3.9.1 Pending Halting debug events**

A pending Halting debug event is taken when halting becomes allowed. Halting can become allowed without a Context synchronization event if:

- The PE enters Non-secure state with `ExternalInvasiveDebugEnabled()` == TRUE, and this is not the result of an exception return. See *State and mode changes without explicit context synchronization events* on page G2-3984.
- A change on the external authentication interface means halting becomes allowed in the current state.
- The OS Double Lock status, `DoubleLockStatus()` becomes FALSE. For example, this can happen when software clears `OSDLR.DLK` to 0 or sets `DBGPRCR.CORENPDRQ` to 1.
- The debug event is an OS Unlock Catch debug event. OS Unlock Catch debug events are generated in a pending state, rather than taken synchronously.

In these cases a pending Halting debug event is taken asynchronously.

**H3.9.2 Taking Halting debug events asynchronously**

The ARM architecture does not define when Halting debug events that are taken asynchronously are taken.

Any Halting debug event that is observed as pending in the EDESR before a Context synchronization event, or an External Debug Request debug event that is asserted before a Context synchronization event, is taken and the PE enters Debug state before the first instruction following the Context synchronization event completes its execution. This is only possible if halting is allowed after completion of the Context synchronization event.

If the first instruction after the Context synchronization event generates a synchronous exception, or an asynchronous exception is also pending, then the architecture does not define the order in which the debug event and the exception or exceptions are taken, unless both:

- A Halting Step debug event is pending. EDESR.SS == 1.
- The Context synchronization event is an exception return from a state where halting is prohibited to a state where halting is allowed.

**Note**

This applies to an exception return from Secure state with `ExternalSecureInvasiveDebugEnabled()` == FALSE to Non-secure state with `ExternalInvasiveDebugEnabled()` == TRUE.

In this case the order in which the debug events are handled is specified to avoid a double-step. See *Entering the active-pending state* on page H3-4891.

An External Debug Request debug event that is being asserted when the PE comes out of reset is taken, and the PE enters Debug state before the first instruction after the reset completes its execution, provided that halting is allowed when the PE exits reset state

**Note**

These rules are based on the rules that apply to taking asynchronous exceptions. See *Asynchronous exception types, routing, masking and priorities* on page D1-1555.
H3 Halting Debug Events

H3.9 Synchronization and Halting debug events
Chapter H4
The Debug Communication Channel and Instruction Transfer Register

This chapter describes communication between a debugger and the implemented debug logic, using the Debug Communications Channel (DCC) and the Instruction Transfer Register (ITR), and associated control flags. It contains the following sections:

- Introduction on page H4-4908.
- DCC and ITR registers on page H4-4909.
- DCC and ITR access modes on page H4-4912.
- Flow control of the DCC and ITR registers on page H4-4916.
- Synchronization of DCC and ITR accesses on page H4-4919.
- Interrupt-driven use of the DCC on page H4-4924.
- Pseudocode description of the operation of the DCC and ITR registers on page H4-4925.

Note
Where necessary Table K12-1 on page K12-5660 disambiguates the general register references used in this chapter.
H4.1 Introduction

The Debug Communications Channel, DCC, is a channel for passing data between the PE and an external agent, such as a debugger. The DCC provides a communications channel between:

- An external debugger, described as the debug host.
- The debug implementation on the PE, described as the debug target.

The DCC can be used:

- As a 32-bit full-duplex channel.
- As a 64-bit half-duplex channel.

The DCC is an essential part of Debug state operation and can also be used in Non-debug state.

The Instruction Transfer Register, ITR, passes instructions to the PE to execute in Debug state.

The PE includes flow-control mechanisms for both the DCC and ITR.
H4.2 DCC and ITR registers

The DCC comprises data transfer registers, the DTRs, and associated flow-control flags. The data transfer registers are DTRRX and DTRTX.

The ITR comprises a single register, EDITR, and associated flow-control flags.

In AArch64 state, software can access the data transfer registers as:

• A receive and transmit pair for 32-bit full duplex operation:
  — The write-only DBGDTRTX_EL0 register to transmit data.
  — The read-only DBGDTRRX_EL0 register to receive data.

• A single 64-bit read/write register, DBGDTR_EL0, for 64-bit half-duplex operation.
• The read/write OSDTRTX_EL1 and OSDTRRX_EL1 registers for save and restore.

In AArch32 state, software can only access the data transfer registers as:

• A receive and transmit pair, for 32-bit full duplex operation:
  — The write-only DBGDTRTXint register to transmit data.
  — The read-only DBGDTRRXint register to receive data.

• The read/write DBGDTRTXext and DBGDTRRXext registers for save and restore.

The data transfer registers are also accessible by the external debug interface as a pair of 32-bit registers, DBGDTRRX_EL0 and DBGDTRTX_EL0. Both registers are read/write, allowing both 32-bit full-duplex and 64-bit half-duplex operation.

The DCC flow-control flags are EDSCR.{RXfull, TXfull, RXO, TXU}:

• The RXfull and TXfull ready flags are used for flow-control and are visible to software in the debug System registers in DCCSR.
• The RX overrun flag, RXO, and the TX underrun flag, TXU, report flow-control errors.
• The flow-control flags are also accessible by software as simple read/write bits for saving and restoring over a powerdown when the OS Lock is locked in DSCR.
• The flow-control flags are accessible from the external debug interface in EDSCR.

Figure H4-1 on page H4-4910 shows the System register and external debug interface views of the EDSCR and DTR registers in both AArch64 state and AArch32 state. These figures do not include the save and restore views.
The Debug Communication Channel and Instruction Transfer Register

H4.2 DCC and ITR registers

EDITR and the ITR flow-control flags, EDSCR.ITE, ITO} are accessible only by the external debug interface:

- The EDITR specifies an instruction to execute in Debug state.
- The ITR empty flag, ITE, is used for flow-control.
- The ITR overrun flag, ITO, reports flow-control errors.

The sticky overflow flag, EDSCR.ERR, is used by both the DCC and ITR to report flow-control errors.

To save and restore the DCC registers for an external debugger over powerdown, software uses:

- The MDSCR_EL1, OSDTRTX_EL1, and OSDTRRX_EL1 registers in AArch32 state.
• The DBGDSCReq, DBGDTRTXext, and DBGDTRRXext registers in AArch64 state.

Note

There is no save and restore mechanism for the ITR registers as the ITR is only used in Debug state.

Figure H4-3 System register views of EDSCR and DTR registers for save and restore
H4.3 DCC and ITR access modes

The DCC and ITR support two access modes:

<table>
<thead>
<tr>
<th>DCC and ITR access mode, links to description</th>
<th>Applies when:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal access mode</td>
<td>EDSR.MA == 0 or the PE is in Non-debug state</td>
</tr>
<tr>
<td>Memory access mode on page H4-4913</td>
<td>EDSR.MA == 1 and the PE is in Debug state</td>
</tr>
</tbody>
</table>

H4.3.1 Normal access mode

The Normal access mode allows use of the DCC as a communications channel between target and host. It also allows the use of the ITR for issuing instructions to the PE in Debug state.

In Normal access mode, if there is no overrun or underrun, the following occurs:

For accesses by software:

- Direct writes to DBGDTRTX update the value in DTRTX and indirectly write 1 to TXfull.
- Direct reads from DBGDTRRX return the value in DTRRX and indirectly write 0 to RXfull.
- In AArch64 state, direct writes to DBGDTR_EL0 update both DTRTX and DTRRX, indirectly write 1 to TXfull, and do not change RXfull:
  - DTRTX is set from bits[31:0] of the transfer register.
  - DTRRX is set from bits[63:32] of the transfer register.
- In AArch64 state, direct reads from DBGDTR_EL0 return the concatenation of DTRRX and DTRTX, indirectly write 0 to RXfull, and do not change TXfull:
  - Bits[31:0] of the transfer register are set from DTRRX.
  - Bits[63:32] of the transfer register are set from DTRTX.

--- Note ---

For DBGDTR_EL0, the word order is reversed for reads with respect to writes.

Software reads TXfull and RXfull using DCCSR.

For accesses by the external debug interface:

- Writes to EDITR trigger the instruction to be executed if the PE is in Debug state:
  - If the PE is in AArch64 state, this is an A64 instruction.
  - If the PE is in AArch32 state, this is a T32 instruction. The T32 instruction is a pair of halfwords where the first halfword is taken from the lower 16-bits, and the second halfword is taken from the upper 16-bits.
- Reads of DBGDTRTX_EL0 return the value in DTRTX and indirectly write 0 to TXfull.
- Writes to DBGDTRTX_EL0 update the value in DTRTX and do not change TXfull.
- Reads of DBGDTRRX_EL0 return the value in DTRRX and do not change RXfull.
- Writes to DBGDTRRX_EL0 update the value in DTRRX and indirectly write 1 to RXfull.

TXfull and RXfull are visible to the external debug interface in EDSR.

The PE detects overrun and underrun by the external debug interface, and records errors in EDSR, [TXU, RXO, ITO, ERR]. See Flow control of the DCC and ITR registers on page H4-4916.

See also Synchronization of DCC and ITR accesses on page H4-4919.
## H4.3.2 Memory access mode

When the PE is in Debug state, *Memory access mode* can be selected to accelerate word-aligned block reads or writes of memory by an external debugger. Memory access mode can only be enabled in Debug state, and no instructions can be issued directly by the debugger when in Memory access mode.

If there is no overrun or underrun when in Memory access mode, an access by the external debug interface results in the following:

- **External reads from DBGDTRTX_EL0 cause:**
  1. The existing value in DTRTX to be returned. This clears EDSCR.TXfull to 0.
  2. The equivalent of *LDR W1, [X0], #4* if in AArch64 state, or *LDR R1, [R0], #4* if in AArch32 state, to be executed.
  3. The equivalent of the MSR DBGDTRX_EL0,X1 instruction, if in AArch64 state, or the *MCR p14, 0, R1, c0, c5, 0* instruction, if in AArch32 state, to be executed.
  4. EDSCR.{TXfull, ITE} to be set to {1,1}, and X1 or R1 to be set to an UNKNOWN value.

- **External writes to DBGDTRRX_EL0 cause:**
  1. The value in DTRRX to be updated. This sets EDSCR.RXfull to 1.
  2. The equivalent of the instruction *MRS X1,DBGDTRRX_EL0* if in AArch64 state, or *MRC p14, 0, R1, c0, c5, 0* if in AArch32 state, to be executed.
  3. The equivalent of the instruction *STR W1, [X0], #4*, if in AArch64 state, or *STR R1, [R0], #4*, if in AArch32 state, to be executed.
  4. EDSCR.{RXfull, ITE} to be set to {0,1}, and X1 or R1 to be set to an UNKNOWN value.

- **External reads from DBGDTRTX_EL0 return the last value written to DTRRX.**
- **External writes to EDITR generate an overrun error.**

During these accesses, EDSCR.{TXfull, RXfull, ITE} are used for flow control.

The architecture does not require precisely when these flags are set or cleared by the sequence of operations outlined in this section. For example, in the case of an external write to DBGDTRRX_EL0, in AArch64 state, RXfull might be cleared after step 2, or it might not be cleared until after step 3, as an implementation is free to fuse these steps into a single operation. The architecture does require that the flags are set as at step 4 when the PE is ready to accept a further read or write without causing an overrun error or an underrun error.

The process outlined in this section represents a simple sequential execution model of Memory access mode. An implementation is free to pipeline, buffer, and re-order instructions and transactions, as long as the following remain true:

- Data items are transferred into and out of the DTR in order and without loss of data, other than as a result of an overrun or an underrun.
- Data Aborts occur in order.
- The constraints of the memory type are met.

- **In the list describing External reads from DBGDTRTX_EL0:**
  — The MSR equivalent operation at step 3 of the sequence reads the value loaded by step 2.
  — If the list is performed in a loop, for all but the first iteration of this list, the value read by step 1 returns the values written by the MSR equivalent operation at the previous iteration of step 3.

- **In the list describing External writes to DBGDTRRX_EL0:**
  — The MSR equivalent operation at step 2 of the sequence returns the value written at step 1.
  — The STR equivalent at step 3 of the sequence writes the value read at step 2.

- **If the PE cannot accept a read or write, as applicable, during the sequence, then the flags are updated to indicate an overrun or underrun.**

See *Flow control of the DCC and ITR registers* on page H4-4916 for more information on overrun and underrun.
Ordering, access sizes and effect on exclusive monitors

For the purposes of memory ordering, access sizes, and effect on the exclusive monitor, accesses in Memory access
mode are consistent with Load/Store word instructions executed by the PE.

The simple sequential access model of Memory-access mode, as stated in Memory access mode on page H4-4913,
must also be ordered with respect to instructions executed as a result of explicit writes to EDITR in Normal mode
both before and after accesses to the DTR registers in Memory-access mode.

Data Aborts in Memory access mode

If a memory access generates a Data Abort, then:

• The Data Abort exception is taken. See Exceptions in Debug state on page H2-4874:
  — This means EDSCR. ERR is set to 1, see Cumulative error flag on page H4-4918.
  — If the Data Abort occurs on stage 2 of an address translation, then the values returned in the ISV field
    and in bits[23:14] of the ISS are UNKNOWN.
    If this Data Abort is taken to EL2 using AArch64, the ISS is returned by ESR_EL2. ISS encoding for
    an exception from a Data Abort on page D7-1955 describes the usual encoding of this ISS.
    If EL2 is using AArch32 and this Data Abort is taken to Hyp mode, the ISS is returned by HSR. ISS
    encoding for an exception from a Data Abort on page G6-4408 describes the usual encoding of this
    ISS.
  • Register R0 retains the address that generated the abort.
  • Register R1 is set to an UNKNOWN value.
  • EDSCR.TXfull, for a load, or EDSCR.RXfull, for a store, is set to an UNKNOWN value.
  • DTRTX, for a load, or DTRRX, for a store, is set to an UNKNOWN value.
  • EDSCR.ITE is set to 1.

Illegal Execution state exception

If PSTATE.IL is set to 1 when EDSCR.MA == 1, then on an external write access to DBGDTRRX_EL0 or an
external read from DBGDTRTX_EL0, it is CONSTRAINED UNPREDICTABLE whether the PE:

• Takes an Illegal Execution state exception without performing any operations. In this case:
  — EDSCR. ERR is set to 1, see Cumulative error flag on page H4-4918.
  — Register R0 is unchanged.
  — Register R1 is set to an UNKNOWN value.
  — EDSCR.TXfull or EDSCR.RXfull, as applicable, is set to an UNKNOWN value.
  — DTRTX or DTRRX, as applicable, is set an UNKNOWN value.
  — EDSCR.ITE is set to 1.
  See also Exceptions in Debug state on page H2-4874.
• Ignores PSTATE.IL.

Note

The typical usage model for Memory access mode involves executing instructions in Normal access mode to set up
X0 before setting EDSCR.MA to 1. These instructions generate an Illegal state exception if PSTATE.IL is set to 1.
Alignment constraints

If the address in R0 is not aligned to a multiple of four, the behavior is as follows:

- For each external DTR access a CONSTRAINED UNPREDICTABLE choice of:
  1. The PE makes an unaligned memory access to R0. If alignment checking is enabled for the memory access, this generates an Alignment fault.
  2. The PE makes a memory access to Align(\(X[0], 4\)) in AArch64 state, or Align(R[0], 4) in AArch32 state.
  3. The PE generates an Alignment fault, regardless of whether alignment checking is enabled.
  4. The PE does nothing.

- Following each memory access, if there is no Data Abort, R0 is updated with an UNKNOWN value.
- For external writes to DBGDTRRX_EL0, if the PE writes to memory, an UNKNOWN value is written.
- For external reads of DBGDTRTX_EL0 an UNKNOWN value is returned.
- The RXfull and TXfull flags are left in an UNKNOWN state, meaning that a DBGDTRTX_EL0 read can trigger a TX underrun, and a DBGDTRTX_EL0 write can trigger an RX overrun.

H4.3.3 Memory-mapped accesses to the DCC and ITR

Writes to the flags in EDSCR by external debug interface accesses to the DCC and the ITR registers are indirect writes, because they are a side-effect of the access. The indirect write might not occur for a memory-mapped access to the external debug interface. For more information, see Register access permissions for memory-mapped accesses on page H8-4968.
H4.4 Flow control of the DCC and ITR registers

This sub-section describes the flow-control of the DCC and ITR registers:

- **Ready flags.**
- **Buffering writes to EDITR.**
- **Overrun and underrun flags on page H4-4917.**
- **Cumulative error flag on page H4-4918.**

### H4.4.1 Ready flags

In Normal access mode:

- For the DTR registers there are two ready flags:
  - £EDSCR.RXfull £= 1 indicates that DBGDTRRX_EL0 contains a valid value that has been written by the external debugger and not yet read by software running on the target.
  - £EDSCR.TXfull £= 1 indicates that DBGDTRTX_EL0 contains a valid value that has been written by software running on the target and not yet read by an external debugger.

- For the ITR register there is a single ready flag:
  - £EDSCR.ITE £= 1 indicates that the PE is ready to accept an instruction to the ITR.

  **Note**

  The architecture permits a PE to continue to accept and buffer instructions when previous instructions have not completed their architecturally defined behavior, as long as those instructions are discarded if £EDSCR.ERR £is set, either by an underrun or overrun or by any of the other error conditions described in this architecture, such as an instruction generating an abort.

In Memory access mode:

- £EDSCR.{RXfull, ITE} £= {0,1} indicates that DBGDTRRX_EL0 is empty and the PE is ready to accept a word external write to DBGDTRRX_EL0.

- £EDSCR.{TXfull, ITE} £= {1,1} indicates that DBGDTRTX_EL0 is full and the PE is ready to accept a word external read from DBGDTRTX_EL0.

All other values indicate that the PE is not ready, and result in a DTR overrun or underrun error, an ITR overrun error, or both, as defined in [Overrun and underrun flags on page H4-4917](#).

£EDSCR.{ITE, RXfull, TXfull} £shows the status of the ITR and DCC registers. It ignores the question of whether a read or write cannot be accepted because, for example, £EDSCR.ERR £is set or the OPTIONAL Software Lock is locked for memory-mapped accesses (£EDLSR.SLK £= 1).

### H4.4.2 Buffering writes to EDITR

The architecture permits a processor to continue to accept and buffer instructions when previous instructions have not completed their architecturally defined behavior, provided that:

- Those instructions are discarded if £EDSCR.ERR £is set to 1, either by an underrun or an overrun, or by any other error conditions described in this architecture, such as an instruction generating an abort.

- The PE maintains the simple sequential execution model with the order of instructions determined by the order in which the PE accepts the EDITR writes. In particular, the buffered instructions must be executed in the Execution state consistent with a simple sequential execution of the instructions, even if one of the previous instructions is a state changing operation, such as DCPS or DRPS.
H4.4.3 Overrun and underrun flags

Each of the ready flags has a corresponding overrun or a corresponding underrun flag. These are sticky status flags that are set if the register is accessed using the external debug interface when the corresponding ready flag is not in the ready state.

If the PE is in Debug state and Memory access mode, the corresponding error flag is also set if the PE is not ready to accept an operation because a previous load or store is still in progress. The sticky status flag remains set until cleared by writing 1 to EDRCR.CSE.

--- Note ---
The architecture permits a PE to continue to accept and buffer data to write to memory in Memory access mode.

Table H4-1 shows DCC and ITR ready flags and the overrun and underrun flags associated with them.

<table>
<thead>
<tr>
<th>External debug interface access</th>
<th>Overrun/Underrun condition</th>
<th>EDSCR flag</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write DBGDTRRX_EL0</td>
<td>EDSCR.RXfull == '1'</td>
<td></td>
</tr>
<tr>
<td>Read DBGDTRTX_EL0</td>
<td>EDSCR.TXfull == '0'</td>
<td></td>
</tr>
<tr>
<td>Write EDITR</td>
<td>Halted() &amp;&amp; (EDSCR.ITE == '0'</td>
<td></td>
</tr>
</tbody>
</table>

When an overrun or underrun flag is set to 1, the cumulative error flag, EDSCR.ERR, described in Cumulative error flag on page H4-4918, is also set to 1.

In the event of an external write to DBGDTRRX_EL0 or EDITR generating an overrun, or an external read from DBGDTRTX_EL0 generating an underrun:

- For a write, the written value is ignored.
- For a read, an UNKNOWN value is returned.
- EDSCR.TXfull, EDSCR.RXfull or EDSCR.ITE, as applicable, are not updated.

There is no overrun or underrun detection on external reads of DBGDTRRX_EL0 or external writes of DBGDTRTX_EL0.

There is no overrun or underrun detection on direct reads and direct writes of the DTR System registers by software:

- If RXfull == 0, a direct read of DBGDTRRX or DBGDTR_EL0 returns UNKNOWN.
- If TXfull == 1, a direct write of:
  - DBGDTRTX sets DTRTX to UNKNOWN.
  - DBGDTR_EL0 sets DTRRX and DTRTX to UNKNOWN.

See DCC accesses in Non-debug state on page H4-4920 for more information.

Accessing 64-bit data

In AArch64 state, a software access to the DBGDTR_EL0 register and an external debugger access to both DBGDTRRX_EL0 and DBGDTRTX_EL0 can perform a 64-bit half-duplex operation.

However, there is only overrun and underrun detection on one of the external debug registers. That is:

- If software directly writes a 64-bit value to DBGDTR_EL0, only TXfull is set to 1, meaning:
  - A subsequent external write to DBGDTRRX_EL0 would not be detected as an overrun.
  - If the external debugger reads DBGDTRTX_EL0 first, software might observe MDCCSR_EL0.TXfull == 0 and send a second value before the external debugger reads DBGDTRRX_EL0, leading to an undetected overrun.
The Debug Communication Channel and Instruction Transfer Register

H4 Flow control of the DCC and ITR registers

H4.4 Flow control of the DCC and ITR registers

On external writes to both DBGDTRRX_EL0 and DBGDTRTX_EL0 only RXfull is set to 1, meaning:

- A subsequent direct write of DBGDTRTX_EL0 would not be detected as an overrun.
- If the external debugger writes to DBGDTRRX_EL0 first, software might observe MDCCSR_EL0.RXfull == 1 and read a full 64-bit value, before the external debugger writes to DBGDTRTX_EL0, leading to an undetected underrun.

To avoid this, debuggers need to be aware of the data size used by software for transfers and ensure that 64-bit data is read or written in the correct order. If the PE is in Non-debug state, this order is as follows:

- The external debugger must check EDSCR.{RXfull, TXfull} before each transfer.
- To receive a 64-bit value from the target, the external debugger must read DBGDTRRX_EL0 before reading DBGDTRTX_EL0.
- To send a 64-bit value to the target, the external debugger must write to DBGDTRTX_EL0 before writing DBGDTRRX_EL0.

Because three accesses are required to transfer 64 bits of data, 64-bit transfers are not recommended for regular communication between host and target. The use of underrun and overrun detection means that only one access is required for 32 bits of data when using 32-bit transfers.

In Debug state, the debugger controls the instructions executed by the PE, so these limitations do not apply. 64-bit transfers provide a means to transfer a 64-bit general register between the host and the target in Debug state.

H4.4.4 Cumulative error flag

The cumulative error flag, EDSCR.ERR, is set to 1:

- On taking an exception from Debug state.
- On any signaled overrun or underrun in the DCC or ITR.

When EDSCR.ERR == 1:

- External reads of DBGDTRTX_EL0 do not have any side-effects.
- External writes to DBGDTRRX_EL0 are ignored.
- External writes to EDITR are ignored.
- No further instructions can be issued in Debug state. This includes any instructions previously accepted as external writes to EDITR that occur in program order after the instruction or access that caused the error.

This allows a debugger to stream data, or, in Debug state, instructions, to the target without having to:

- Check EDSCR.{RXfull, TXfull, ITE} before each access.
- Check EDSCR.{ITO, RXO, TXU} following each access, for overrun or underrun.
- Check PSTATE or other syndrome registers, or both, for an exception following each instruction executed in Debug state that might generate a synchronous exception.

The cumulative error flag remains set until cleared by writing 1 to EDRCR.CSE. See EDRCR, External Debug Reserve Control Register on page H9-5062.

For overruns and underruns, EDSCR.{ITO, RXO, TXU} record the error type.

Pseudocode description of clearing the error flag

The ClearStickyErrors() pseudocode function is described in Chapter J1 ARMv8 Pseudocode.
H4.5 Synchronization of DCC and ITR accesses

In addition to the standard synchronization requirements for register accesses, the following subsections describe additional requirements that apply for the DCC and ITR registers:

- Summary of System register accesses to the DCC.
- DCC accesses in Non-debug state on page H4-4920.

In these sections, accesses by the external debug interface are referred to as external reads and external writes. Accesses to System registers are referred to as direct reads, direct writes, indirect reads, and indirect writes.

**Note**

In Synchronization requirements for AArch64 System registers on page D7-1889 external reads and external writes are described as forms of indirect access. This whole section uses more explicit terminology.

The DTR registers and the DCC flags, TXfull and RXfull, form a communication channel, with one end operating asynchronously to the other. Implementations must respect the ordering of accesses to these registers in order to maintain the correct behavior of the channel.

External reads of, and external writes to DBGDTRRX_EL0 and DBGDTRTX_EL0 are asynchronous to direct reads of, and direct writes to, DBGDTRRX, DBGDTRTX, and in AArch64 state DBGDTR_EL0, made by software using System register access instructions. The direct reads and direct writes indirectly write to the DCC flags. The external reads and external writes indirectly read the DCC flags to check for underrun and overrun.

Throughout this section:

**DCC flags** Means any or all of the following:
- The EDSCR.{RXfull.TXfull} ready flags.
- The EDSCR.RXO overrun flag.
- The EDSCR.TXU underrun flag.
- The EDSCR.ERR cumulative error flag.

**ITR flags** Means any or all of the following:
- The EDSCR.ITE ready flag.
- The EDSCR.ITO overrun flag.
- The EDSCR.ERR cumulative error flag.

### H4.5.1 Summary of System register accesses to the DCC

System register accesses to the DTR registers are direct reads and writes of those registers, as shown in Table H4-2 on page H4-4920. Several of these instructions access the same registers using different encodings.

With the exception of the read and write bits, DBGDTRRX and DBGDTRTX are the same encoding, with exception of the read/write bits, but use different registers. The ARMv8 architecture governs the order of these instructions, as described in Synchronization requirements for AArch64 System registers on page D7-1889. For more details, see the description of the individual register in the relevant chapter, Chapter D7 AArch64 System Register Descriptions or Chapter G6 AArch32 System Register Descriptions.

Table H4-2 on page H4-4920 shows a summary of System register accesses to the DCC.
### DCC accesses in Non-debug state

In Non-debug state DCC accesses are as described in *Normal access mode on page H4-4912*:

- If a direct read of DCCSR returns RXfull \(\equiv 1\), then a following direct read of DBGDTRRX, or in AArch64 state of DBGDTR_EL0, returns valid data and indirectly writes 0 to DCCSR.RXfull as a side-effect.
- If a direct read of DCCSR returns TXfull \(\equiv 0\), then a following direct write to DBGDTRTX, or in AArch64 state to DBGDTR_EL0, writes the intended value, and indirectly writes 1 to DCCSR.TXfull as a side-effect.

No *Context synchronization event* is required between these two instructions. Overrun and underrun detection prevents intervening external reads and external writes affecting the outcome of the second instruction.

The indirect write to the **DCC flags** as part of the DTR access instruction is made atomically with the DTR access. Because a direct read of DBGDTRRX is an indirect write to DCCSR.RXfull, it must occur in program order with respect to the direct read of DCCSR, meaning it must not return a speculative value for DTRRX that predates the RXfull flag returned by the read of DCCSR. The direct write to DBGDTRTX must not be executed speculatively.

Direct reads of DBGDTRRX, or in AArch64 state DBGDTR_EL0, and DCCSR, must occur in program order with respect to other direct reads of the same register using the same encoding.

The following accesses have an implied order within the atomic access:

- In the simple sequential execution of the program the indirect write of the **DCC flags** occurs immediately after the direct DTR access.

#### Note

For an access to DBGDTR_EL0, this means the indirect write happens after both DBGDTRRX_EL0 and DBGDTRTX_EL0 have been accessed.

---

### Table H4-2 Summary of System register accesses to the DCC

<table>
<thead>
<tr>
<th>Operation</th>
<th>OS Lock</th>
<th>AArch64 (MRS/MSR)</th>
<th>AArch32 (MRC/MCR)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>-</td>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRRXint</td>
<td>Direct read of DTRRX indirect write to the DCC flags</td>
</tr>
<tr>
<td>Write</td>
<td>-</td>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTXint</td>
<td>Direct read of DTRTX indirect write to the DCC flags</td>
</tr>
<tr>
<td>Read/write</td>
<td>-</td>
<td>DBGDTR_EL0</td>
<td>-</td>
<td>Direct read/write of both DTRRX and DTRTX indirect write to the DCC flags</td>
</tr>
<tr>
<td>Read</td>
<td>-</td>
<td>MDCCSR_EL0</td>
<td>DBGDSCRint</td>
<td>Direct read of the DCC flags</td>
</tr>
<tr>
<td>Read/write</td>
<td>-</td>
<td>OSDTRRX_EL1</td>
<td>DBGDTRRXext</td>
<td>Direct read/write of DTRRX</td>
</tr>
<tr>
<td>Read/write</td>
<td>-</td>
<td>OSDTRTX_EL1</td>
<td>DBGDTRTXext</td>
<td>Direct read/write of DTRTX</td>
</tr>
<tr>
<td>Read</td>
<td>Unlocked</td>
<td>MDSCR_EL1</td>
<td>DBGDSCRext</td>
<td>Direct read of DCC flags</td>
</tr>
<tr>
<td>Read/write</td>
<td>Locked</td>
<td>MDSCR_EL1</td>
<td>DBGDSCRext</td>
<td>Direct read/write of DCC flags</td>
</tr>
</tbody>
</table>
• In the simple sequential execution model, for an external read of DBGDTRTX_EL0 or an external write of DBGDTRRX_EL0:
  — The check of the DCC flags for overrun or underrun occurs immediately before the access.
  — If there is no underrun or overrun, the update of the DCC flags occurs immediately after the access.
  — If there is underrun or overrun, the update of the DCC underrun or overrun flags occurs immediately after the access.

All observers must observe the same order for accesses.

Note

These requirements do not create order where order does not otherwise exist. It applies only for ordered accesses.

Without explicit synchronization following external writes and external reads:

• The value written by the external write to DBGDTRRX_EL0 that does not overrun, must be observable to direct reads of DBGDTRRX and DBGDTR_EL0 in finite time.

• The DCC flags that are updated as a side-effect of the external write or external read must be observable:
  — To subsequent external reads of EDSCR.
  — To subsequent external reads of DBGDTRRX_EL0 when checking for underrun.
  — To subsequent external writes to DBGDTRTX_EL0 when checking for overrun.
  — To direct reads of DCCSR in finite time.

However, explicit synchronization is required to guarantee that a direct read of DCCSR returns up-to-date DCC flags. This means that if a signal is received from another agent that indicates that DCCSR must be read, an ISB is required to ensure that the direct read of DCCSR occurs after the signal has been received. This also synchronizes the value in DBGDTRRX, if applicable. However, if that signal is an interrupt exception triggered by COMMIRQ, COMMTX, or COMMRX, the exception entry is sufficient synchronization. See Synchronization of DCC interrupt request signals on page H4-4923.

Explicit synchronization is required following a direct read or direct write:

• To ensure that a value directly written to DBGDTRTX is observable to external reads of DBGDTRTX_EL0.

• To ensure that a value directly written to DBGDTR_EL0 is observable to external reads of DBGDTRTX_EL0 and DBGDTRRX_EL0.

• To guarantee that the indirect writes to the DCC flags that were a side-effect of the direct read or direct write have occurred, and therefore that the updated values are:
  — Observable to external reads of EDSCR.
  — Observable to external reads of DBGDTRRX_EL0 when checking for underrun.
  — Observable to external writes of DBGDTRTX_EL0 when checking for overrun.
  — Returned by a following direct read of DCCSR.

See also Memory-mapped accesses to the DCC and ITR on page H4-4915 and Synchronization of changes to the external debug registers on page H8-4964.

Note

These ordering rules mean that software:

• Must not read DBGDTRRX without first checking DCCSR.RXfull or if the previously-read value of DCCSR.RXfull is 0.

It is not sufficient to read both registers and then later decide whether to discard the read value, as there might be an intervening write from the external debug interface.
• Must not write DBGDTRTX without first checking DCCSR.TXfull or if the previously-read value of DCCSR.TXfull is 1.
  The write to DBGDTRTX overwrites the value in DTRTX, and the external debugger might or might not have read this value.

• Must ensure there is an explicit Context synchronization event following a DTR access, even if not immediately returning to read DCCSR again. This synchronization operation can be an exception return.

## Derived requirements

The rules for DCC accesses in Non-debug state are as follows:

• Following a direct read of DBGDTRRX when RXfull is 1:
  — If an external write to DBGDTRRX checks the RXfull flag for overrun and observes that the value of RXfull is 0, the value returned by the previous direct read must not be affected by the external write.
  — If an external read of EDSCR returns a RXfull value of 0, then the value returned by the previous direct read must not be affected by a following external write to DBGDTRRX, and the following external write does not overrun.

• Following a direct read of DBGDTR_EL0, when RXfull is 1:
  — If an external write to DBGDTRRX checks the RXfull flag for overrun and observes that the value of RXfull is 0, the value returned by the previous direct read must not be affected by the external write nor by a following direct write to DBGDTRTX.
  — If an external read of EDSCR returns a RXfull value of 0, then the value returned by the previous direct read must not be affected by subsequent external writes to DBGDTRRX and DBGDTRTX in any order, and the following external write of DBGDTRRX will not overrun.

• Following a direct write to DBGDTRTX, when TXfull is 0:
  — If an external read of DBGDTRRX checks the TXfull flag for underrun and observes that the value of TXfull is 1, the value returned by the external read must be the value written by the previous direct write.
  — If an external read of EDSCR returns a TXfull value of 1, then the value returned by a following external read of DBGDTRRX must be the value written by the previous direct read, and the subsequent external read will not underrun.

• Following a direct write to DBGDTR_EL0, when TXfull is 0:
  — If an external read of DBGDTRRX checks the TXfull flag for underrun and observes that the value of TXfull is 1, the values returned by the external read and by a subsequent external read of DBGDTRRX must be the value written by the previous direct write.
  — If an external read of EDSCR returns a TXfull value of 1, then the value returned by subsequent external reads of DBGDTRRX and DBGDTRTX, in any order, must be the value written by the previous direct read, and the subsequent external read of DBGDTRTX does not underrun.

• Following an external read of DBGDTRTX that does not underrun, if a direct read of DCCSR returns a TXfull value of 0, then the value returned by the external read must not be affected by a following direct write to DBGDTRTX.

• Following a first external read DBGDTRRX and a following second external read of DBGDTRTX that does not underrun, if a direct read of DCCSR returns a TXfull value of 0, then the values returned by the external reads must not be affected by a following direct write to DBGDTR_EL0.

• Following an external write to DBGDTRRX that does not overrun, if a direct read of DCCSR returns an RXfull value of 1, then the value returned by a following direct read of DBGDTRRX or DBGDTR_EL0 must be the value written by the previous external write.
Following a first external write to DBGDTRTX and a following second external write to DBGDTRRX that does not overrun, if a direct read of DCCSR returns an RXfull value of 1, then the value returned by a subsequent direct read of DBGDTR_EL0 must return the values written by the previous external writes.

### H4.5.3 Synchronization of DCC interrupt request signals

Following an external read or external write access to the DTR registers, the interrupt request signals, COMMIRQ, COMMCTX, and COMMRX, must be updated in finite time without explicit synchronization.

The updated values must be observable to a direct read of DCCSR or DBGDTRRX, or a direct write of DBGDTRTX executed after taking an interrupt exception generated by the interrupt request. The updated values must also be observable to a direct write of DBGDTRTX executed after taking an interrupt exception generated by the interrupt request.

Following a direct read of DBGDTRRX or a direct write to DBGDTRRX, software must execute a Context synchronization event to guarantee the interrupt request signals have been updated in finite time. This synchronization operation can be an exception return.

### H4.5.4 DCC and ITR access in Debug state

In Debug state, stricter observability rules apply for instructions issued through the ITR, to maintain communication between a debugger and the PE, without requiring excessive explicit synchronization.

In Normal access mode, without explicit synchronization:

- A direct read or direct write of the DTR registers by an instruction written to EDITR must be observable to an external write or an external read in finite time:
  - A direct read of DBGDTRRX must be observable to an external write of DBGDTRRX_EL0.
  - A direct read of DBGDTR_EL0 must be observable to an external write of DBGDTRRX_EL0 and DBGDTRTX_EL0.
  - A direct write of DBGDTRTX must be observable to an external read of DBGDTRRX_EL0.
  - A direct write of DBGDTR_EL0 must be observable to an external read of DBGDTRRX_EL0 and DBGDTRTX_EL0.

This includes the indirect write to the DCC flags that occurs atomically with the access as described in DCC accesses in Non-debug state on page H4-4920.

The subsequent external write or external read must observe either the old or the new values of both the DTR contents and DCC flags. If the old values are observed, this typically results in overrun or underrun, assuming the old values of the DCC flags indicate an overrun or underrun condition, as would normally be the case.

This means the debugger can observe the direct read or direct write without explicit synchronization and without explicitly testing the DCC flags in EDSCR, because it can rely on overrun and underrun tests.

- External reads of DBGDTRTX_EL0 that do not underrun and external writes to DBGDTRRX_EL0 that do not overrun must be observable to an instruction subsequently written to EDITR on completion of the first external access. This includes the indirect write to the DCC flags.

This means that without explicit synchronization and without the need to first check the DCC flags in DCCSR:

- If the instruction is a direct read of DBGDTRRX, it observes the external write.
- If the instruction is a direct write of DBGDTRTX, it observes the external read.

- Writes to EDITR that do not overrun commit an instruction for execution immediately. The instruction must complete execution in finite time without requiring any further operation by the debugger.

- After an external write to the EDITR, the ITR flags that are updated as a side effect of that write must be observable by:
  - An external read of the EDSCR that follows the external write to the EDITR.
  - When checking for overrun, another external write to the EDITR that follows the original external write to the EDITR.

In Memory access mode, these requirements shift to the instructions implicitly executed by external reads and external writes of the DTR registers, as described in Memory access mode on page H4-4913.
H4.6 Interrupt-driven use of the DCC

ARM recommends implementations provide a level-sensitive DCC interrupt request through the IMPLEMENTATION DEFINED interrupt controller as a private peripheral interrupt for the originating PE.

Note

- In addition to connection to the interrupt controller ARM also recommends COMMIRQ, COMMTX, and COMMRX signals that might be implemented for use by any legacy system peripherals.
- GICv3 reserves a private peripheral interrupt number for the COMMIRQ interrupt.

The DCCINT register provides a first level of interrupt masking within the PE, meaning only a single interrupt source, COMMIRQ, is needed at the interrupt controller.

See also Synchronization of DCC interrupt request signals on page H4-4923.
H4.7 Pseudocode description of the operation of the DCC and ITR registers

The basic operation of the DCC and ITR registers is shown by the following pseudocode functions. These functions do not cover the behavior when \texttt{OSLSR.OSLK} == 1, meaning that the OS lock is locked:

- \texttt{DBGDTR_EL0[\]}.
- \texttt{DBGDTRRX_EL0[\]}.
- \texttt{DBGDTRTX_EL0[\]}.
- \texttt{EDITR[\]}.
- \texttt{CheckForDCCInterrupts()}.  

For the definition of the DTR Registers, see \texttt{shared/debug/dccanditr/DTR} on page J1-5381.
H4 The Debug Communication Channel and Instruction Transfer Register
H4.7 Pseudocode description of the operation of the DCC and ITR registers
Chapter H5
The Embedded Cross-Trigger Interface

This chapter describes the embedded cross-trigger interface. It contains the following sections:

- About the Embedded Cross-Trigger (ECT) on page H5-4928.
- Basic operation on the ECT on page H5-4930.
- Cross-triggers on a PE in an ARMv8 implementation on page H5-4934.
- Description and allocation of CTI triggers on page H5-4935.
- CTI registers programmers’ model on page H5-4939.
- Examples on page H5-4940.
H5.1 About the Embedded Cross-Trigger (ECT)

The Embedded Cross-Trigger, ECT, allows a debugger to:

- Send trigger events to a PE. For example, this might be done to halt the PE.
- Send a trigger event to one or more PEs when a trigger event occurs on another PE. For example, this might be done to halt all PEs when one individual PE halts.

Figure H5-1 shows the logical structure of an ECT.

![Figure H5-1 Structure of an embedded cross-trigger](image)

The ECT can deliver many types of trigger events, which are described in the following sections:

- *Debug request trigger event* on page H5-4936.
- *Restart request trigger event* on page H5-4936.
- *Cross-halt trigger event* on page H5-4936.
- *Performance Monitors overflow trigger event* on page H5-4937.
- *Generic trace external input trigger events* on page H5-4937.
- *Generic trace external output trigger events* on page H5-4937.
- *Generic CTI interrupt trigger event* on page H5-4937.

An ARMv8-A implementation must:

- Include a cross-trigger interface, CTI.
- Implement at least the input and output triggers defined in this architecture.

See *Cross-triggers on a PE in an ARMv8 implementation* on page H5-4934.

In addition, ARM recommends that the cross-trigger includes:

- The ability to route trigger events between Trace macrocells:
  These typically have advanced event triggering logic.
- An output trigger to the interrupt controller.

---

**Note**

The ECT and CTI must only signal trigger events for external debugging. They must not route software events, such as interrupts. For example, the Performance Monitors overflow input trigger is provided to allow entry to Debug state on a counter overflow, and the output trigger to the interrupt controller is provided to generally allow events from the external debug sub-system to be routed to a software agent. However, the combination of the two must not be used as a mechanism to route Performance Monitors overflows to an interrupt controller.
H5.1.1 Implementation with a CoreSight CTI

For details of the recommended connections in an ARMv8-A implementation, see Appendix K2 Recommended External Debug Interface. See also CoreSight™ SoC Technical Reference Manual.
H5.2 Basic operation on the ECT

The ECT comprises a Cross-Trigger Matrix, CTM, and one Cross-Trigger Interface, CTI, for each PE. The CTM passes events between the CTI blocks over channels. The CTM can have a maximum of 32 channels.

The main interfaces of the cross-trigger interface, CTI, are:

• The input triggers:
  — These are trigger event inputs from the PE to the CTI.

• The output triggers:
  — These are trigger event outputs from the CTI to the PE.

• The input channels:
  — These are channel event inputs from the cross-trigger matrix, CTM, to the CTI.

• The output channels:
  — These are channel event outputs from the CTI to the CTM.

Each CTI block has:

• Up to 32 input triggers that come from the PE:
  — The input triggers are numbered 0-31.

• Up to 32 output triggers that go to the PE:
  — The output triggers are numbered 0-31.

Figure H5-2 on page H5-4931 shows the logical internal structure of a CTI.
**Note**

- The number of triggers in IMPLEMENTATION DEFINED. Figure H5-2 shows eight input and eight output triggers.

- The number of channels is IMPLEMENTATION DEFINED. Figure H5-2 shows four channels.

- In Figure H5-2 the input channel gate function is a CTIv2 feature.

When the CTI receives an input trigger event, this generates channel events on one or more internal channels, according to the mapping function defined by the Input trigger→output channel mapping registers, CTIINEN[n].

The CTI also contains an application trigger and channel pulse to allow a debugger to create channel events directly on internal channels by writing to the CTI control registers.
Channel events on each internal channel are passed to a corresponding output channel that is controlled by a channel gate. The channel gate can block propagation of channel events from an internal channel to an output channel.

The output channels from a CTI are combined, using a logical OR function, with the output channels from all other CTIs to form the input channels on other CTIs. The input channels of this CTI are the logical OR of the output channels on all other CTIs. This is the cross-trigger matrix, CTM. Therefore, the number of input channels must equal the number of output channels.

--- Note ---
The number of input triggers and output triggers is not required to be the same.

The internal channels form an internal cross-trigger matrix within the CTI. This delivers events directly from the input triggers to the output triggers. Therefore the number of internal channels is the same as the number of input and output channels on the external CTM, and there is a direct mapping between the two.

Channel events received on each input channel are passed to the corresponding internal channel. It is IMPLEMENTATION DEFINED whether the cross-trigger gate also blocks propagation of channel events from input channels to internal channels.

When the CTI receives a channel event on an internal channel this generates trigger events on one or more output triggers, according to the mapping function defined by the Input channel → output trigger mapping registers, CTIOUTEN<\text{n}>.

The CTI contains the input and output trigger interfaces to the PE and the interface of the cross-trigger matrix. The architecture does not define the signal protocol used on the trigger interfaces, and:

- It is IMPLEMENTATION DEFINED whether the CTI supports multicycle input trigger events.
- It is IMPLEMENTATION DEFINED whether the CTM supports multicycle channel events.

See Multicycle events.

However, an output trigger is asserted until acknowledged. The output trigger can be:

- Self-acknowledging. This means that no further action is required from the debugger.
- Acknowledged by the debugger writing 1 to the corresponding bit of CTIINTACK.

The time taken to propagate a trigger event from the first PE, through its CTI, across the CTM to another CTI, and thereby to a second PE is IMPLEMENTATION DEFINED.

--- Note ---
ARM recommends that this path is not longer than the shortest software communication path between those PEs. This is because if the first PE halts, the Cross-halt trigger event can propagate through the ECT and halt the second PE without causing software on the second PE to malfunction because the first PE is in Debug state and is not responding.

### H5.2.1 Multicycle events

A multicycle event is one with a continuous state that might persist over many cycles, as opposed to a discrete event. A typical implementation of a multicycle event is a level-based signal interface, whereas a discrete event might be implemented as a pulse signal or message.

CTI support for multicycle trigger events is IMPLEMENTATION DEFINED. Use of multicycle trigger events is deprecated. Of the architecturally defined input trigger events, the Performance Monitors overflow trigger event and Generic trace external output trigger events can be multicycle input triggers.

CTM support for multicycle channel events is IMPLEMENTATION DEFINED. A CTM that does not support multicycle channel events cannot propagate a multicycle trigger event between CTIs.

--- Note ---
A full ECT might comprise a mix of CTIs, some of which can support multicycle trigger events. In bridging these components, multicycle channel events become single channel events at the boundary between the CTIs.
An ECT that supports multicycle trigger events

When an ECT supports multicycle trigger events, an input trigger event to the CTI continuously asserts channel events on all output channels mapped to it until either:

• The input trigger event is removed.
• The channel mapping function is disabled.

This means that an input trigger that is asserted for multiple cycles causes any channels that are mapped to it to become active for multiple cycles. Consequently, any output triggers mapped from that channel are asserted for multiple cycles.

--- Note ---

The output trigger remains asserted for at least as long as the channel remains active. This means that even if the output trigger is acknowledged, it remains asserted until the channel deactivates.

---

The CTI does not guarantee that these events have precisely the same duration, as the triggers and channels can cross between clock domains.

CTIAPPSET and CTIAPPCLEAR can set a channel active for multiple cycles. CTIAPPPULSE generates a single channel event. CTICHINSTATUS and CTICHOUTSTATUS can report whether a channel is active.

An ECT that does not support multicycle trigger events

When an ECT does not support multicycle trigger events, an input trigger event to the CTI generates a single channel event on all output channels mapped to it, regardless of how long the input trigger event is asserted.

This means that an input trigger event that is asserted for multiple cycles generates a single channel event on any channels mapped to it. Consequently any self-acknowledging output triggers mapped from those channels are single trigger events.

--- Note ---

A single event is typically a single cycle, but there is no guarantee that this is always the case.

---

CTIAPPSET and CTIAPPCLEAR can only generate a single channel event. CTIAPPPULSE generates a single channel event. If the ECT does not support multicycle channel events, use of CTIAPPSET and CTIAPPCLEAR is deprecated, and the debugger must only use CTIAPPPULSE. CTICHINSTATUS and CTICHOUTSTATUS must be treated as UNKNOWN.
H5.3 Cross-triggers on a PE in an ARMv8 implementation

An ARMv8 PE must include a cross-trigger interface, and the implementation must include at least the input and output triggers defined in this architecture. The number of channels in the cross-trigger matrix is IMPLEMENTATION DEFINED, but there must be a minimum of three. Software can read CTIDEVID.NUMCHAN to discover the number of implemented channels.

The CTM must connect to all PEs in the same Inner Shareability domain as the ARMv8-A PE, but can also connect to additional PEs. ARM strongly recommends that the CTM connects all PEs implementing a CTI in the system. This includes ARMv7-A PEs and other PEs that can be connected using a CoreSight CTI module.

--- Note ---

In a uniprocessor system the CTM is OPTIONAL. The CTM might be connected other CTI modules for non-PEs, such as triggers for system visibility components. ARM recommends that the CTM is implemented.

Any CTI connected to a PE that is not an ARMv8-A PE must implement at least:

- The Debug request trigger event.
- The Restart trigger event.
- The Cross-halt trigger event.

For more information about the CTI, see the CoreSight™ SoC Technical Reference Manual. ARMv8-A refines the generic CTI by defining roles for each of the implemented input and output triggers.
H5.4 Description and allocation of CTI triggers

Table H5-1 shows the output trigger events defined by the architecture and the related trigger numbers.

<table>
<thead>
<tr>
<th>Number</th>
<th>Source</th>
<th>Destination</th>
<th>Event description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CTI</td>
<td>PE</td>
<td>Debug request trigger event on page H5-4936</td>
</tr>
<tr>
<td>1</td>
<td>CTI</td>
<td>PE</td>
<td>Restart request trigger event on page H5-4936</td>
</tr>
<tr>
<td>2</td>
<td>CTI</td>
<td>IRQ controller</td>
<td>Generic CTI interrupt trigger event on page H5-4937</td>
</tr>
<tr>
<td>3</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>4 - 7</td>
<td>CTI</td>
<td>Trace macrocell</td>
<td>OPTIONAL Generic trace external input trigger events on page H5-4937</td>
</tr>
</tbody>
</table>

Note
Output triggers from the CTI are inputs to other blocks.

Table H5-2 shows the input trigger events defined by the architecture and the related trigger numbers.

<table>
<thead>
<tr>
<th>Number</th>
<th>Source</th>
<th>Destination</th>
<th>Event description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PE</td>
<td>CTI</td>
<td>Cross-halt trigger event on page H5-4936</td>
</tr>
<tr>
<td>1</td>
<td>PE</td>
<td>CTI</td>
<td>Performance Monitors overflow trigger event on page H5-4937</td>
</tr>
<tr>
<td>2 - 3</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>4 - 7</td>
<td>Trace macrocell</td>
<td>CTI</td>
<td>OPTIONAL Generic trace external output trigger events on page H5-4937</td>
</tr>
</tbody>
</table>

Note
Input triggers to the CTI are outputs from other blocks.

Table H5-1 and Table H5-2 show the minimum set of trigger events defined by the architecture. However:

- The Generic trace external input and output trigger events are only required if the OPTIONAL Trace macrocell is implemented. If the OPTIONAL Trace macrocell is not implemented, these trigger events are reserved.
- Support for the generic CTI interrupt trigger event is IMPLEMENTATION DEFINED because details of interrupt handling in the system, including any interrupt controllers, are IMPLEMENTATION DEFINED. Details regarding how the CTI interrupt is connected to an interrupt controller and its allocated interrupt number lie outside the scope of the architecture. ARM strongly recommends that implementations provide a means to generate interrupts based on external debug events.
- The other trigger events are required by the architecture.

An ARMv8-A implementation can extend the CTI with additional triggers. These start with the number eight.
H5.4 Description and allocation of CTI triggers

H5.4.1 Debug request trigger event
This is an output trigger event from the CTI, and an input trigger event to the PE, asserted by the CTI to force the PE into Debug state. The trigger event is asserted until acknowledged by the debugger. The debugger acknowledges the trigger event by writing 1 to CTIINTACK[0].

--- Note ---
A debugger must poll CTITRIGOUTSTATUS[0] until it reads as 0, to confirm that the output trigger has been deasserted before generating any event that must be ordered after the write to CTIINTACK, such as a write to CTIAPPPULSE to activate another trigger.

If the PE is already in Debug state, the PE ignores the trigger event, but the CTI continues to assert it until it is removed by the debugger. See also External Debug Request debug event on page H3-4900.

H5.4.2 Restart request trigger event
This is an output trigger event from the CTI, and an input trigger event to the PE, asserted by the CTI to request the PE to exit Debug state. If the PE is in Non-debug state, the request is ignored by the PE.

If a Restart request trigger event is received at or about the same time as the PE enters Debug state, it is CONstrained UNPREDICTABLE whether:
• The request is ignored by the PE. In this case the PE enters Debug state and remains in Debug state.
• The PE enters Debug state and then immediately restarts.

Debuggers must program the CTI to send Restart request trigger events only to PEs that are halted. To enable the PE to disambiguate discrete Restart request trigger events, after sending a Restart request trigger event, the debugger must confirm that the PE has restarted and halted before sending another Restart request trigger event. Debuggers can use EDPRSR.{SDR, HALTED} to determine the Execution state of the PE.

--- Note ---
Before generating a Restart request trigger event for a PE, a debugger must ensure any Debug request trigger event targeting that PE is cleared. Debug request trigger event describes how to do this.

The trigger event is self-acknowledging, meaning that the debugger requires no further action to remove the trigger event. The trigger event is acknowledged even if the request is ignored by the PE. See also Exiting Debug state on page H2-4880.

H5.4.3 Cross-halt trigger event
This is an input trigger event to the CTI, and an output trigger event from the PE, asserted by a PE when it is entering Debug state.

--- Note ---
To reduce the latency of halting, ARM recommends that an implementation issues the Cross-halt trigger event early in the committed process of entering Debug state. This means that there is no requirement to wait until all aspects of entry to Debug state have completed before issuing the trigger event. Speculative emission of Cross-halt trigger events is not allowed. The Cross-halt trigger event must not be issued early enough for a subsequent Debug request trigger event, that might be derived from the Cross-halt trigger event, to be recorded in the EDSCR.STATUS field. This applies to Debug request trigger events that are acting as inputs to the PE.
H5.4.4 Performance Monitors overflow trigger event

This is an input trigger event to the CTI, and an output trigger event from the PE, asserted each time the PE asserts a new Performance Monitors counter overflow interrupt request. See Chapter D5 The Performance Monitors Extension.

If the CTI supports multicycle trigger events, then the trigger event remains asserted until the overflow is cleared by a write to PMOVSLR_EL0. Otherwise, the trigger event is asserted when the value of PMOVSLR_EL0 changes from zero to a non-zero value.

--- Note ---

- This does not replace the recommended connection of Performance Monitors overflow trigger event to an interrupt controller. Software must be able to program an interrupt on Performance Monitors overflow without programming the CTI.
- Events can be counted when ExternalNoninvasiveDebugEnabled() == FALSE, and, in Secure state, when ExternalSecureNoninvasiveDebugEnabled() == FALSE. Secure software must be aware that overflow trigger events are nevertheless visible to the CTI.

H5.4.5 Generic trace external input trigger events

These are output trigger events from the CTI, and input trigger events to the OPTIONAL Trace macrocell, that are used in conjunction with the Generic trace external output trigger events to pass trigger events between:

- The PE and the OPTIONAL Trace macrocell.
- The OPTIONAL Trace macrocell and any other component attached to the CTM, including other Trace macrocells.

There are four Generic trace external input trigger events.

The trigger events are self-acknowledging. This means that the debugger does not have to take any further action to remove the events.

H5.4.6 Generic trace external output trigger events

These are input trigger events to the CTI, and output trigger events from the OPTIONAL Trace macrocell, used in conjunction with the Generic trace external input trigger events to pass trigger events between:

- The PE and the OPTIONAL Trace macrocell.
- The OPTIONAL Trace macrocell and any other component attached to the CTM, including other Trace macrocells.

There are four Generic trace external output trigger events.

H5.4.7 Generic CTI interrupt trigger event

This is an output trigger event from the CTI, and an input to an IMPLEMENTATION DEFINED interrupt controller, and can transfer trigger events from the PE, Trace macrocell, or any other component attached to the CTI and CTM to software as an interrupt. The Generic CTI interrupt trigger event must be connected to the interrupt controller as an interrupt that can target the originating PE.

--- Note ---

- ARM recommends that the Generic CTI interrupt trigger event is a private peripheral interrupt, but implementations might instead make this trigger event available as a shared peripheral interrupt or a local peripheral interrupt.
- GICv3 reserves a private peripheral interrupt number for this interrupt.
It is IMPLEMENTATION DEFINED whether this trigger event is:

- Self-acknowledging. This means that the debugger is not required to take any further action, and that the interrupt controller must treat the trigger event as a pulse or edge-sensitive interrupt.

- Acknowledged by the debugger. The debugger acknowledges the trigger event by writing 1 to CTIINTACK[2]. This means that the interrupt controller must treat the trigger event as a level-sensitive interrupt.

ARM recommends that the Generic CTI interrupt trigger event is a self-acknowledging trigger event.
H5.5 CTI registers programmers’ model

The CTI registers programmers’ model is described in Chapter H8 About the External Debug Registers. The following sections contain information specific to the CTI:

- External debug register resets on page H8-4981.
- External debug interface register access permissions on page H8-4970.
- Cross-trigger interface registers on page H8-4979.
- The individual register descriptions in Cross-Trigger Interface registers on page H9-5076.

See also Memory-mapped accesses to the external debug interface on page H8-4968.

H5.5.1 CTI reset

An External Debug reset resets the CTI. See External debug register resets on page H8-4981 for details of CTI register resets. All CTI output triggers and output channels are deasserted on an External Debug reset.

Note
An indirect read of an output trigger might not observe the deasserted state until the processor is Cold reset. For more information, see Synchronization of changes to the external debug registers on page H8-4964.

H5.5.2 CTI authentication

The CTI ignores the state of the IMPLEMENTATION DEFINED authentication interface. This means that:

- CTITRIGINSTATUS shows the status of the input triggers and CTICHINSTATUS shows the status of the input channels, regardless of the value of ExternalNoninvasiveDebugEnabled().

Note
The PE does not generate the Cross-halt trigger event and the Trace macrocell does not generate Generic trace external output trigger events when ExternalNoninvasiveDebugEnabled() == FALSE. However, the PE can generate Performance Monitors overflow trigger events.

Note
The CTI can generate external triggers regardless of the value of ExternalInvasiveDebugEnabled().

Note
The PE ignores Debug request and Restart request trigger events when ExternalInvasiveDebugEnabled() == FALSE. The Trace macrocell ignores Generic trace external input trigger events when ExternalNoninvasiveDebugEnabled() == FALSE. The behavior of Generic CTI interrupt requests is part of the IMPLEMENTATION DEFINED handling of these interrupts, but it is permissible for an interrupt controller to receive these requests even when ExternalInvasiveDebugEnabled() == FALSE.
**H5.6 Examples**

The CTI is fully programmable and allows for flexible cross-triggering of events within a PE and between PEs in a multiprocessor system. For example:

- The Cross-halt trigger event and the Debug request trigger event can be used for cross-triggering in a multiprocessor system.
- The Cross-halt trigger event and the Generic interrupt trigger event can be used for event-driven debugging in a multiprocessor system.
- The Performance Monitors overflow trigger event and the Debug request trigger event can force entry to Debug state on overflow of a Performance Monitors event counter, for event-driven profiling.

--- **Note** ---

This does not replace the recommended connection of Performance Monitors overflow trigger events to an interrupt controller. Software must be able to program an interrupt on Performance Monitors overflow without programming the CTI. ARM recommends that the Performance Monitors overflow signal is directly available as a local interrupt source.

---

- The Generic trace external input and Generic trace external output trigger events can pass trace events into and out of the event logic of the Trace macrocell. They can do this:
  - To pass trace events between Trace macrocells.
  - In conjunction with the Performance Monitors overflow trigger event, to couple the Performance Monitors to the Trace macrocell.
  - In conjunction with the Debug request trigger event, to trigger entry to Debug state on a trace event.
  - In conjunction with other CTIs, to signal a trace trigger event onto a CoreSight trace interconnect.

The following sections describe some examples in more detail:

- **Halting a single PE.**
- **Halting all PEs in a group when any one PE halts on page H5-4941.**
- **Synchronously restarting a group of PEs on page H5-4941.**
- **Halting a single PE on Performance Monitors overflow on page H5-4942.**

**Example H5-1 Halting a single PE**

To halt a single PE, set:

1. **CTIGATE[0]** to 0, so that the CTI does not pass channel events on internal channel 0 to the CTM.
2. **CTIOUTEN0[0]** to 1, so that the CTI generates a Debug request trigger event in response to a channel event on channel 0.

--- **Note** ---

The Cross-halt trigger event is input trigger 0, meaning it is controlled by the instance of **CTIOUTEN<n>** for which **<n>** is 0.

---

3. **CTIAPPULSE[0]** to 1, to generate a channel event on channel 0.

When the PE has entered Debug state, clear the Debug request trigger event by writing 1 to **CTIINTACK[0]**, before restarting the PE.
Example H5-2 Halting all PEs in a group when any one PE halts

To program a group of PEs so that when one PE in the group halts, all of the PEs in that group halt, set the following registers for each PE in the group:

1. CTIGATE[2] to 1, so that each CTI passes channel events on internal channel 2 to the CTM.
2. CTIINEN0[2] to 1, so that each CTI generates a channel event on channel 2 in response to a Cross-halt trigger event.
3. CTIOUTEN0[2] to 1, so that each CTI generates a Debug request trigger event in response to a channel event on channel 2.

--- Note ---
The Cross-halt trigger event is input trigger 0, meaning it is controlled by the instances of CTIINEN<n> and CTIOUTEN<n> for which <n> is 0.

When a PE has halted, clear the Debug request trigger event by writing a value of 1 to CTIINTACK[0], before restarting the PE.

Example H5-3 Synchronously restarting a group of PEs

To restart a group of PEs, for each PE in the group:

1. If the PE was halted because of a Debug request trigger event, the debugger must ensure the trigger event is deasserted. It can do this by:
   a. Writing 1 to CTIINTACK[0] to clear the Debug request trigger event.
   b. Polling CTITRIGOUTSTATUS[0], until it reads as 0, to confirm that the trigger event has been deasserted.
2. Set CTIGATE[1] to 1, so that each CTI passes channel events on internal channel 1 to the CTM.
3. Set CTIOUTEN1[1] to 1, so that each CTI generates a Restart request trigger event in response to a channel event on channel 1.

--- Note ---
This example must use the instance of CTIOUTEN<n> for which <n> is 1.

4. Set CTIAPPULSE[1] to 1 on any one PE in the group, to generate a channel event on channel 1.
Example H5-4 Halting a single PE on Performance Monitors overflow

To halt a single PE on a Performance Monitors overflow set:

1. **CTIGATE[3]** to 0, so that the CTI does not pass channel events on internal channel 3 to the CTM.

2. **CTINEN1[3]** to 1, so that the CTI generates a channel event on channel 3 in response to a Performance Monitors overflow trigger event.

   ______ Note ________
   This step of this example must use the instance of CTIINEN<n> for which <n> is 1.

3. **CTIOUTEN0[3]** to 1, so that the CTI generates a Debug request trigger event in response to a channel event on channel 3.

   ______ Note ________
   This step of this example must use the instance of CTIOUTEN<n> for which <n> is 0.

When the PE has entered Debug state, clear the Debug request trigger event by writing 1 to **CTIINTACK[0]**, before restarting the PE. Clear the overflow status by writing to **PMOVSCLR_EL0**.

---

_iss10775_
Chapter H6
Debug Reset and Powerdown Support

This chapter describes the reset and powerdown support in the Debug architecture. It contains the following sections:

- About Debug over powerdown on page H6-4944.
- Power domains and debug on page H6-4945.
- Core power domain power states on page H6-4946.
- Emulating low-power states on page H6-4949.
- Debug OS Save and Restore sequences on page H6-4951.
- Reset and debug on page H6-4955.

_____ Note _____

Where necessary, Table K12-1 on page K12-5660 disambiguates the general register references used in this chapter.
H6.1 About Debug over powerdown

Debug over powerdown is a facility for an operating system to save and restore the PE state on behalf of a self-hosted or external debugger or both.

For external debug over powerdown, the architecture defines the OS Lock, OS Double Lock, and the logical split of the hardware on which a PE executes into the Core power domain and the Debug power domain. See:
- Power domains and debug on page H6-4945.
- Core power domain power states on page H6-4946.
H6.2 Power domains and debug

The external debug component of ARMv8-A has two logical power domains, each with its own reset:

- The debug power domain contains the interface between the PE and the external debugger, and is powered up whenever an external debugger is connected to the SoC. It remains powered up while the external debugger is connected. Registers in this domain are reset by an external debug reset.
- The core power domain contains the rest of the PE, and is allowed to power up and power down independently of the Debug power domain.

The core power domain contains several types of registers:

- Non-debug logic refers to all registers and logic that are not associated with debug.
- Self-hosted debug logic refers to registers and logic associated solely with the self-hosted debug aspects of the architecture.
- Shared debug logic refers to registers and logic associated with both the self-hosted and external debug aspects of the architecture.
- External debug logic refers to registers and logic associated solely with the external debug aspects of the architecture.

--- Note ---

- The model of two logical power domains has an impact on the reset and access permission requirements of the debug programmers’ model.
- The power domains are described as logical because the architecture defines the requirements but does not require two physical power domains. Any power domain split that meets the requirements of the programmers’ model is a valid implementation.

Figure H6-1 shows the recommended power domain split. The signals DBGPWRUPREQ, DBGNOPWRDWN, and DBGPWRDUP shown in Figure H6-1 provide an interface between the power controller and the PE debug logic that is in the debug power domain. They are part of the recommended interface. See Appendix K2 Recommended External Debug Interface.

--- Figure H6-1 Recommended power domain split between core and debug power domains ---

--- End ---
H6.3 Core power domain power states

The ARM architecture does not define the power states of the PE as these are not normally visible to software. However, they are visible to the external debugger. The Debug architecture uses a four logical power states model for the core power domain. The four logical power states are as follows:

Normal
The core power domain is fully powered up and the debug registers are accessible.

Standby
The core power domain is on, but there are measures to reduce energy consumption. In a typical implementation, the PE enters standby by executing a `WFI` or `WFE` instruction, and exits on a wake-up event. There can be other IMPLEMENTATION DEFINED measures the OS can take to enter standby.

The PE preserves the PE state, including the debug logic state. Changing from standby to normal operation does not involve a reset of the PE.

Standby is the least invasive OS energy saving state. Standby implies only that the PE is unavailable and does not clear any debug settings. For standby, the Debug architecture requires only the following:

- An External Debug Request debug event is a wake-up event when halting is allowed. This means that the PE must exit standby to handle the debug event. If the PE executed a `WFE` or a `WFI` instruction to enter standby, then it retires that instruction,
- If the external debug interface is accessed, the PE must respond to that access. ARM recommends that, if the PE executed a `WFI` or `WFE` instruction to enter standby, then it does not retire that instruction.

Standby is transparent, meaning that to software and to an external debugger it is indistinguishable from normal operation.

Retention
The OS takes some measures, including IMPLEMENTATION DEFINED code sequences and registers, to reduce energy consumption. The PE state, including debug settings, is preserved in low-power structures, allowing the core power domain to be at least partially turned off.

Changing from low-power retention to normal operation does not involve a reset of the PE. The saved PE state is restored on changing from low-power retention state to normal operation. If software has to use an IMPLEMENTATION DEFINED code sequence before entering, or after leaving, a retention state, this is referred to as a software-visible retention state. It is IMPLEMENTATION DEFINED whether the value of `DBGPRCR.CORENPDRQ` is set to the value of `EDPRCQ.COREPURQ` on leaving the software-visible retention state.

External Debug Request debug events stay pending and debug registers in the core power domain cannot be accessed.

Note

- This model of retention does not include implementations where the PE exits the state in response to a debug register access. From the Debug architecture perspective, implementations like this are forms of standby.

Powerdown
The OS takes some measures to reduce energy consumption by turning the core power domain off. These measures must include the OS saving any PE state, including the debug settings, that must be preserved over powerdown. Changing from powerdown to normal operation must include:

- A Cold reset of the PE after the power level has been restored.
- The OS restoring the saved PE state.

External Debug Request debug events stay pending and debug registers in the core power domain cannot be accessed.

An implementation might support enabling and disabling threads, either dynamically or once at reset time. Threads that are disabled in this way must appear to the external debugger as either:

- Powered off, meaning they are either:
  - In a powerdown state.
  - In a retention state.
- Held in Reset state.
The Debug architecture uses a simpler two states model for the Debug power domain. The two states are:

Off  The debug power domain is turned off.
On   The debug power domain is turned on.

The available power states, including the cross-product of core power domain and debug power domain power states is IMPLEMENTATION DEFINED. Implementations are not required to implement all of these states and might include additional states. These additional states must appear to the debugger as one of the logical power states defined by this model. The control of power states is IMPLEMENTATION DEFINED.

--- Note ---
As a result, it is IMPLEMENTATION DEFINED whether it is possible for the debug power domain to be on when the core power domain is off.

### H6.3.1 EDPSR.{DLK, SPD, PU} and the Core power domain

EDPSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. Table H6-1 shows how the values of EDPSR.{DLK, SPD, PU} indicate whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read.

**Table H6-1 Interpretation of the EDPSR.{DLK, SPD, PU} bits**

<table>
<thead>
<tr>
<th>EDPSR</th>
<th>Core power domain</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DLK</td>
<td>SPD</td>
<td>PU</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>UNKNOWN</td>
<td>1</td>
</tr>
<tr>
<td>UNKNOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>UNKNOWN</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

### H6.3.2 EDPSR.SPD when the Core domain is in either retention or powerdown state

When the Core power domain is in either the retention or powerdown state, EDPSR.SPD is not cleared following a read of EDPSR and it is IMPLEMENTATION DEFINED whether:

- **EDPSR.SPD** shows whether the state of the debug registers in the Core power domain has been lost since the last time that EDPSR was read. This means that:
  - When the Core power domain is in the powerdown state, EDPSR.SPD is RAO, this indicates that the state of the debug registers has been lost.
  - When the Core power domain is in the retention state, EDPSR.SPD indicates whether the state of the debug registers was lost before the Core power domain entered retention state.

- **EDPSR.SPD** is RAZ, and:
  - On leaving the powerdown state, EDPSR.SPD is set to 1 which indicates that the state of the debug registers has been lost.
  - On leaving the retention state, EDPSR.SPD reverts the value it had on entering the retention state.

--- Note ---
ARM recommends that an implementation makes EDPSR.SPD fixed as RAO when in the power-down state,
particularly if it does not support a low-power retention state.

H6.3 Core power domain power states

H6.3.3 EDPRSR.{DLK, R} and reset state

EDPRSR.R is unknown when EDPRSR.DLK is set to 1. OSDLR_EL1.DLK is cleared to 0 by a reset. If the Core power domain is powered up and entered reset state with the OS double-lock locked, it is constrained unpredictable whether a read of EDPRSR while the PE is in reset state returns:

- **EDPRSR.{DLK, R, PU} == {1, UNKNOWN, 1}** indicating that the OS double-lock is locked.
- **EDPRSR.{DLK, R, PU} == {0, 1, 1}** indicating that the PE is in reset state.
- **EDPRSR.{DLK, R, PU} == {UNKNOWN, UNKNOWN, 0}** indicating that the registers in the Core power domain cannot be accessed because the OS double-lock is locked.

If the PE was powered up and the OS double-lock was unlocked when the PE was reset, then EDPRSR.{DLK, R, PU} reads as {0, 1, 1} while the PE is in reset state.

On leaving reset state, EDPRSR.{DLK, R} reads as {0, 0}. 

---

particularly if it does not support a low-power retention state.


H6.4 Emulating low-power states

The control registers DBGPRCR.CORENPDRQ and EDPRCR.COREPURQ provide an interface between the power controller and the PE. They typically map directly to signals in the recommended external debug interface. With this interface the external debugger can request the power controller to:

- Emulate states where the core power domain is completely off or in a low-power state where the core power domain registers cannot be accessed. This simplifies the requirements on software by sacrificing entirely realistic behavior.
- Restore full power to the core power domain.

EDPRSR.{SPD, PU} indicates the core power domain power state. For more information see:
- DBGPRCR_EL1, Debug Power Control Register on page D7-2166 and DBGPRCR, Debug Power Control Register on page G6-4726.
- EDPRCR, External Debug Power/Reset Control Register on page H9-5051.
- EDPRSR, External Debug Processor Status Register on page H9-5054.
- Appendix K2 Recommended External Debug Interface.

The measures to emulate powerdown are IMPLEMENTATION DEFINED. The ability of the debugger to access the state of the PE and the system might be limited as a result of the measures adopted.

In an emulated powerdown state, the debugger must be able to access all debug registers in both the debug power domain and the core power domain as if the core power domain were on. That is, the debugger must be able to read and write to such registers without receiving errors. This allows an external debugger to debug the powerup sequence. To stop the OS Double Lock preventing access to debug registers when powerdown is being emulated, 

\[
\text{DoubleLockStatus() == FALSE when DBGPRCR.CORENPDRQ == 1.}
\]

Otherwise, the behavior of the PE in emulated powerdown must be similar to that in a real powerdown state. In particular, the PE must not respond to other system stimuli, such as interrupts.

Example H6-1 and Example H6-2 are examples of two approaches to emulating powerdown.

**Example H6-1 An example of emulating powerdown**

The PE is held in Standby state, isolated from any system stimuli. It is IMPLEMENTATION DEFINED whether the PE can respond to debug stimuli such as an External Debug Request debug event.

If the PE can enter Debug state, then the external debugger is able to use the ITR to execute instructions, such as loads and stores. This causes the external debugger to interact with the system. If the external debugger restarts the PE, the PE leaves Standby state and restarts fetching instructions from memory.

**Example H6-2 Another example of emulating powerdown**

The PE is held in Warm reset. This limits the ability of an external debugger to access the resources of the PE. For example, the PE cannot be put into Debug state.

On exit from emulated powerdown the PE is reset. However, the debug registers that are only reset by a Cold reset must not be reset. Typically this means that a Warm reset is substituted for the Cold reset.
Note

- Warm reset and Cold reset have different effects apart from resetting the debug registers. In particular, \texttt{RMR\_ELx} is reset by a Cold reset and controls the reset state on a Warm reset. This means that if a Cold reset is substituted by a Warm reset, the behavior of the reset code might be different.

- The timing effects of powering down are typically not factored in the powerdown emulation. Examples of these timing effects are clock and voltage stabilization.

- Emulation does not model the state lost during powerdown, meaning that it might mask errors in the state storage and recovery routines.
H6.5 Debug OS Save and Restore sequences

In ARMv8-A, the following registers provide the OS Save and restore mechanism:

- The **OS Lock Access Register**, OSLAR, locks the OS Lock to restrict access to debug registers before starting an OS Save sequence, and unlocks the OS Lock after an OS Restore sequence.
- The **OS Lock Status Register**, OSLSR, shows the status of the OS Lock.
- The **External Debug Execution Control Register**, EDECR, can be configured to generate a debug event when the OS Lock is unlocked.
- The **OS Double Lock Register**, OSDLR, locks out an external debug interface entirely. This is only used immediately before a powerdown sequence.

See also:
- Reset and debug on page H6-4955
- Appendix K8 Example OS Save and Restore Sequences

H6.5.1 Debug registers to save over powerdown

Table H6-2 shows the different requirements for self-hosted debug over powerdown and external debug over powerdown:

- The column labeled Self-hosted lists registers that software must preserve over powerdown so that it can support self-hosted debug over powerdown. This does not require use of the OS Save and Restore mechanism.
- The column labeled External lists registers that software must preserve over powerdown so that it can support external debug over powerdown. This requires use of the OS Save and Restore mechanism:
  - Some external debug registers are not normally accessible to software executing on the PE. Additional debug registers are provided that give software the required access to save and restore these external debug registers when OSLSR.OSLK is locked. These registers include OSECCR, OSDTRRX, and OSDTRTX.
  - Some registers might only present in some implementations, or might not be accessible at all Exception levels or in Non-secure state. DBGVCR32_EL2 and SDER32_EL3 are only required to support AArch32.

Table H6-2 does not include registers for the optional Trace and Performance Monitor extensions.

<table>
<thead>
<tr>
<th>Register in AArch64 state</th>
<th>Register in AArch32 state</th>
<th>Self-hosted</th>
<th>External</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDSCR_EL1</td>
<td>DBGDSCRext</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DBGVR&lt;n&gt;_EL1</td>
<td>DBGVR&lt;n&gt;</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;_EL1</td>
<td>DBGWVR&lt;n&gt;</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DBGWCR&lt;n&gt;_EL1</td>
<td>DBGWCR&lt;n&gt;</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DBGVCR32_EL2</td>
<td>DBGVCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>HDCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>SDER32_EL3</td>
<td>SDER</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>MDCR_EL3</td>
<td>SDCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>MDCCINT_EL1</td>
<td>DBGDCCINT</td>
<td>-</td>
<td>Yes</td>
</tr>
</tbody>
</table>
H6.5 Debug OS Save and Restore sequences

### H6.5.2 OS Save sequence

To preserve the debug logic state over a powerdown, the state must be saved to nonvolatile storage. This means the OS Save sequence must:

1. Lock the OS Lock by:
   - Writing the key value 0xC5ACCE55 to the DBGOSLAR in AArch32 state.
   - Writing 1 to OSLAR_EL1.OSLK in AArch64 state.
2. Execute an `ISB` instruction.
3. Walk through the debug registers listed in Debug registers to save over powerdown on page H6-4951 and save the values to the nonvolatile storage.

Before removing power from the core power domain, software must:

1. Lock the OS Double Lock by writing 1 to OSDLR_EL1.DLK.
2. Execute a Context synchronization event.

### H6.5.3 OS Restore sequence

After a powerdown, the OS Restore sequence must perform the following steps to restore the debug logic state from the non-volatile storage:

1. Lock the OS Lock, as described in OS Save sequence. The OS Lock is generally locked by the Cold reset, but this step ensures that it is locked.
2. Execute an `ISB` instruction.
3. To ensure that, if an external debugger clears the OS Lock before the end of this sequence, no debug exceptions are generated:
   - Write 0 to MDSCR_EL1 if executing in AArch64 state.
   - Write 0 to DBGDSCRext if executing in AArch32 state.
4. Walk through the debug registers listed in Debug registers to save over powerdown on page H6-4951, and restore the values from the nonvolatile storage. The last register to be restored must be:
   - MDSCR_EL1 if executing in AArch64 state.
   - DBGDSCRext if executing in AArch32 state.
5. Execute an `ISB` instruction.
6. Unlock the OS Lock by:
   • Writing any non-key value to DBGOSLAR if executing in AArch32 state.
   • Writing 0 to OSLAR_EL1.OSLK if executing in AArch64 state.

7. Execute a Context synchronization event.

--- Note ---
The OS Restore sequence overwrites the debug registers with the values that were saved. If there are valid values in these registers immediately before the restore sequence, then those values are lost.

H6.5.4 Debug behavior when the OS Lock is locked

The main purpose of the OS Lock is to prevent updates to debug registers during an OS Save or OS Restore operation. The OS Lock is locked on a Cold reset.

When the OS Lock is locked:

• Access to debug registers through the System register interface is mainly unchanged except that:
  — Certain registers are read and written without side-effects.
  — Fields in DSCR and OSECCR that are normally read-only become read/write.
  
  This allows the state to be saved or restored. For more information, see the relevant register description in Chapter H9 External Debug Register Descriptions.

• Access to debug registers by the external debug interface is restricted to prevent an external debugger modifying the registers that are being saved or restored. For more information see External debug interface register access permissions summary on page H8-4972.

• Debug exceptions, other than Breakpoint Instruction exceptions, are not generated.

• Breakpoint and Watchpoint debug events are not generated. The OS Lock has no effect on Breakpoint Instruction exceptions and other debug events.

H6.5.5 Debug behavior when the OS Lock is unlocked

When the OS Lock is unlocked, an OS Unlock Catch debug event is generated if EDECR.OUCE is set to 1. See OS Unlock Catch debug event on page H3-4901.

H6.5.6 Debug behavior when the OS Double Lock is locked

The OS Double Lock is locked immediately before a powerdown sequence. The OS Double Lock ensures that it is safe to remove core power by forcing the debug interfaces to be quiescent.

When DoubleLockStatus() == TRUE:

• The external debug interface only has restricted access to the debug registers, so that it is quiescent before removing power. See External debug interface register access permissions summary on page H8-4972.

• Debug exceptions, other than Breakpoint Instruction exceptions, are not generated.

• Halting is prohibited. See Halting allowed and halting prohibited on page H2-4845.

--- Note ---
Pending Halting debug events might be lost when core power is removed.

• No asynchronous debug events are WFI or WFE wake-up events.

Software must synchronize the update to OSDLR before it indicates to the system that core power can be removed. The interface between the PE and its power controller is IMPLEMENTATION DEFINED.
Typically software indicates that core power can be removed by entering the Wait For Interrupt state. This means that software must explicitly synchronize the OSDLR update before issuing the \textit{WFI} instruction.

\textbf{OSDLR.DLK} is ignored and \texttt{DoubleLockStatus()} == FALSE if either:

- The PE is in Debug state.
- \texttt{DBGPRCR.CORENPDRQ} is set to 1.

\textbf{Note}

It is possible to enter Debug state with \texttt{OSDLR.DLK} set to 1. This is because a \textit{Context synchronization event} is required to ensure the OS Double Lock is locked, meaning that Debug state might be entered before the OSDLR update is synchronized.

Because \texttt{OSDLR.DLK} is ignored when \texttt{DBGPRCR.CORENPDRQ} is set to 1, and an external debugger can write to \texttt{DBGPRCR.CORENPDRQ}, software must not rely on using the OS Double Lock to disable debug exceptions or to prohibit halting, or both. ARM deprecates use of the OS Double Lock for these purposes, and instead recommends that software:

- Uses the OS Lock to disable debug exceptions during save or restore sequences.
- Uses the debug authentication interface to prohibit halting and external debug access to debug registers at times other than immediately prior to removing power.

As the purpose of the OS Double Lock is to ensure that it is safe to remove core power, it is important to avoid race conditions that defeat this purpose. ARM recommends that:

- Once the write to \texttt{OSDLR.DLK} has been synchronized by a \textit{Context synchronization event} and \texttt{DoubleLockStatus()} == TRUE, a PE must:
  - Not allow a debug event generated before the \textit{Context synchronization event} to cause an entry to Debug state or act as a wake-up event for a \texttt{WFI} or \texttt{WFE} instruction after the \textit{Context synchronization event} has completed.
  - Complete any external debug access started before the \textit{Context synchronization event} by the time the \textit{Context synchronization event} completes.

\textbf{Note}

A debug register access might be in progress when software sets \texttt{OSDLR.DLK} to 1. An implementation must not permit the synchronization of locking the OS Double Lock to stall indefinitely while waiting for that access to complete. This means that any debug register access that is in progress when software sets \texttt{OSDLR.DLK} to 1 must complete or return an error in finite time.

- If a write to \texttt{DBGPRCR} or \texttt{EDPRCR} made when \texttt{OSDLR.DLK} == 1 changes \texttt{DBGPRCR.CORENPDRQ} or \texttt{EDPRCR.CORENPDRQ} from 1 to 0, meaning \texttt{DoubleLockStatus()} changes from FALSE to TRUE, then before signaling to the system that the CORENPDRQ field has been cleared and emulation of powerdown is no longer requested, meaning the system can remove core power, the PE must ensure that all the requirements for \texttt{DoubleLockStatus()} == TRUE listed in this section are met.

In the standard OS Save sequence, the OS Lock is locked before the OS Double Lock is locked. This means that writes to CORENPDRQ are ignored by the time the OS Double Lock is locked. However, if \texttt{DoubleLockStatus()} == FALSE, an external debugger can clear the OS Lock at any time, and then write to \texttt{EDPRCR}.
H6.6 Reset and debug

All registers in the Core power domain are reset either by a Warm reset or a Cold reset, as described in Reset on page D1-1517, including external debug logic registers.

All registers in the Debug power domain are reset by an External Debug reset.

Figure H6-2 shows this reset scheme. The following three reset signals are an example implementation of the reset scheme:

- **CORERESET**, which must be asserted for a Warm reset.
- **CPUPORESET**, which must be asserted for a Cold reset.
- **PRESETRDBG**, which must be asserted for an External Debug reset.

As shown in the figure, the external debug logic is split between the Debug power domain and the Core power domain.

For more information about power domains and power states, see Power domains and debug on page H6-4945.

When power is first applied to the Debug power domain, **PRESETRDBG** must be asserted.

When power is first applied to the Core power domain, **CPUPORESET** must be asserted.

---

**Note**

In this scheme, logic in the Warm reset domain is reset by asserting either **CORERESET** or **CPUPORESET**. This implies a particular implementation style that permits these approaches.

**CPUPORESET** is not normally asserted on moving from a low-power state, where power has not been removed, to a full-power state. This can occur, for example, on exiting a low-power retention state. See also Emulating low-power states on page H6-4949 and EDPRSR, External Debug Processor Status Register on page H9-5054.

H6.6.1 External debug interface accesses to registers in reset

If a reset signal is asserted and the external debug interface:

- Writes a register, or indirectly writes a register or register field as a side-effect of an access:
  - Then, if the register or register field is reset by that reset signal, it is CONSTRAINED UNPREDICTABLE whether the register or register field takes the reset value or the value written. The reset value might be UNKNOWN.
  - Otherwise the register or register field takes the value that is written.
Reads a register, or indirectly reads a register or register field, as part of an access:
  — Then, if the register or register field is reset by that reset signal, the value returned is **UNKNOWN**.
  — Otherwise, the value of the register or register field is returned.

It is **IMPLEMENTATION DEFINED** whether any register can be accessed when External Debug reset is being asserted. The result of these accesses is **IMPLEMENTATION DEFINED**.
Chapter H7
The PC Sample-based Profiling Extension

This chapter describes the PC Sample-based Profiling Extension, that is an OPTIONAL extension to the ARMv8 architecture. The extension provides a non-invasive external debug component.

--- Note ---
This form of the PC Sample-based Profiling Extension is OPTIONAL. ARM recommends that if the EDPCSR is not implemented then an alternative IMPLEMENTATION DEFINED form of PC Sample-based profiling is implemented.

It contains the following section:
- Sample-based profiling of the PC on page H7-4958.
H7.1 Sample-based profiling of the PC

The PC Sample-based Profiling Extension is an OPTIONAL extension to the architecture. It provides a mechanism for coarse-grained profiling of software executing on the PE by an external debugger, without changing the behavior of that software. The following sections describe this extension:

- The implemented PC Sample-based Profiling registers.
- Reads of the EDPCSRs.
- Reads of the EDVIDSR on page H7-4959.
- Accuracy of sampling on page H7-4959.
- PC Sample-based Profiling and security on page H7-4960.
- Pseudocode description of PC Sample-based Profiling on page H7-4960.

H7.1.1 The implemented PC Sample-based Profiling registers

An implementation that includes the PC Sample-based Profiling Extension implements the following external debug registers:

- **EDPCSR** is a 64-bit read-only register that contains a sampled program counter value. As external debug register accesses are atomic only at word granularity, EDPCSR is split into two registers: EDPCSRhi and EDPCSRlo. See Reads of the EDPCSRs.

- **EDCIDS** is a read-only register that contains the sampled value of CONTEXTIDR_EL1 indirectly read on reading EDPCSRlo.

  Note

  If EL3 is implemented and using AArch32, then CONTEXTIDR is a Banked register and EDCIDS samples the current Banked copy of CONTEXTIDR.

- **EDVIDSR** is a read-only register that contains sampled values captured on reading EDPSRlo. If neither EL3 nor EL2 are implemented and the implementation includes the PC Sample-based Profiling Extension then EDVIDSR can be implemented as a fixed value register.

H7.1.2 Reads of the EDPCSRs

A read of the EDPCSRlo normally has the side-effect of indirectly writing to EDCIDSR, EDVIDSR, and EDPCSRhi. When EDPCSRlo is read, the bottom 32 bits of a program counter sample are returned. The top 32 bits are captured in EDPCSRhi and can be read later. However:

- If the PE is in Debug state, or PC Sample-based Profiling is prohibited, EDPCSRlo reads as 0xFFFFFFFF and EDCIDSR, EDVIDSR, and EDPCSRhi become UNKNOWN. See PC Sample-based Profiling and security on page H7-4960.

- If the PE is in Reset state, the sampled value is UNKNOWN, and EDCIDSR, EDVIDSR, and EDPCSRhi become UNKNOWN.

- If no instruction has been retired since the PE left Reset state, Debug state, or a state where PC Sample-based Profiling is prohibited, the sampled value is UNKNOWN and EDCIDSR, EDVIDSR, and EDPCSRhi become UNKNOWN.

- The indirect writes to EDCIDSR, EDVIDSR, and EDPCSRhi might not occur for a memory-mapped access to the external debug interface. For more information, see Memory-mapped accesses to the external debug interface on page H8-4968.

The value written to EDCIDSR is an indirect read of CONTEXTIDR_EL1. This means that it is constrained unpredictable whether EDCIDSR is set to the original or new value if a read of the EDPCSRlo samples:

- An instruction that writes to CONTEXTIDR_EL1.
- The next Context synchronization event.
- Any instruction executed between these two instructions.
Note

In the ARMv7 PC Sample-based Profiling Extension, an offset was applied to the sampled program counter value and this offset and the instruction set state indicated in bits [1:0] of the sampled value. In the ARMv8 PC Sample-based Profiling Extension, the sampled value is the address of an instruction that has executed, with no offset and no indication of the instruction set state.

H7.1.3 Reads of the EDVIDSR

A read of the EDVIDSR contains sampled values captured on reading EDPSRlo, where:

- EDVIDSR.NS indicates the Security state associated with the most recent EDPCSR sample.
- EDVIDSR.E2 indicates whether the most recent EDPCSR sample was associated with EL2. If EDVIDSR.NS == 0, this bit is 0.
- EDVIDSR.E3 indicates whether the most recent EDPCSR sample was associated with EL3 using AArch64. If EDVIDSR.NS == 1 or the PE was in AArch32 state when EDPCSRlo was read, this bit is 0.
- EDVIDSR.HV indicates whether EDPCSRhi is valid, that is, bits [63:32] of the most recent program counter sample are nonzero.

Note

- EDVIDSR.HV == 1 does not mean that EDPCSRhi != 0. EDVIDSR.HV == 0 is a hint that EDPCSRhi does not need to be read.
- Tools must take care to avoid skewing sampled data by over-sampling code for which EDVIDSR.HV == 0.

- EDVIDSR.VMID indicates the value of the VTTBR_EL2.VMID register associated with the most recent EDPCSRlo sample. If EDVIDSR.NS == 0 or EDVIDSR.E2 == 1, this field is RAZ. If EL2 is not implemented, EDVIDSR.E2 and EDVIDSR.VMID are RES0.
  If EL3 is not implemented and EL2 is implemented, EDVIDSR.E3 is RES0, and EDVIDSR.NS is RES1.
  If EL3 and EL2 are not implemented, it is IMPLEMENTATION DEFINED whether:
  - EDVIDSR is not implemented.
  - EDVIDSR is implemented and the value of EDVIDSR.NS is the effective value of SCR.NS.

H7.1.4 Accuracy of sampling

PC Sample-based Profiling is provided as a mechanism for tools to populate a statistical model of the performance of software executing on the PE. The statistical data returned by random sampling of EDPCSR, EDCIDSR, and EDVIDSR must allow such statistical modeling.

It must be possible to sample references to branch targets. It is IMPLEMENTATION DEFINED whether references to other instructions can be sampled. The branch target for a conditional branch instruction that fails its condition check is the instruction that follows the conditional branch instruction. The branch target for an exception is the exception vector address.

Under normal operating conditions, the whole sample, EDPCSR, EDCIDSR, and EDVIDSR, must reference an instruction that was committed for execution, including its context, and must not reference instructions that are fetched but not committed for execution.

To keep the implementation and validation cost low, a reasonable degree of inaccuracy in the sampled data is acceptable. ARM does not define a reasonable degree of inaccuracy but recommends the following guidelines:

- In exceptional circumstances, such as a change in Security state or other boundary condition, it is acceptable for the sample to represent an instruction that was not committed for execution.
H7.1 Sample-based profiling of the PC

- Under very unusual non-repeating pathological cases the sample can represent an instruction that was not committed for execution. These cases are likely to occur as a result of asynchronous exceptions, such as interrupts, where the chance of a systematic error in sampling is very unlikely.

See also Non-invasive behavior on page D5-1836.

H7.1.5 PC Sample-based Profiling and security

PC Sample-based Profiling is a non-invasive external debug component, which is controlled by an implementation defined authentication interface. PC Sample-based Profiling is prohibited unless both:

- Allowed by the implementation defined authentication interface ExternalNoninvasiveDebugEnabled().
- Any one of:
  - Executing in Non-secure state.
  - EL3 is not implemented.
  - EL3 is implemented, executing in Secure state, and allowed by the implementation defined authentication interface ExternalSecureNoninvasiveDebugEnabled().
  - EL3 is implemented, EL3 or EL1 is using AArch32, executing at EL0 in Secure state, and SDER32_EL3.SUNIDEN == 1.

The pseudocode function ExternalNoninvasiveDebugAllowed() indicates when PC Sample-based Profiling is allowed.

The state of implementation defined authentication interface is visible through DBGAUTHSTATUS_EL1.

See also Appendix K2 Recommended External Debug Interface.

H7.1.6 Pseudocode description of PC Sample-based Profiling

PC Sample-based Profiling is described by the pseudocode functions:

- CreatePCSample(), which populates a variable of type PCSample.
- EDPCSRlo[], which writes a PC sample to the EDPSR and associated registers.
Chapter H8
About the External Debug Registers

This chapter provides some additional information about the external debug registers. It contains the following sections:

- Relationship between external debug and System registers on page H8-4962.
- Supported access sizes on page H8-4963.
- Synchronization of changes to the external debug registers on page H8-4964.
- Memory-mapped accesses to the external debug interface on page H8-4968.
- External debug interface register access permissions on page H8-4970.
- External debug interface registers on page H8-4974.
- Cross-trigger interface registers on page H8-4979.
- External debug register resets on page H8-4981.

Note
Where necessary Table K12-1 on page K12-5660 disambiguates the general register references used in this chapter.
H8.1 Relationship between external debug and System registers

Table H8-1 shows the relationship between external debug registers and System registers. Where no relationship exists, the registers are not listed.

Table H8-1  Equivalence between external debug and System registers

<table>
<thead>
<tr>
<th>System register</th>
<th>AArch64</th>
<th>AArch32</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRRXint</td>
<td>See also Summary of System register accesses to the DCC on page H4-4919</td>
</tr>
<tr>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTXint</td>
<td></td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>OSLAR_EL1</td>
<td>DBGOSLAR</td>
<td></td>
</tr>
<tr>
<td>DBGBVR&lt;n&gt;_EL1[31:0]</td>
<td>DBGBVR&lt;n&gt;_EL1[31:0]</td>
<td>DBGBVR&lt;n&gt;</td>
<td></td>
</tr>
<tr>
<td>DBGBVR&lt;n&gt;_EL1[63:32]</td>
<td>DBGBVR&lt;n&gt;_EL1[63:32]</td>
<td>DBGBXVR&lt;n&gt;</td>
<td>-</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;</td>
<td></td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;_EL1[31:0]</td>
<td>DBGWVR&lt;n&gt;_EL1[31:0]</td>
<td>DBGWVR&lt;n&gt;</td>
<td>-</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;_EL1[63:32]</td>
<td>DBGWVR&lt;n&gt;_EL1[63:32]</td>
<td>DBGWVR&lt;n&gt;</td>
<td>-</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET</td>
<td>-</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR</td>
<td>-</td>
</tr>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS</td>
<td>Read-only</td>
</tr>
<tr>
<td>EDSCR</td>
<td>MDSCR_EL1</td>
<td>DBGDSCRExt</td>
<td>Only some fields map</td>
</tr>
<tr>
<td>EDECCR</td>
<td>OSECCR_EL1</td>
<td>DBGOSECCR</td>
<td>Applies when the OS Lock is locked.</td>
</tr>
<tr>
<td>MIDR_EL1</td>
<td>MIDR_EL1</td>
<td>MIDR</td>
<td>Read-only copies of Processor ID Registers</td>
</tr>
<tr>
<td>EDDEVAFF0</td>
<td>MPIDR_EL1[31:0]a</td>
<td>MPIDR</td>
<td>Read-only copies of system ID registers</td>
</tr>
<tr>
<td>EDDEVAFF1</td>
<td>MPIDR_EL1[63:32]a</td>
<td>MPIDR</td>
<td></td>
</tr>
</tbody>
</table>

In addition:
- **EDSCR**.TXfull, RXfull are read-only aliases for **DCCSR**.TXfull, RXfull.
- **EDPVRDPRQ** is a read/write alias for **DBGPRC**.CORENPDRQ.
- **EDPSPR.OLK** is a read-only alias for **OSLPR**.OLK.
- **EDPVRD.DLK** is a read-only function of **OSDLPR**.DLK.

---

a. This is a word of a 64-bit register.
H8.2 Supported access sizes

The memory access sizes supported by any peripheral is IMPLEMENTATION DEFINED by the peripheral. For accesses to the debug registers, Performance Monitor registers, and CTI registers, implementations must support:

- Word-aligned 32-bit accesses to access 32-bit registers or either half of a 64-bit register mapped to a doubleword-aligned pair of adjacent 32-bit locations.
- Doubleword-aligned 64-bit accesses to access 64-bit registers mapped to a doubleword-aligned pair of adjacent 32-bit locations.

**Note**

This means that a system implementing the debug registers using a 32-bit bus, such as a AMBA APB3, with a wider system interconnect must implement a bridge between the system and the debug bus that can split 64-bit accesses.

All registers are only single-copy atomic at word granularity. This means that for 64-bit accesses to a 64-bit register, the system might generate a pair of 32-bit accesses. The order in which the two halves are accessed is not specified.

The following accesses are not supported:

- Byte.
- Halfword.
- Unaligned word. These accesses are not word single-copy atomic.
- Unaligned doubleword. These accesses are not doubleword single-copy atomic.
- Doubleword accesses to a pair of 32-bit locations that are not a doubleword-aligned pair forming a 64-bit register.
- Quadword or higher.
- Exclusive accesses.

For each of these access types, it is CONSTRAINED UNPREDICTABLE whether:

- The access generates an external abort or not.
- The defined side-effects of a read occur or not. A read returns UNKNOWN data.
- A write is ignored or sets the accessed register or registers to UNKNOWN.

For accesses from the external debug interface, the size of an access is determined by the interface. For an access from an ADIV5-compliant Memory Access Port, MEM-AP, this is specified by the MEM-AP CSW register.

See *Access sizes for memory-mapped accesses on page H8-4969*. 
H8.3 Synchronization of changes to the external debug registers

This section describes the synchronization requirements for the external debug interface.

For more information on how these requirements affect debug, see:

- Synchronization and debug exceptions on page D2-1687 for exceptions taken from AArch64 state, or
  Synchronization and debug exceptions on page G2-3983 for exceptions taken from AArch32 state.

- Synchronization and Halting debug events on page H3-4904.

- Synchronization of DCC and ITR accesses on page H4-4919.

This section refers to accesses from the external debug interface as external reads and external writes. It refers to accesses to System registers as direct reads, direct writes, indirect reads, and indirect writes.

Note

Synchronization requirements for AArch64 System registers on page D7-1889 defines direct read, direct write, indirect read, and indirect write, and classifies external reads as indirect reads, and external writes as indirect writes.

Writes to the same register are serialized, meaning they are observed in the same order by all observers, although some observers might not observe all of the writes. With the exception of DBGBCR<n>_EL1, DBGBVR<n>_EL1, DBGWCR<n>_EL1, and DBGWVR<n>_EL1, external writes to different registers are not necessarily observed in the same order by all observers as the order in which they complete.

Synchronization of DCC and ITR accesses on page H4-4919 describes the synchronization requirements for the DCC and ITR.

Changes to the IMPLEMENTATION DEFINED authentication interface are external writes to the authentication status registers by the master of the authentication interface. See Synchronization and the authentication interface on page H8-4965.

Explicit synchronization is not required for an external read or an external write by an external agent to be observable to a following external read or external write by that agent to the same register using the same address, and so is never required for registers that are accessible only in the external debug interface.

Some registers are guaranteed to be observable to all observers in finite time, without explicit synchronization. For more information, see Synchronization requirements for AArch64 System registers on page D7-1889 or Synchronization of changes to AArch32 System registers on page G4-4163. Otherwise, explicit synchronization is normally required following an external write to any register for that write to be observable by:

- A direct access.
- An indirect read by an instruction.
- An external read of the register using a different address.

This means that an external write by an external agent is guaranteed to have an effect on subsequent instructions executed by the PE only if all of the following are true:

- The write has completed.
- The PE has executed a Context synchronization event.
- The Context synchronization event was executed after the write completed.

The order and synchronization of direct reads and direct writes of System registers is defined by Synchronization requirements for AArch64 System registers on page D7-1889.

The external agent must be able to guarantee completion of a write. For example by:

- Marking the memory as Device-nGnRnE and executing a DSB barrier, if the system supports this property.
- Reading back the value written.
- Some guaranteed property of the connection between the PE and the external agent.
**Note**

For an external Debug Access Port, this is an IMPLEMENTATION DEFINED property. For a CoreSight system using APB-AP to access a debug APB, a write is guaranteed to complete before the APB-AP allows a second APB transaction to complete.

The external agent and PE can guarantee ordering by, for example, passing messages in an ordered way with respect to the external write and the **Context synchronization event**, and relying on the memory ordering rules provided by the memory model.

External reads and external writes complete in the order in which they arrive at the PE. For accesses to different register locations the external agent must create this order by:

- Marking the memory as Device-nGnRnE or Device-nGnRE.
- Using the appropriate memory barriers.
- Some guaranteed property of the connection between the PE and the external agent.

**Note**

For an external Debug Access Port, this is an IMPLEMENTATION DEFINED property. For a CoreSight system using APB-AP to access a debug APB, accesses complete in order.

However, the external agent cannot force synchronization of completed writes without halting the PE. Executing an ISB instruction, either in Debug state or in Non-debug state, and exiting from Debug state forces synchronization.

If the PE is in Debug state, executing an ISB instruction is guaranteed to explicitly synchronize any external reads, external writes, and changes to the authentication interface that are ordered before the external write to EDITR.

For any given observer, external writes to the following register groups are guaranteed to be observable in the same order in which they complete:

- The breakpoint registers, DBGBCR<n>_EL1 and DBGBVR<n>_EL1.
- The watchpoint registers, DBGWCR<n>_EL1 and DBGWVR<n>_EL1.

This guarantee only applies to external writes to registers within one of these groups. There is no guarantee regarding the ordering of the observability of external writes within these groups with respect to external writes to registers, for example EDSCR, or between breakpoints and watchpoints, including watchpoints linked to context matching breakpoints.

**Note**

This means that a debugger can rely on the external writes to be observed in the same order in which they complete. It does not mean that a debugger can rely on the external writes being observed in finite time.

In a simple sequential execution an indirect write that occurs as a side-effect of an access happens atomically with the access, meaning no other accesses are allowed between the register access and its side-effect.

If two or more interfaces simultaneously access a register, the behavior must be as if the accesses occurred atomically and in any order. This is described in **Examples of the synchronization of changes to the external debug registers** on page H8-4966.

Some registers have the property that for certain bits a write of 0 is ignored and a write of 1 has an effect. This means that simultaneous writes must be merged. Registers that have this property and support both external debug and System register access include DBGCLAIMSET_EL1, DBGCLAIMCLR_EL1, PMCR_EL0.{C,P}, PMOVSET_EL0, PMOVSCLR_EL0, PMCINTENSET_EL0, PMCINTENCLR_EL0, PMINTENSET_EL1, PMINTENCLR_EL1, and PMSWINC_EL0. This last register is OPTIONAL and deprecated in the external debug interface.

**H8.3.1 Synchronization and the authentication interface**

Changes to the authentication interface are indirect writes to the Authentication Status registers by the master of the authentication interface. For each of these Authentication Status registers, it is IMPLEMENTATION DEFINED whether a change on the authentication interface is guaranteed to be observable to an external debug interface read of the register only after a **Context synchronization event** or in finite time.
For DBGAUTHSTATUS_EL1, a change on the authentication interface is guaranteed to be observable to a System register read of DBGAUTHSTATUS_EL1 only after a Context synchronization event.

H8.3 Synchronization of changes to the external debug registers

H8.3.2 Examples of the synchronization of changes to the external debug registers

Example H8-1, Example H8-2, and Example H8-3 show the synchronization of changes to the external debug registers.

Example H8-1 Order of synchronization of Breakpoint and Watchpoint register writes

Initially DBGBVR<n>_EL1 is 0x8000 and DBGBCR<n>_EL1 is 0x0181. This means that a breakpoint is enabled on the halfword T32 instruction at address 0x8000.

A sequence of external writes occurs in the following order:
1. 0x0000 is written to DBGBCR<n>_EL1, disabling the breakpoint.
2. 0x9000 is written to DBGBVR<n>_EL1[31:0].
3. 0x0061 is written to DBGBCR<n>_EL1, enabling a breakpoint on the halfword at address 0x9002.

The external writes must be observable to indirect reads in the same order as the external writes complete. This means that at no point is there a breakpoint enabled on either of the halfwords at address 0x8002 and 0x9000.

Similarly a breakpoint or watchpoint must be disabled:
- If both halves of a 64-bit address have to be updated.
- If any of the DBGBCR<n>_EL1 or DBGWCR<n>_EL1 fields are modified at the same time as updating the address.

Example H8-2 Simultaneous accesses to DTR registers

Initially EDSCR.{TXfull, TXU, ERR} are 0. Then:
- 0x00CCDA7A is directly written to DBGDTRTX_EL0 by an MSR instruction.
- DBGDTRTX_EL0 is indirectly read by the external debug interface.

These accesses might happen at the same time and in any order.

If the direct write of 0x00CCDA7A to DBGDTRTX_EL0 is handled first, then:
- The external debug interface read of DBGDTRTX_EL0 clears EDSCR.TXfull to 0.
- EDSCR.{TXU, ERR} are unchanged.
- The external debug interface read returns 0x00CCDA7A.

If the indirect read of DBGDTRTX_EL0 by the external debug interface is handled first, then:
- The external debug interface read of DBGDTRTX_EL0 causes an underrun and as a result EDSCR.{TXU, ERR} are both set to 1.
- The external debug interface returns an UNKNOWN value.
- Writing 0x00CCDA7A to DBGDTRTX_EL0 sets DTRTX to 0x00CCDA7A and EDSCR.TXfull to 1.

Example H8-3 Simultaneous writes to CLAIM registers

Initially all CLAIM tag bits are 0. Then:
- 0x01 is written to DBGCLAIMSET_EL1 by a direct write, followed by an explicit Context synchronization event.
- 0x02 is written to DBGCLAIMSET_EL1 by an external write.

These events might happen at the same time and in either order.
After this:

- `DBGCLAIMCLR_EL1` is read by a direct read.
- `DBGCLAIMCLR_EL1` is read by an external read.

In this case, a direct read can return either 0x01 or 0x03, and the external read can return either 0x02 or 0x03.

The only permitted final result for the CLAIM tags is the value 0x01, because this would be the result regardless of whether 0x01 or 0x02 is written first. This is because the external write is guaranteed to be observable to a direct read in finite time. See *Synchronization requirements for AArch64 System registers on page D7-1889*.

It is not possible for a direct read to return 0x01 and the external read to return 0x02, because the writes to `DBGCLAIMCLR_EL1` are serialized.

In the following scenario, there is only one permitted result. Both observers observe the value 0x03, and then, at the same time, two writes occur:

- 0x04 is written to `DBGCLAIMSET_EL1` by a direct write, followed by an explicit *Context synchronization event*.
- 0x01 is written to `DBGCLAIMCLR_EL1` by an external write.

In this case only permitted final result for the CLAIM tags is the value 0x06.
H8.4 Memory-mapped accesses to the external debug interface

Support for memory-mapped access to the external debug interface is OPTIONAL.

If the external debug interface is CoreSight compliant, then an OPTIONAL Software Lock can be implemented for memory-mapped accesses to each component.

The Software Lock is OPTIONAL and deprecated. If it is not implemented, the behavior is as if it is unlocked. The Software Locks are controlled by EDLSR and EDLAR, PMLSR and PMLAR, and CTILSR and CTILAR. See Management registers and CoreSight compliance on page K2-5499.

With the exception of these registers and the effect of the Software Lock, the behavior of the memory-mapped accesses is the same as for other accesses to the external debug interface.

--- Note ---

The recommended memory-mapped accesses to the external debug interface are not compatible with the memory-mapped interface defined in ARMv7. In particular:

- The memory map is different.
- Memory-mapped accesses do not behave differently to Debug Access Port accesses when OSLSR.OSLK == 1, meaning that the OS Lock is locked.

H8.4.1 Register access permissions for memory-mapped accesses

It is IMPLEMENTATION DEFINED whether unprivileged memory-mapped accesses are allowed. Privileged software is responsible for controlling memory-mapped accesses using the MMU.

If memory-mapped accesses are made through an ADIv5 interface, the Debug Access Port can block the access using DBGSWENABLE. This is outside the scope of the ARMv8-A architecture. See ARM® Debug Interface Architecture Specification ADIv5.0 to ADIv5.2.

Effect of the OPTIONAL Software Lock on memory-mapped access

For memory-mapped accesses, if other controls permit access to a register, the OPTIONAL Software Lock is implemented, and EDLSR.SLK, PMLSR.SLK, or CTILSR.SLK is set to 1, meaning the Software Lock is locked, then with the exception of the LAR itself:

- If other controls permit access to a register, then writes are ignored. That is:
  - Read/write (RW) registers become read-only, writes ignored (RO/WI).
  - Write-only (WO) registers become writes ignored (WI).
- Reads and writes have no side-effects. A side-effect is where a direct read or a direct write of a register creates an indirect write of the same or another register. When the Software Lock is locked, the indirect write does not occur.
- Writes to EDLAR, PMLAR, and CTILAR are unaffected.

This behavior must also apply to all IMPLEMENTATION DEFINED registers.

For example, if EDLSR.SLK is set to 1:

- EDSCR.{TXfull, TXU, ERR} are unchanged by a memory-mapped read from DBGDTRTX_EL0.
- EDSCR.{RXfull, RXO, ERR} are unchanged by a memory-mapped write to DBGDTRRX_EL0 that is ignored.
- EDSCR.{ITE, ITO, ERR} are unchanged by a memory-mapped write to EDITR that is ignored.
- OSLSR.OSLK is unchanged by a memory-mapped write to OSLAR_EL1 that is ignored.
• **EDPCSR[63:32]**, **EDCIDS**, and **EDVIDSR** are unchanged by a memory-mapped read from **EDPCSR[31:0]**.

**Note**

Updating **EDVIDSR**, **EDCIDS**, and **EDPCSRhi** are side-effects of reading **EDPCSRlo**, such that these registers contain the matching context for **EDPCSRlo**. The process that updates **EDPCSRlo** with PC samples is not a side-effect of the access. Reads of **EDPCSRlo** made when the Software Lock is locked can be used to profile software.

• **EDPRSR.**{SDR, SPMAD, SDAD, SR, SPD} are unchanged by a memory-mapped read from **EDPRSR**.

• **EDPRSR.SDAD** is not set if an error response is returned due to a memory-mapped read or write of any debug register as the result of the value of the EDAD field.

• The CLAIM tags are unchanged by memory-mapped writes to **DBGCLAIMSET_EL1** and **DBGCLAIMCLR_EL1** which are ignored.

Similarly, if **PMLSR.SLK** is set to 1, then **EDPRSR.SPMAD** is not set if an error response is returned to a memory-mapped read or write of any Performance Monitors register due to the value of the EPMAD field.

**Behavior of a not permitted memory-mapped access**

Where the architecture requires that an external debug interface access generates an error response, a memory-mapped access must also generate an error response. However, it is IMPLEMENTATION DEFINED how the error response is handled, as this depends on the system.

ARM recommends that the error is returned as either:

• A synchronous external Data Abort.

• An SError interrupt.

**H8.4.2 Synchronization of memory-mapped accesses to external debug registers**

The synchronization requirements for memory-mapped accesses to the external debug interface is described in *Synchronization of changes to the external debug registers* on page H8-4964.

The synchronization requirements between different routes to the external debug interface, that is, between Debug Access Port accesses and memory-mapped accesses are IMPLEMENTATION DEFINED.

**H8.4.3 Access sizes for memory-mapped accesses**

For memory-mapped accesses from a PE that complies with an ARM architecture, the single-copy atomicity rules for the instruction, the type of instruction, and the type of memory accessed, determine the size of the access made by an instruction. *Example H8-4* shows this.

**Example H8-4 Access sizes for memory-mapped accesses**

Two Load Doubleword instructions made to consecutive doubleword-aligned locations generate a pair of single-copy atomic doubleword reads. However, if the accesses are made to Normal memory or Device-GRE memory they might appear as a single quadword access that is not supported by the peripheral.

ARMv8 does not require the size of each element accessed by a multi-register load or store instruction to be identifiable by the memory system beyond the PE. Any memory-mapped access to a debug register is defined to be beyond the PE.

Software must use a Device-nGRE or stronger memory-type and use only single register load and store instructions to create memory accesses that are supported by the peripheral. For more information, see *Memory types and attributes* on page B2-94.
H8.5 **External debug interface register access permissions**

Some external accesses to debug registers and Performance Monitor registers are not permitted and return an error response if:

- The Core power domain is powered down or is in low-power state where the registers cannot be accessed.
- \texttt{OSLSR.OSLK} == 1. The OS Lock is locked.
- \texttt{DoubleLockStatus()} == TRUE. The OS Double Lock is locked.
- Access by the external debug interface is disabled by the authentication interface or secure monitor.

Not all registers are affected in all of these cases. For details, see *External debug interface register access permissions summary* on page H8-4972.

---

**Note**

\texttt{OSLSR.OSLK} is visible through \texttt{EDPRSR}.

---

**H8.5.1 External debug over powerdown and locks**

Accessing registers using the external debug interface is not possible when the Debug power domain is off. In this case all accesses return an error.

External accesses to debug and Performance Monitors registers in the Core power domain are not permitted and return an error response if:

- The Core power domain is off or in low-power state where the registers cannot be accessed.
- \texttt{OSLSR.OSLK} == 1, meaning that the OS Lock is locked. This allows software to prevent external debugger modification of the registers while it saves and restores them over powerdown.
- \texttt{DoubleLockStatus()} == TRUE. This means that the OS Double Lock is locked. The OS Double Lock ensures that it is safe to remove Core power by forcing the debug interface to be quiescent.

It is implementation defined whether the ID registers that describe the PE to the debugger are in the Debug power domain or the Core power domain.

---

**Note**

This applies only to the \texttt{MIDR_EL1}, \texttt{EDPFR}, \texttt{EDDFR}, and \texttt{EADA32PFR} registers. It does not include the CoreSight ID registers in the management register address range.

---

The OS lock condition does not apply to the following debug registers:

- \texttt{OSLR_EL1}. This means that an external debugger can override this lock.
- \texttt{EDESR}. This means that an external debugger can program a debug event for when software unlocks the OS lock. See *OS Unlock Catch debug event* on page H3-4901.
- The ID registers that describe the PE to the debugger.

See also *Debug registers to save over powerdown* on page H6-4951.

---

**H8.5.2 External access disabled**

Accesses are further controlled by the external authentication interface. An untrusted external debugger cannot program the breakpoint and watchpoint registers to generate spurious debug exceptions. If external invasive debugging is not enabled, these external accesses to the registers are disabled. If EL3 is implemented, then SDCR provides additional external access disable controls for those registers if Secure external invasive debugging is disabled.

The disable applies to:

- \texttt{DBGBVR<n>\_EL1}, Debug Breakpoint Value Registers, \(n = 0 - 15\) on page H9-4993.
- \texttt{DBGBCR<n>\_EL1}, Debug Breakpoint Control Registers, \(n = 0 - 15\) on page H9-4990.
• **DBGWVR<>\_EL1**, Debug Watchpoint Value Registers, \(n = 0 - 15\) on page H9-5007.
• **DBGWCR<>\_EL1**, Debug Watchpoint Control Registers, \(n = 0 - 15\) on page H9-5004.

It is IMPLEMENTATION DEFINED whether the disable applies to OSLAR\_EL1.

The external debug interface cannot access these registers if either:

• External debugging is not enabled, meaning `ExternalInvasiveDebugEnabled()` == FALSE.
• Secure external debugging is not enabled, meaning `ExternalSecureInvasiveDebugEnabled()` == FALSE, and any of the following:
  — EL3 is not implemented and the implemented Security state is Secure state.
  — EL3 is implemented and `SDCR.EDAD == 1`.

The `AllowExternalDebugAccess()` pseudocode function describes these accessibility rules.

PEs might also provide an OPTIONAL external debug interface to the Performance Monitor registers. The authentication interface and `SDCR` provide similar external access disable controls for those registers.

The external debug interface cannot access the Performance Monitor registers if either:

• External non-invasive debug is not enabled. `ExternalNoninvasiveDebugEnabled()` == FALSE.
• Secure external non-invasive debugging is not enabled, `ExternalSecureNoninvasiveDebugEnabled()` == FALSE, and any of:
  — EL3 is not implemented and the implemented Security state is Secure state.
  — EL3 is implemented and `SDCR.EPMAD == 1`.

The `AllowExternalPMUAccess()` pseudocode function describes these accessibility rules.

---

**Note**

• ARM recommends that secure software that is not making use of debug hardware does not lock out the external debug interface.
• ARMv8-A does not provide the equivalent control over access to Trace extension registers.

### H8.5.3 Behavior of a not permitted access

For an external debug interface access by a Debug Access Port, the Debug Access Port receives the error response and must signal this to the external debugger. For an ADIV5 implementation of a Debug Access Port, the error sets a sticky error flag in the Debug Access Port that the debugger can poll, and that suppresses further accesses until it is explicitly cleared.

When an error is returned because external access is disabled, and this is the highest priority error condition, a sticky error flag in `EDPRSR` is indirectly written to 1 as a side-effect of the access:

• For a debug register access when `AllowExternalDebugAccess()` == FALSE, `EDPRSR.SDAD` is indirectly written to 1.
• For Performance Monitor register access when `AllowExternalPMUAccess()` == FALSE, `EDPRSR.SPMAD` is indirectly written to 1.

The indirect write might not occur for a memory-mapped access to the external debug interface. For more information, see `Register access permissions for memory-mapped accesses` on page H8-4968.

If no error is returned, or the error is returned because of a higher priority error condition, the flag in `EDPRSR` is unchanged.

See also `Behavior of a not permitted memory-mapped access` on page H8-4969.

For more information, see *ARM® Debug Interface Architecture Specification*. 
H8.5.4 Trapping software access to debug registers

When EDSCR.TDA == 1, software access to the breakpoint and watchpoint registers generate a Halting debug event and entry to Debug state. For more information see Software Access debug event on page H3-4903.

H8.5.5 External debug interface register access permissions summary

For accesses to:

- IMPLEMENTATION DEFINED registers, see IMPLEMENTATION DEFINED registers.
- OPTIONAL registers for CoreSight compliance, see OPTIONAL CoreSight management registers.
- Reserved, unallocated, or unimplemented registers, writes to read-only registers, and reads of write-only registers, see Reserved and unallocated registers.

For all other external debug interface, CTI, and Performance Monitor registers, Table H8-3 on page H8-4977, Table H8-4 on page H8-4979 and Table I2-1 on page I2-5138, show the response of the PE to accesses by the external debug interface.

H8.5.6 IMPLEMENTATION DEFINED registers

For debug registers, Performance Monitors registers, CTI registers, IMPLEMENTATION DEFINED register access permissions are IMPLEMENTATION DEFINED. The power domain in which these registers are implemented is also IMPLEMENTATION DEFINED.

If OPTIONAL memory-mapped access to the external debug interface is supported, there are additional constraints on memory-mapped accesses to registers. These constraints must also apply to IMPLEMENTATION DEFINED registers. In particular, if the OPTIONAL Software Lock is locked, writes are ignored and accesses have no side-effects. For more information see Register access permissions for memory-mapped accesses on page H8-4968.

H8.5.7 OPTIONAL CoreSight management registers

Compliance with CoreSight architecture requires additional registers in the range 0xF00 - 0xFFC that are always accessible. See Management registers and CoreSight compliance on page K2-5499.

H8.5.8 Reserved and unallocated registers

The following information relates to certain types of reserved accesses:

- Reads and writes of unallocated locations. These accesses are reserved for the architecture.

- Reads and writes of locations for features that are not implemented, including:
  - OPTIONAL features that are not implemented.
  - Breakpoints and watchpoints that are not implemented.
  - Performance Monitors counters that are not implemented.
  - CTI triggers that are not implemented.

  These accesses are reserved.

- Reads of WO locations. These accesses are reserved for the architecture.

- Writes to RO locations. These accesses are reserved for the architecture.

Reserved accesses normally RAZ/WI. However, software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.
Note

Reads of WO and writes to RO refers to the default access permissions for a register. For example, when the SLK field is set, meaning that the relevant registers become RO, a memory-mapped write to a RW register is ignored, and not treated as a reserved access.

The following reserved registers are RES0 in all conditions, other than when debug power is off:

- If the implementation is CoreSight architecture compliant, all reserved registers in the range 0xF00 - 0xFFC. See Management register access permissions on page K2-5500.
- All reserved CTI registers.

Otherwise, the architecture defines that:

1. If debug power is off, all register accesses, including reserved accesses, return an error.

2. For reserved debug registers and Performance Monitors registers, the response is a CONSTRAINED UNPREDICTABLE choice of error or RES0, when any of the following hold:
   - Off: The Core power domain is either completely off or in a low-power state in which the Core power domain registers cannot be accessed.
   - DLK: DoubleLockStatus() == TRUE. The OS Double Lock is locked.
   - OSLK: OSLR.OSLK == 1. The OS Lock is locked.

3. In addition, for reserved debug registers in the address ranges 0x400 - 0x4FC and 0x800 - 0x8FC, the response is a CONSTRAINED UNPREDICTABLE choice of error or RES0 when conditions 1 or 2 do not apply and:
   - EDAD: AllowExternalDebugAccess() == FALSE. External debug is disabled.

Note

See also Behavior of a not permitted access on page H8-4971.

4. In addition, for reserved Performance Monitors registers in the address ranges 0x000 - 0x0FC and 0x400 - 0x47C, the response is a CONSTRAINED UNPREDICTABLE choice of error or RES0 when conditions 1 or 2 do not apply and:
   - EPMAD: AllowExternalPMUAccess() == FALSE. External Performance Monitor access is disabled.

Note

See also Behavior of a not permitted access on page H8-4971.
### H8.6 External debug interface registers

The external debug interface register map is described by:
- **Performance Monitors external register views** on page I3-5143.
- **Cross-trigger interface registers** on page H8-4979.
- **Table H8-2.**

**Table H8-2 External debug interface register map**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Mnemonic</th>
<th>Register, or additional information</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x020</td>
<td>EDESR</td>
<td>EDESR, External Debug Event Status Register on page H9-5032</td>
</tr>
<tr>
<td>0x024</td>
<td>EDECR</td>
<td>EDECR, External Debug Execution Control Register on page H9-5030</td>
</tr>
<tr>
<td>0x030</td>
<td>EDWAR[31:0]</td>
<td>EDWAR, External Debug Watchpoint Address Register on page H9-5071</td>
</tr>
<tr>
<td>0x034</td>
<td>EDWAR[63:32]</td>
<td></td>
</tr>
<tr>
<td>0x080</td>
<td>DBGDTRRX_EL0</td>
<td>Chapter H4 The Debug Communication Channel and Instruction Transfer Register</td>
</tr>
<tr>
<td>0x084</td>
<td>EDITR</td>
<td>EDITR, External Debug Instruction Transfer Register on page H9-5036</td>
</tr>
<tr>
<td>0x088</td>
<td>EDSCR</td>
<td>EDSCR, External Debug Status and Control Register on page H9-5064</td>
</tr>
<tr>
<td>0x08C</td>
<td>DBGDTRTX_EL0</td>
<td>Chapter H4 The Debug Communication Channel and Instruction Transfer Register</td>
</tr>
<tr>
<td>0x090</td>
<td>EDRCR</td>
<td>EDRCR, External Debug Reserve Control Register on page H9-5062</td>
</tr>
<tr>
<td>0x094</td>
<td>EDACR</td>
<td>EDACR, External Debug Auxiliary Control Register on page H9-5011</td>
</tr>
<tr>
<td>0x098</td>
<td>EDECCR</td>
<td>EDECCR, External Debug Exception Catch Control Register on page H9-5028</td>
</tr>
<tr>
<td>0x0A0</td>
<td>EDPCSRloa</td>
<td>EDPCSR, External Debug Program Counter Sample Register on page H9-5041</td>
</tr>
<tr>
<td>0x0A4</td>
<td>EDCIDSRa</td>
<td>EDCIDSR, External Debug Context ID Sample Register on page H9-5016</td>
</tr>
<tr>
<td>0x0A8</td>
<td>EDVIDSRa</td>
<td>EDVIDSR, External Debug Virtual Context Sample Register on page H9-5069</td>
</tr>
<tr>
<td>0x0AC</td>
<td>EDPCSRhiu</td>
<td>EDPCSR, External Debug Program Counter Sample Register on page H9-5041</td>
</tr>
<tr>
<td>0x0300</td>
<td>OSLAR_EL1</td>
<td>OSLAR_EL1, OS Lock Access Register on page H9-5075</td>
</tr>
<tr>
<td>0x0310</td>
<td>EDPRCR</td>
<td>EDPRCR, External Debug Power/Reset Control Register on page H9-5051</td>
</tr>
<tr>
<td>0x0314</td>
<td>EDPRSR</td>
<td>EDPRSR, External Debug Processor Status Register on page H9-5054</td>
</tr>
<tr>
<td>0x0400+16×n</td>
<td>DBGVR&lt;n&gt;_EL1[31:0]bc</td>
<td>DBGVR&lt;n&gt;_EL1, Debug Breakpoint Value Registers, n = 0 - 15 on page H9-4993</td>
</tr>
<tr>
<td>0x0404+16×n</td>
<td>DBGVR&lt;n&gt;_EL1[63:32]bc</td>
<td></td>
</tr>
<tr>
<td>0x0408+16×n</td>
<td>DBGCR&lt;n&gt;_EL1</td>
<td>DBGCR&lt;n&gt;_EL1, Debug Breakpoint Control Registers, n = 0 - 15 on page H9-4990</td>
</tr>
<tr>
<td>0x800+16</td>
<td>DBGWVR&lt;n&gt;_EL1[31:0]bc</td>
<td>DBGWVR&lt;n&gt;_EL1, Debug Watchpoint Value Registers, n = 0 - 15 on page H9-5007</td>
</tr>
<tr>
<td>0x804+16×n</td>
<td>DBGWVR&lt;n&gt;_EL1[63:32]bc</td>
<td></td>
</tr>
<tr>
<td>0x808+16×n</td>
<td>DBGWCR&lt;n&gt;_EL1c</td>
<td>DBGWCR&lt;n&gt;_EL1, Debug Watchpoint Control Registers, n = 0 - 15 on page H9-5004</td>
</tr>
<tr>
<td>0xC00-0xCFC</td>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
<tr>
<td>0x000</td>
<td>MIDR_EL1</td>
<td>Main ID register</td>
</tr>
<tr>
<td>0x004-0xD1C</td>
<td>Reserved, RES0</td>
<td></td>
</tr>
</tbody>
</table>
## Table H8-2 External debug interface register map (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Mnemonic</th>
<th>Register, or additional information</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>EDPFR[31:0]</td>
<td>External Debug Processor Feature Register 0</td>
</tr>
<tr>
<td>0x24</td>
<td>EDPFR[63:32]</td>
<td></td>
</tr>
<tr>
<td>0x28</td>
<td>EDDFR[31:0]</td>
<td>External Debug Feature Register 0</td>
</tr>
<tr>
<td>0x2C</td>
<td>EDDFR[63:32]</td>
<td></td>
</tr>
<tr>
<td>0x30</td>
<td>Reserved, see next column</td>
<td>Previously defined as Instruction Set Attribute Register 0 bits[31:0]. Behavior is:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits[31:20] RES0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits[19:4] UNKNOWN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits[3:0] RES0.</td>
</tr>
<tr>
<td>0x34</td>
<td>RES0</td>
<td>Previously defined as Instruction Set Attribute Register 0 bits[63:32]</td>
</tr>
<tr>
<td>0x38</td>
<td>UNKNOWN</td>
<td>Previously defined as Memory Model Feature Register 0</td>
</tr>
<tr>
<td>0x3C</td>
<td>RES0</td>
<td></td>
</tr>
<tr>
<td>0x40–0x6C</td>
<td>RES0</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>0x60</td>
<td>EDAA32PFR[31:0]</td>
<td>External Debug AArch32 Processor Feature Register</td>
</tr>
<tr>
<td>0x64</td>
<td>EDAA32PFR[63:32]</td>
<td>External Debug AArch32 Processor Feature Register</td>
</tr>
<tr>
<td>0xE80–EFC</td>
<td>IMPLEMENTATION DEFINED</td>
<td>-</td>
</tr>
<tr>
<td>0xF00–E8C</td>
<td>Management registers</td>
<td>Management registers and CoreSight compliance on page K2-5499</td>
</tr>
<tr>
<td>0xFA0</td>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET_EL1, Debug Claim Tag Set register on page H9-4998</td>
</tr>
<tr>
<td>0xFA4</td>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR_EL1, Debug Claim Tag Clear register on page H9-4996</td>
</tr>
<tr>
<td>0xFA8</td>
<td>EDDEVAFF0</td>
<td>EDDEVAFF0, External Debug Device Affinity register 0 on page H9-5017</td>
</tr>
<tr>
<td>0xFC0</td>
<td>EDDEVID2</td>
<td>EDDEVID, External Debug Device ID register 0 on page H9-5021</td>
</tr>
<tr>
<td>0xFC4</td>
<td>EDDEVID1</td>
<td>EDDEVID1, External Debug Device ID register 1 on page H9-5023</td>
</tr>
<tr>
<td>0xFC8</td>
<td>EDDEVID2</td>
<td>EDDEVID2, External Debug Device ID register 2 on page H9-5024</td>
</tr>
<tr>
<td>0xFD0–FFC</td>
<td>Management registers</td>
<td>Management registers and CoreSight compliance on page K2-5499</td>
</tr>
</tbody>
</table>

---

**Note**

All other locations are reserved.

---

a. Implemented only if the **optional** PC Sample-based Profiling Extension is implemented.

b. A 64-bit register mapped to a pair of 32-bit locations. Doubleword accesses to this register are not guaranteed to be 64-bit single copy atomic. See Supported access sizes on page H8-4963. Software must ensure a breakpoint or watchpoint is disabled before altering the value register.

c. Implemented breakpoints and watchpoints only. \( n \) is the breakpoint or the watchpoint number.
### Access permissions for the External debug interface registers

Table H8-3 on page H8-4977 shows the access permissions for the external debug interface registers in an ARMv8-A Debug implementation. The terms are defined as follows:

<table>
<thead>
<tr>
<th>Domain</th>
<th>This describes the power domain in which the register is logically implemented. Registers described as implemented in the Core power domain might be implemented in the Debug power domain, as long as they exhibit the required behavior.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conditions</td>
<td>This lists the conditions under which the access is attempted.</td>
</tr>
<tr>
<td>To determine the access permissions for a register, read these columns from left to right, and stop at first column which lists the condition as being true.</td>
<td></td>
</tr>
<tr>
<td>Note</td>
<td>If debug power is off, then all external debug interface accesses return an error.</td>
</tr>
<tr>
<td>DLK</td>
<td><code>DoubleLockStatus()</code> == TRUE. The OS Double Lock is locked.</td>
</tr>
<tr>
<td>OSLK</td>
<td><code>OSLSR.OSLK</code> == 1. The OS Lock is locked.</td>
</tr>
<tr>
<td>EDAD</td>
<td><code>AllowExternalDebugAccess()</code> == FALSE. External debug access is disabled. See also Behavior of a not permitted access on page H8-4971.</td>
</tr>
<tr>
<td>EPMAD</td>
<td><code>AllowExternalPMUAccess()</code> == FALSE. Access to the external Performance Monitors is disabled. See also Behavior of a not permitted access on page H8-4971.</td>
</tr>
<tr>
<td>SLK</td>
<td>This provides the modified default access permissions for OPTIONAL memory-mapped accesses to the external debug interface if the OPTIONAL Software Lock is locked. See Register access permissions for memory-mapped accesses on page H8-4968. For all other accesses, this column is ignored.</td>
</tr>
<tr>
<td>Default</td>
<td>This provides the default access permissions, if there are no conditions that prevent access to the register.</td>
</tr>
</tbody>
</table>

The access permissions are:

<table>
<thead>
<tr>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>This means that the default access permission applies. See the Default column, or the SLK column, if applicable.</td>
</tr>
<tr>
<td>RO</td>
<td>This means that the register or field is read-only, and:</td>
</tr>
<tr>
<td></td>
<td>- Unless the register description states otherwise, a RO field in an RW register ignores writes.</td>
</tr>
<tr>
<td></td>
<td>- Where the SLK control makes a RW register RO, the register ignores writes.</td>
</tr>
<tr>
<td>RW</td>
<td>This means that the register or field is read/write. Individual fields within the register might be RO or WO. See the relevant register description for details.</td>
</tr>
<tr>
<td>RC</td>
<td>This means that a read of the register bit clears the field to 0.</td>
</tr>
<tr>
<td>WO</td>
<td>This means that the register or field is write-only. Unless the register description states otherwise, a WO field in a RW register returns an UNKNOWN value on a read of the register.</td>
</tr>
<tr>
<td>WI</td>
<td>This means that the register or field ignores writes.</td>
</tr>
<tr>
<td>IMP DEF</td>
<td>This means that the access permissions are IMPLEMENTATION DEFINED.</td>
</tr>
</tbody>
</table>
If OPTIONAL memory-mapped access to the external debug interface is supported, there might be additional constraints on memory-mapped accesses. See Register access permissions for memory-mapped accesses on page H8-4968.

Table H8-3 Access permissions for the external debug interface registers

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x020</td>
<td>EDESR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x024</td>
<td>EDECR</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x030</td>
<td>EDWAR[31:0]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>EDWAR[63:32]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x080</td>
<td>DBGDTRRX_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x084</td>
<td>EDITR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>WO</td>
<td>WI</td>
</tr>
<tr>
<td>0x088</td>
<td>EDSFR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x08C</td>
<td>DBGDTRTX_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x090</td>
<td>EDRCR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>WO</td>
<td>WI</td>
</tr>
<tr>
<td>0x094</td>
<td>EDACR</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>RW</td>
</tr>
<tr>
<td>0x098</td>
<td>EDECCR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x0A0</td>
<td>EDPCSR[31:0]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x0A4</td>
<td>EDICIDSR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x0A8</td>
<td>EDVIDSR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x0AC</td>
<td>EDPCSR[63:32]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x0300</td>
<td>OSLAR_EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>IMP DEF</td>
<td>WO</td>
<td>WI</td>
</tr>
<tr>
<td>0x0310(\text{c})</td>
<td>EDPCCR</td>
<td>See register field descriptions for information</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0314(\text{d})</td>
<td>EDPICR</td>
<td>See register field descriptions for information</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0400+16(\text{m})</td>
<td>DBGBVR&lt;(\text{m}) EL1[31:0]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x0404+16(\text{m})</td>
<td>DBGBVR&lt;(\text{m}) EL1[63:32]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x0408+16(\text{m})</td>
<td>DBGBVC&lt;(\text{m}) EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x800+16(\text{n})</td>
<td>DBGWVR&lt;(\text{n}) EL1[31:0]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x804+16(\text{n})</td>
<td>DBGWVR&lt;(\text{n}) EL1[63:32]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x808+16(\text{n})</td>
<td>DBGWCR&lt;(\text{n}) EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xD00</td>
<td>MIDR_EL1</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xD20</td>
<td>EDPFR[31:0]</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xD24</td>
<td>EDPFR[63:32]</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xD28</td>
<td>EDDFR[31:0]</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xD2C</td>
<td>EDDFR[63:32]</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>
### Table H8-3 Access permissions for the external debug interface registers (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xD60</td>
<td>EDAA32PFR[31:0]</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xD64</td>
<td>EDAA32PFR[63:32]</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFA0</td>
<td>DBGCLAIMSET_EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xFA4</td>
<td>DBGCLAIMCLR_EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xFA8</td>
<td>EDDEVAFF0</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFAC</td>
<td>EDDEVAFF1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFB8</td>
<td>DBGAUTHSTATUS_EL1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC0</td>
<td>EDDEVID2</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC4</td>
<td>EDDEVID1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC8</td>
<td>EDDEVID</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

- a. Implemented only if the PC Sample-based profiling Extension is implemented.
- b. It is IMPLEMENTATION DEFINED whether an error is returned. See *External access disabled* on page H8-4970. If no error is returned, the access is permitted.
- c. Some control bits are in the Core power domain. These bits ignore writes when Core power domain registers cannot be accessed as shown.
- d. Some status bits are fetched from the Core power domain. These bits read UNKNOWN when Core power domain registers cannot be accessed as shown.
- e. Implemented breakpoints and watchpoints only. $n$ is the breakpoint or watchpoint number.
- f. It is IMPLEMENTATION DEFINED whether an error is returned. See *External debug over powerdown and locks* on page H8-4970. If no error is returned, the access is permitted.

For the reset values for the external debug interface registers, see Table H8-6 on page H8-4981.
H8.7 Cross-trigger interface registers

The embedded Cross-trigger Interface, CTI, is located within its own block of the external debug memory map. There must be one such block for each PE.

If the CTI of a PE does not implement the CTIDEVAFF0 or CTIDEVAFF1 registers it must be located 64KB above the debug registers in the external debug interface.

Table H8-4 shows the CTI register map.

Table H8-4 Cross-trigger interface map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Mnemonic</th>
<th>Location of further details</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CTICONTROL</td>
<td>CTICONTROL, CTI Control register on page H9-5091</td>
</tr>
<tr>
<td>0x010</td>
<td>CTIINTACK</td>
<td>CTIINTACK, CTI Output Trigger Acknowledge register on page H9-5104</td>
</tr>
<tr>
<td>0x014</td>
<td>CTIAPPSET</td>
<td>CTIAPPSET, CTI Application Trigger Set register on page H9-5080</td>
</tr>
<tr>
<td>0x018</td>
<td>CTIAPPCLEAR</td>
<td>CTIAPPCLEAR, CTI Application Trigger Clear register on page H9-5078</td>
</tr>
<tr>
<td>0x01C</td>
<td>CTIAPPPULSE</td>
<td>CTIAPPPULSE, CTI Application Pulse register on page H9-5079</td>
</tr>
<tr>
<td>0x020+4×n</td>
<td>CTIINEN&lt;n&gt;a</td>
<td>CTIINEN&lt;n&gt;, CTI Input Trigger to Output Channel Enable registers, n = 0 - 31 on page H9-5103</td>
</tr>
<tr>
<td>0x0A0+4×n</td>
<td>CTIOUTEN&lt;n&gt;a</td>
<td>CTIOUTEN&lt;n&gt;, CTI Input Channel to Output Trigger Enable registers, n = 0 - 31 on page H9-5111</td>
</tr>
<tr>
<td>0x130</td>
<td>CTITRIGINSTATUS</td>
<td>CTITRIGINSTATUS, CTI Trigger In Status register on page H9-5117</td>
</tr>
<tr>
<td>0x134</td>
<td>CTITRIGOUTSTATUS</td>
<td>CTITRIGOUTSTATUS, CTI Trigger Out Status register on page H9-5118</td>
</tr>
<tr>
<td>0x138</td>
<td>CTICHINSTATUS</td>
<td>CTICHINSTATUS, CTI Channel In Status register on page H9-5083</td>
</tr>
<tr>
<td>0x13C</td>
<td>CTICHOUTSTATUS</td>
<td>CTICHOUTSTATUS, CTI Channel Out Status register on page H9-5084</td>
</tr>
<tr>
<td>0x140</td>
<td>CTIGATE</td>
<td>CTIGATE, CTI Channel Gate Enable register on page H9-5102</td>
</tr>
<tr>
<td>0x144</td>
<td>ASICCTL</td>
<td>ASICCTL, CTI External Multiplexer Control register on page H9-5077</td>
</tr>
<tr>
<td>0xE80 - 0xEF0</td>
<td>IMPLEMENTATION DEFINED</td>
<td>IMPLEMENTATION DEFINED. See Management registers and CoreSight compliance on page K2-5499</td>
</tr>
<tr>
<td>0xF00 - 0xFF0</td>
<td>Management registers</td>
<td>Management registers and CoreSight compliance on page K2-5499</td>
</tr>
<tr>
<td>0xFC0</td>
<td>CTIDEVID2</td>
<td>CTIDEVID2, CTI Device ID register 2 on page H9-5100</td>
</tr>
<tr>
<td>0xFC4</td>
<td>CTIDEVID1</td>
<td>CTIDEVID1, CTI Device ID register 1 on page H9-5099</td>
</tr>
<tr>
<td>0xFC8</td>
<td>CTIDEVID</td>
<td>CTIDEVID, CTI Device ID register 0 on page H9-5097</td>
</tr>
<tr>
<td>0xFD0 - 0xFFF</td>
<td>Management registers</td>
<td>Management registers and CoreSight compliance on page K2-5499</td>
</tr>
</tbody>
</table>

a. Implemented triggers, including triggers that are not connected, only n is the trigger number.
Table H8-5 shows the access permissions for the CTI registers in an ARMv8-A Debug implementation. For a definition of the terms used, see *External debug interface registers* on page H8-4974.

**Table H8-5  Access permissions for the CTI registers**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CTICONTROL</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x010</td>
<td>CTIINTACK</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WI</td>
</tr>
<tr>
<td>0x014</td>
<td>CTIAPPSET</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x018</td>
<td>CTIAPPCLEAR</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WI</td>
</tr>
<tr>
<td>0x01C</td>
<td>CTIAPPPULSE</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>WO</td>
<td>WI</td>
</tr>
<tr>
<td>0x020+4×n</td>
<td>CTINEN&lt;n&gt;a</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x0A0+4×n</td>
<td>CTIOUTEN&lt;n&gt;</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x130</td>
<td>CTITRIGINSTATUS</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x134</td>
<td>CTITRIGOUTSTATUS</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x138</td>
<td>CTICINSTATUS</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x13C</td>
<td>CTICHOUTSTATUS</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0x140</td>
<td>CTIGATE</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC0</td>
<td>CTIDEVID2</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC4</td>
<td>CTIDEVID1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC8</td>
<td>CTIDEVID</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

a. Implemented triggers only (including triggers that are not connected). \( n \) is the trigger number.

For the reset values of the CTI registers, see Table H8-7 on page H8-4983.
H8.8 External debug register resets

Each register or field has a defined reset domain:

- Registers and fields in the Warm reset domain are also reset by a Cold reset and unchanged by an External Debug reset that is not coincident with a Cold reset or a Warm reset.
- Registers and fields in the Cold reset domain are unchanged by a Warm reset or an External Debug reset that is not coincident with a Cold reset.
- Registers and fields in the External Debug reset domain are unchanged by a Cold reset or a Warm reset that is not coincident with an External Debug reset.

A reset might change the value of a register. Specific rules apply to the observability of registers in the External Debug reset domain by indirect reads from the Core power domain when an External Debug reset is asserted without a coincident Cold reset. For more information, see Synchronization of changes to the external debug registers on page H8-4964.

Table H8-6 and Table H8-7 on page H8-4983 show the external debug register and CTI register resets. For other debug registers and Performance Monitors registers, see Management register resets on page K2-5504 and Power domains and Performance Monitors registers reset on page I2-5138.

--- Note ---
By reference to Figure H6-2 on page H6-4955 the power domain can be deduced from the reset domain. Table K2-7 on page K2-5504 also shows reset power domains.

--- Note ---
Table H8-6 and Table H8-7 on page H8-4983 do not include:
- Read-only identification registers, such as Processor ID Registers and PMCFGR, that have a fixed value from reset.
- Read-only status registers, such as EDSCR.RW, that are evaluated each time the register is read and that have no meaningful reset value.
- Write-only registers, such as EDRCR, that only have an effect on writes, and have no meaningful reset value.
- Read/write registers, such as breakpoint and watchpoint registers, and EDPRCR.CORENPDRQ, that alias other registers. The reset values are described by the descriptions of those other registers.
- IMPLEMENTATION DEFINED registers. The reset values and reset domains of these registers are also IMPLEMENTATION DEFINED and might be UNKNOWN.

All other fields in the registers are set to an IMPLEMENTATION DEFINED value, that can be UNKNOWN. The register is in the specified reset domain.

--- Note ---
An IMPLEMENTATION DEFINED reset value, which can be UNKNOWN, means that hardware is not required to reset the register on the specified reset, but software must not rely on the register being preserved over reset.

### Table H8-6 Summary of external debug register resets, debug registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Reset domain</th>
<th>Field</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDESR</td>
<td>Warm</td>
<td>SS</td>
<td>EDECR.SS</td>
<td>Halting Step debug event pending</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RC</td>
<td>EDECR.RCE</td>
<td>Reset Catch debug event pending</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OSUC</td>
<td>0</td>
<td>OS Unlock Catch debug event pending</td>
</tr>
</tbody>
</table>
## Table H8-6 Summary of external debug register resets, debug registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Reset domain</th>
<th>Field</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDECR</td>
<td>External debug</td>
<td>SS</td>
<td>0</td>
<td>Halting Step debug event enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RCE</td>
<td>0</td>
<td>Reset Catch debug event enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OSUCE</td>
<td>0</td>
<td>OS Unlock Catch debug event enable</td>
</tr>
<tr>
<td>EDWAR</td>
<td>Cold</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>EDSCR</td>
<td>Cold</td>
<td>RXfull</td>
<td>0</td>
<td>DTRRX register full</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXfull</td>
<td>0</td>
<td>DTRTX register full</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RXO</td>
<td>0</td>
<td>DTRRX overrun</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXU</td>
<td>0</td>
<td>DTRTX underrun</td>
</tr>
<tr>
<td></td>
<td></td>
<td>INTdis</td>
<td>0</td>
<td>Interrupt disable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TDA</td>
<td>0</td>
<td>Trap debug register accesses to Debug state</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MA</td>
<td>0</td>
<td>Memory access mode in Debug state</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDE</td>
<td>0</td>
<td>Halting debug mode enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ERR</td>
<td>0</td>
<td>Cumulative error flag</td>
</tr>
<tr>
<td>EDECR</td>
<td>Cold</td>
<td>NSE[2:1]</td>
<td>0b00</td>
<td>Coarse-grained Non-secure Exception Catch</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SE[3,1]</td>
<td>0b00</td>
<td>Coarse-grained Secure Exception Catch</td>
</tr>
<tr>
<td>EDPCSR</td>
<td>Cold</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>EDCIDSR</td>
<td>Cold</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>EDVDSR</td>
<td>Cold</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>EDPRCR</td>
<td>External debug</td>
<td>COREPURQ(^a)</td>
<td>0</td>
<td>Core powerup request</td>
</tr>
<tr>
<td>EDPRS R</td>
<td>Warm</td>
<td>SDR</td>
<td>-</td>
<td>Sticky debug restart</td>
</tr>
<tr>
<td></td>
<td>Cold</td>
<td>SPMAD</td>
<td>0</td>
<td>Sticky EPMAD error</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SDAD</td>
<td>0</td>
<td>Sticky EDAD error</td>
</tr>
<tr>
<td></td>
<td>Warm</td>
<td>SR</td>
<td>1</td>
<td>Sticky reset status</td>
</tr>
<tr>
<td></td>
<td>Cold</td>
<td>SPD</td>
<td>1</td>
<td>Sticky powerdown status</td>
</tr>
</tbody>
</table>

\(^a\) On a cold reset into AArch64 state, DBGPRCR\(_{EL1}\).CORENPRDRQ resets to the value of EDPRCR.COREPURQ. On a cold reset into AArch32 state, DBGPRCR.CORENPRDRQ resets to the value of EDPRCR.COREPURQ. If an External Debug reset and a Cold reset coincide, both EDPRCR.COREPURQ and the CORENPRDRQ field of the appropriate System register are reset to 0.
Table H8-7 shows the reset values for the CTI registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Reset domain</th>
<th>Field</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTICONTROL</td>
<td>External debug</td>
<td>GLBEN</td>
<td>0</td>
<td>CTI global enable</td>
</tr>
<tr>
<td>CTIAPPSET</td>
<td>External debug</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>CTIINEN&lt;n&gt;</td>
<td>External debug</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>CTIOUTEN&lt;n&gt;</td>
<td>External debug</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>CTIGATE</td>
<td>External debug</td>
<td>-</td>
<td>-</td>
<td>All fields</td>
</tr>
<tr>
<td>ASICCTL</td>
<td>IMPLEMENTATION DEFINED</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED</td>
<td>All of register</td>
</tr>
</tbody>
</table>
Chapter H9

External Debug Register Descriptions

This chapter provides a description of the external debug registers.

It contains the following sections:

•  About the debug registers on page H9-4986.
•  External debug registers on page H9-4987.
•  Cross-Trigger Interface registers on page H9-5076.
H9.1 About the debug registers

The following sections describe the registers that are accessible through the external debug interface:

- External debug registers on page H9-4987.
- Cross-Trigger Interface registers on page H9-5076.
H9.2 External debug registers

This section describes the debug registers that are accessible through the external debug interface and are used for external debug.

This section lists the registers that are accessible through the external debug interface.
H9.2.1  DBGAUTHSTATUS_EL1, Debug Authentication Status register

The DBGAUTHSTATUS_EL1 characteristics are:

**Purpose**

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for debug.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

External register DBGAUTHSTATUS_EL1 is architecturally mapped to AArch64 System register DBGAUTHSTATUS_EL1.

External register DBGAUTHSTATUS_EL1 is architecturally mapped to AArch32 System register DBGAUTHSTATUS.

DBGAUTHSTATUS_EL1 is in the Debug power domain.

**Attributes**

DBGAUTHSTATUS_EL1 is a 32-bit register.

**Field descriptions**

The DBGAUTHSTATUS_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>SNID</td>
<td>SID</td>
<td>NSID</td>
<td>NSNID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**SNID, bits [7:6]**

Secure non-invasive debug. Possible values of this field are:

- 00: Not implemented. EL3 is not implemented and the implemented Security state is Non-secure state.
- 10: Implemented and disabled. ExternalSecureNoninvasiveDebugEnabled() == FALSE.
- 11: Implemented and enabled. ExternalSecureNoninvasiveDebugEnabled() == TRUE.

Other values are reserved.

**SID, bits [5:4]**

Secure invasive debug. Possible values of this field are:

- 00: Not implemented. EL3 is not implemented and the implemented Security state is Non-secure state.
- 10: Implemented and disabled. ExternalSecureInvasiveDebugEnabled() == FALSE.
- 11: Implemented and enabled. ExternalSecureInvasiveDebugEnabled() == TRUE.
Other values are reserved.

**NSNID, bits [3:2]**
- Non-secure non-invasive debug. Possible values of this field are:
  - 00: Not implemented. EL3 is not implemented and the implemented Security state is Secure state.
  - 10: Implemented and disabled. ExternalNoninvasiveDebugEnabled() == FALSE.
  - 11: Implemented and enabled. ExternalNoninvasiveDebugEnabled() == TRUE.

Other values are reserved.

**NSID, bits [1:0]**
- Non-secure invasive debug. Possible values of this field are:
  - 00: Not implemented. EL3 is not implemented and the implemented Security state is Secure state.
  - 10: Implemented and disabled. ExternalInvasiveDebugEnabled() == FALSE.
  - 11: Implemented and enabled. ExternalInvasiveDebugEnabled() == TRUE.

Other values are reserved.

**Accessing the DBGAUTHSTATUS_EL1:**

DBGAUTHSTATUS_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFB8</td>
</tr>
</tbody>
</table>
H9.2.2  DBGBCR<n>_EL1, Debug Breakpoint Control Registers, n = 0 - 15

The DBGBCR<n>_EL1 characteristics are:

**Purpose**

Holds control information for a breakpoint. Forms breakpoint n together with value register DBGBVR<n>_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register DBGBCR<n>_EL1 is architecturally mapped to AArch64 System register DBGBCR<n>_EL1.

External register DBGBCR<n>_EL1 is architecturally mapped to AArch32 System register DBGBCR<n>.

DBGBCR<n>_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

If breakpoint n is not implemented then this register is unallocated.

**Attributes**

DBGBCR<n>_EL1 is a 32-bit register.

**Field descriptions**

The DBGBCR<n>_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>9</th>
<th>8</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>BT</td>
<td>LBN</td>
<td>SSC</td>
<td>RES0</td>
<td>BAS</td>
<td>PMC</td>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

When the E field is zero, all the other fields in the register are ignored.

**Bits [31:24]**

Reserved, RES0.

**BT, bits [23:20]**

Breakpoint Type. Possible values are:

| 0000 | Unlinked instruction address match. |
| 0001 | Linked instruction address match. |
| 0010 | Unlinked context ID match. |
| 0011 | Linked context ID match |
| 0100 | Unlinked instruction address mismatch. |
| 0101 | Linked instruction address mismatch. |
1000  Unlinked VMID match.
1001  Linked VMID match.
1010  Unlinked VMID and context ID match.
1011  Linked VMID and context ID match.

The field breaks down as follows:

- **BT[3:1]: Base type.**
  - 000  Match address. `DBGBVR<n>_EL1` is the address of an instruction.
  - 010  Mismatch address. `DBGBVR<n>_EL1` is the address of an instruction to be stepped.
  - 001  Match context ID. `DBGBVR<n>_EL1.ContextID` is a context ID.
  - 100  Match VMID. `DBGBVR<n>_EL1.VMID` is a VMID.
  - 101  Match VMID and context ID. `DBGBVR<n>_EL1.ContextID` is a context ID, and `DBGBVR<n>_EL1.VMID` is a VMID.

- **BT[0]: Enable linking.**

All other values are reserved. Constraints on breakpoint programming mean other values are reserved under some conditions. For more information, including the effect of programming this field to a reserved value, see reserved `DBGBCR<n>_EL1.BT` values on page D2-1652.

This field resets to a value that is architecturally UNKNOWN.

**LBN, bits [19:16]**

Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.

For all other breakpoint types this field is ignored and reads of the register return an UNKNOWN value.

This field is ignored when the value of `DBGBCR<n>_EL1.E` is 0.

This field resets to a value that is architecturally UNKNOWN.

**SSC, bits [15:14]**

Security state control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the HMC and PMC fields, and there are constraints on the permitted values of the \{HMC, SSC, PMC\} fields. For more information, including the effect of programming the fields to a reserved set of values, see reserved `DBGCR<n>_EL1.[SSC, HMC, PMC]` values on page D2-1652.

This field resets to a value that is architecturally UNKNOWN.

**HMC, bit [13]**

Higher mode control. Determines the debug perspective for deciding when a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and PMC fields, and there are constraints on the permitted values of the \{HMC, SSC, PMC\} fields. For more information see `DBGCR<n>_EL1.SSC` description.

This field resets to a value that is architecturally UNKNOWN.

**Bits [12:9]**

Reserved, RES0.

**BAS, bits [8:5]**

Byte address select. Defines which half-words an address-matching breakpoint matches, regardless of the instruction set and Execution state. In an AArch64-only implementation, this field is reserved, RES1.

The permitted values depend on the breakpoint type.
For Address match breakpoints in either AArch32 or AArch64 state, the permitted values are:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Match instruction at</th>
<th>Constraint for debuggers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0011</td>
<td>DBGBVR&lt;n&gt;_EL1</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>1100</td>
<td>DBGBVR&lt;n&gt;_EL1+2</td>
<td>Use for T32 instructions.</td>
</tr>
<tr>
<td>1111</td>
<td>DBGBVR&lt;n&gt;_EL1</td>
<td>Use for A64 and A32 instructions.</td>
</tr>
</tbody>
</table>

All other values are reserved.

For more information, see Using the BAS field in Address Match breakpoints on page G2-3949.

For Address mismatch breakpoints in an AArch32 stage 1 translation regime, the permitted values are:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Step instruction at</th>
<th>Constraint for debuggers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>Use for a match anywhere breakpoint.</td>
</tr>
<tr>
<td>0011</td>
<td>DBGBVR&lt;n&gt;_EL1</td>
<td>Use for stepping T32 instructions.</td>
</tr>
<tr>
<td>1100</td>
<td>DBGBVR&lt;n&gt;_EL1+2</td>
<td>Use for stepping T32 instructions.</td>
</tr>
<tr>
<td>1111</td>
<td>DBGBVR&lt;n&gt;_EL1</td>
<td>Use for stepping A64 and A32 instructions.</td>
</tr>
</tbody>
</table>

For more information, see Using the BAS field in Address Match breakpoints on page G2-3949.

For Context matching breakpoints, this field is RES1 and ignored.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.

Bits [4:3]

Reserved, RES0.

PMC, bits [2:1]

Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the DBGBCR<n>_EL1.SSC description.

This field resets to a value that is architecturally UNKNOWN.

E, bit [0]

Enable breakpoint DBGBVR<n>_EL1. Possible values are:

0 Breakpoint disabled.
1 Breakpoint enabled.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGBCR<n>_EL1:**

DBGBCR<n>_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x408 + 16n</td>
</tr>
</tbody>
</table>
H9.2.3 DBGBVR<n>_EL1, Debug Breakpoint Value Registers, n = 0 - 15

The DBGBVR<n>_EL1 characteristics are:

**Purpose**

Holds a virtual address, or a VMID and/or a context ID, for use in breakpoint matching. Forms breakpoint n together with control register DBGBCR<n>_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register DBGBVR<n>_EL1 is architecturally mapped to AArch64 System register DBGBVR<n>_EL1.

External register DBGBVR<n>_EL1[31:0] is architecturally mapped to AArch32 System register DBGBVR<n>.

If the breakpoint is context-aware and EL2 is implemented, then External register DBGBVR<n>_EL1[63:32] is architecturally mapped to AArch32 System register DBGBXVR<n>. Otherwise there is no External register access to DBGBVR<n>_EL1[63:32] from AArch32 state.

DBGBVR<n>_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

If breakpoint n is not implemented then this register is unallocated.

**Attributes**

How this register is interpreted depends on the value of DBGBCR<n>_EL1.BT.

- When DBGBCR<n>_EL1.BT is 0b00x0, this register holds a virtual address.
- When DBGBCR<n>_EL1.BT is 0b001x, this register holds a Context ID.
- When DBGBCR<n>_EL1.BT is 0b100x, this register holds a VMID.
- When DBGBCR<n>_EL1.BT is 0b101x, this register holds a VMID and a Context ID.

For other values of DBGBCR<n>_EL1.BT, this register is RES0.

**Field descriptions**

The DBGBVR<n>_EL1 bit assignments are:

*When DBGBCR<n>_EL1.BT==0b00x0x:*

<table>
<thead>
<tr>
<th>63</th>
<th>49</th>
<th>48</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESS</td>
<td>VA</td>
<td></td>
</tr>
</tbody>
</table>

**RESS, bits [63:49]**

Reserved, Sign extended. Software must treat this field as RES0 if bit[48] is 0 or RES0, and as RES1 if bit[48] is 1.
Hardware always ignores the value of these bits and it is IMPLEMENTATION DEFINED whether:

- The bits are hardwired to a copy of bit [48], meaning writes to these bits are ignored, and reads to the bits always return the hardwired value.
- The value in those bits can be written, and reads will return the last value written. The value held in those bits is ignored by hardware.

This field resets to a value that is architecturally UNKNOWN.

**VA, bits [48:2]**

If the address is being matched in an AArch64 stage 1 translation regime, this field contains bits[48:2] of the address for comparison.

If the address is being matched in an AArch32 stage 1 translation regime, the first 16 bits of this field are RES0, and the rest of the field contains bits[31:2] of the address for comparison.

This field resets to a value that is architecturally UNKNOWN.

**Bits [1:0]**

Reserved, RES0.

**When DBGBCR<n>_EL1.BT==0b001x:**

<table>
<thead>
<tr>
<th>63</th>
<th>32</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td>ContextID</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:32]**

Reserved, RES0.

**ContextID, bits [31:0]**

Context ID value for comparison.

This field resets to a value that is architecturally UNKNOWN.

**When DBGBCR<n>_EL1.BT==0b100x and EL2 implemented:**

<table>
<thead>
<tr>
<th>63</th>
<th>40</th>
<th>39</th>
<th>32</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>VMID</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:40]**

Reserved, RES0.

**VMID, bits [39:32]**

VMID value for comparison.

This field resets to a value that is architecturally UNKNOWN.

**Bits [31:0]**

Reserved, RES0.
When DBGBCR<\text{n}>_EL1.BT==0b101x and EL2 implemented:

| Bits [63:40] | Reserved, RES0. |
| VMID, bits [39:32] | VMID value for comparison. This field resets to a value that is architecturally UNKNOWN. |
| ContextID, bits [31:0] | Context ID value for comparison. This field resets to a value that is architecturally UNKNOWN. |

**Accessing the DBGBVR<\text{n}>_EL1:**

DBGBVR<\text{n}>_EL1[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x400 + 16n</td>
</tr>
</tbody>
</table>

DBGBVR<\text{n}>_EL1[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x404 + 16n</td>
</tr>
</tbody>
</table>
**H9.2.4  DBGCLAIMCLR_EL1, Debug Claim Tag Clear register**

The DBGCLAIMCLR_EL1 characteristics are:

**Purpose**

Used by software to read the values of the CLAIM tag bits, and to clear these bits to 0.

The architecture does not define any functionality for the CLAIM tag bits.

--- Note ---

CLAIM tags are typically used for communication between the debugger and target software.

---

Used in conjunction with the DBGCLAIMSET_EL1 register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register DBGCLAIMCLR_EL1 is architecturally mapped to AArch64 System register DBGCLAIMCLR_EL1.

External register DBGCLAIMCLR_EL1 is architecturally mapped to AArch32 System register DBGCLAIMCLR.

DBGCLAIMCLR_EL1 is in the Core power domain.

See the CLAIM field description for the effect of a Cold reset on the value returned by this register. This register is not affected by a Warm reset, and is not affected by an External debug reset.

An implementation must include 8 CLAIM tag bits.

**Attributes**

DBGCLAIMCLR_EL1 is a 32-bit register.

**Field descriptions**

The DBGCLAIMCLR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RAZ/SBZ</td>
</tr>
<tr>
<td>8:0</td>
<td>CLAIM</td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RAZ/SBZ. Software can rely on these bits reading as zero, and must use a should-be-zero policy on writes. Implementations must ignore writes.

**CLAIM, bits [7:0]**

Read or clear CLAIM tag bits. Reading this field returns the current value of the CLAIM tag bits. Writing a 1 to one of these bits clears the corresponding CLAIM tag bit to 0. This is an indirect write to the CLAIM tag bits. A single write operation can clear multiple CLAIM tag bits to 0.

Writing 0 to one of these bits has no effect.

A cold reset clears the CLAIM tag bits to 0.
Accessing the DBGCLAIMCLR_EL1:

DBGCLAIMCLR_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFA4</td>
</tr>
</tbody>
</table>
H9.2.5 DBGCLAIMSET_EL1, Debug Claim Tag Set register

The DBGCLAIMSET_EL1 characteristics are:

**Purpose**

Used by software to set the CLAIM tag bits to 1.

The architecture does not define any functionality for the CLAIM tag bits.

--- Note ---

CLAIM tags are typically used for communication between the debugger and target software.

---

CLAIM tags are typically used for communication between the debugger and target software.

---

Used in conjunction with the DBGCLAIMCLR_EL1 register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register DBGCLAIMSET_EL1 is architecturally mapped to AArch64 System register DBGCLAIMSET_EL1.

External register DBGCLAIMSET_EL1 is architecturally mapped to AArch32 System register DBGCLAIMSET.

DBGCLAIMSET_EL1 is in the Core power domain.

An implementation must include 8 CLAIM tag bits.

**Attributes**

DBGCLAIMSET_EL1 is a 32-bit register.

**Field descriptions**

The DBGCLAIMSET_EL1 bit assignments are:

```
<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ/SBZ</td>
<td>CLAIM</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Bits [31:8]**

Reserved, RAZ/SBZ. Software can rely on these bits reading as zero, and must use a should-be-zero policy on writes. Implementations must ignore writes.

**CLAIM, bits [7:0]**

Set CLAIM tag bits. RAO.

Writing a 1 to one of these bits sets the corresponding CLAIM tag bit to 1. This is an indirect write to the CLAIM tag bits. A single write operation can set multiple CLAIM tag bits to 1.

Writing 0 to one of these bits has no effect.

A cold reset clears the CLAIM tag bits to 0.
Accessing the DBGCLAIMSET_EL1:

DBGCLAIMSET_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFA0</td>
</tr>
</tbody>
</table>
H9.2.6 DBGDTRRX_EL0, Debug Data Transfer Register, Receive

The DBGDTRRX_EL0 characteristics are:

Purpose

Transfers data from an external debugger to the PE. For example, it is used by a debugger transferring commands and data to a debug target. It is a component of the Debug Communications Channel.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

If EDSCR.ITE == 0 when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is CONSTRAINED UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

Configurations

External register DBGDTRRX_EL0 is architecturally mapped to AArch64 System register DBGDTRRX_EL0.

External register DBGDTRRX_EL0 is architecturally mapped to AArch32 System register DBGDTRRXint.

DBGDTRRX_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

Attributes

DBGDTRRX_EL0 is a 32-bit register.

Field descriptions

The DBGDTRRX_EL0 bit assignments are:

```
   Update DTRRX
```

Bits [31:0]

Update DTRRX.

If RXfull is set to 0, then writes to this register update the value in DTRRX and set RXfull to 1.

Reads of this register return the last value written to DTRRX and do not change RXfull.

For the full behavior of the Debug Communications Channel, see Chapter H4 The Debug Communication Channel and Instruction Transfer Register.

This field resets to a value that is architecturally UNKNOWN.
Accessing the DBGDTRRX_EL0:

DBGDTRRX_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x080</td>
</tr>
</tbody>
</table>
H9.2.7 DBGDTRTX_EL0, Debug Data Transfer Register, Transmit

The DBGDTRTX_EL0 characteristics are:

**Purpose**
Transfers data from the PE to an external debugger. For example, it is used by a debug target to transfer data to the debugger. It is a component of the Debug Communication Channel.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

If `EDSCR.ITE == 0` when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is CONSTRAINED UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

**Configurations**
External register DBGDTRTX_EL0 is architecturally mapped to AArch64 System register DBGDTRTX_EL0.
External register DBGDTRTX_EL0 is architecturally mapped to AArch32 System register DBGDTRTXint.
DBGDTRTX_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

**Attributes**
DBGDTRTX_EL0 is a 32-bit register.

**Field descriptions**
The DBGDTRTX_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Return DTRTX</td>
</tr>
</tbody>
</table>

**Bits [31:0]**
Return DTRTX.
If TXfull is set to 1, then reads of this register return the value in DTRTX and clear TXfull to 0.
Writes of this register update the value in DTRTX and do not change TXfull.
For the full behavior of the Debug Communications Channel, see *Chapter H4 The Debug Communication Channel and Instruction Transfer Register.*
This field resets to a value that is architecturally UNKNOWN.
Accessing the DBGDTRTX_EL0:

DBGDTRTX_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x08C</td>
</tr>
</tbody>
</table>
H9.2.8 DBGWCR<\textgreater n<\textless>_EL1, Debug Watchpoint Control Registers, \textit{n = 0 - 15}

The DBGWCR<\textgreater n<\textless>_EL1 characteristics are:

**Purpose**

Holds control information for a watchpoint. Forms watchpoint \textit{n} together with value register DBGWVR<\textgreater n<\textless>_EL1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register DBGWCR<\textgreater n<\textless>_EL1 is architecturally mapped to AArch64 System register DBGWCR<\textgreater n<\textless>_EL1.

External register DBGWCR<\textgreater n<\textless>_EL1 is architecturally mapped to AArch32 System register DBGWCR<\textgreater n<\textless>.

DBGWCR<\textgreater n<\textless>_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

If breakpoint \textit{n} is not implemented then this register is unallocated.

**Attributes**

DBGWCR<\textgreater n<\textless>_EL1 is a 32-bit register.

**Field descriptions**

The DBGWCR<\textgreater n<\textless>_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>29</th>
<th>28</th>
<th>24</th>
<th>23</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>MASK</td>
<td>RES0</td>
<td>LBN</td>
<td>SSC</td>
<td>BAS</td>
<td>LSC</td>
<td>PAC</td>
<td>E</td>
<td>HMC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

When the E field is zero, all the other fields in the register are ignored.

**Bits [31:29]**

Reserved, RES0.

**MASK, bits [28:24]**

Address mask. Only objects up to 2GB can be watched using a single mask.

| 0000 | No mask. |
| 0001 | Reserved. |
| 0010 | Reserved. |

If programmed with a reserved value, a watchpoint must behave as if either:

- MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGWCRn_EL1.
- The watchpoint is disabled.
Software must not rely on this property because the behavior of reserved values might change in a future revision of the architecture.

Other values mask the corresponding number of address bits, from 0b000011 masking 3 address bits (0x00000007 mask for address) to 0b111111 masking 31 address bits (0x7FFFFFFF mask for address).

This field resets to a value that is architecturally UNKNOWN.

**Bits [23:21]**

Reserved, RES0.

**WT, bit [20]**

Watchpoint type. Possible values are:

- 0 Unlinked data address match.
- 1 Linked data address match.

This field resets to a value that is architecturally UNKNOWN.

**LBN, bits [19:16]**

Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.

This field resets to a value that is architecturally UNKNOWN.

**SSC, bits [15:14]**

Security state control. Determines the Security states under which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields, see *Execution conditions for which a watchpoint generates Watchpoint exceptions* on page D2-1660.

This field resets to a value that is architecturally UNKNOWN.

**HMC, bit [13]**

Higher mode control. Determines the debug perspective for deciding when a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields, see *Execution conditions for which a watchpoint generates Watchpoint exceptions* on page D2-1660.

This field resets to a value that is architecturally UNKNOWN.

**BAS, bits [12:5]**

Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by DBGWVR<n>_EL1 is being watched.

<table>
<thead>
<tr>
<th>BAS</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxxxxx1</td>
<td>Match byte at DBGWVR&lt;n&gt;_EL1</td>
</tr>
<tr>
<td>xxxxxxx1x</td>
<td>Match byte at DBGWVR&lt;n&gt;_EL1+1</td>
</tr>
<tr>
<td>xxxxxxxxx</td>
<td>Match byte at DBGWVR&lt;n&gt;_EL1+2</td>
</tr>
<tr>
<td>xxxxxxxxx</td>
<td>Match byte at DBGWVR&lt;n&gt;_EL1+3</td>
</tr>
</tbody>
</table>
In cases where DBGWVR<\text{n}>_EL1 addresses a double-word:

<table>
<thead>
<tr>
<th>BAS</th>
<th>Description, if DBGWVR&lt;\text{n}&gt;_EL1[2] == 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxx1xxxx</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+4</td>
</tr>
<tr>
<td>xx1xxxxx</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+5</td>
</tr>
<tr>
<td>x1xxxxxx</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+6</td>
</tr>
<tr>
<td>1xxxxxxx</td>
<td>Match byte at DBGWVR&lt;\text{n}&gt;_EL1+7</td>
</tr>
</tbody>
</table>

If DBGWVR<\text{n}>_EL1[2] == 1, only BAS[3:0] is used. ARM deprecates setting DBGWVR<\text{n}>_EL1[2] == 1.

The valid values for BAS are non-zero binary number all of whose set bits are contiguous. All other values are reserved and must not be used by software. See Reserved DBGWCR<\text{n}>.BAS values on page G2-3972.

This field resets to a value that is architecturally UNKNOWN.

**LSC, bits [4:3]**

Load/store control. This field enables watchpoint matching on the type of access being made. Possible values of this field are:

- 01 Match instructions that load from a watchpointed address.
- 10 Match instructions that store to a watchpointed address.
- 11 Match instructions that load from or store to a watchpointed address.

All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

This field resets to a value that is architecturally UNKNOWN.

**PAC, bits [2:1]**

Privilege of access control. Determines the Exception level or levels at which a Watchpoint debug event for watchpoint \text{n} is generated. This field must be interpreted along with the SSC and HMC fields, see Execution conditions for which a watchpoint generates Watchpoint exceptions on page D2-1660.

This field resets to a value that is architecturally UNKNOWN.

**E, bit [0]**

Enable watchpoint \text{n}. Possible values are:

- 0 Watchpoint disabled.
- 1 Watchpoint enabled.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the DBGWCR<\text{n}>_EL1:**

DBGWCR<\text{n}>_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x808 + 16n</td>
</tr>
</tbody>
</table>
H9.2.9   DBGWVR<n>_EL1, Debug Watchpoint Value Registers, n = 0 - 15

The DBGWVR<n>_EL1 characteristics are:

**Purpose**
Holds a data address value for use in watchpoint matching. Forms watchpoint n together with control register DBGWCR<n>_EL1.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**
External register DBGWVR<n>_EL1 is architecturally mapped to AArch64 System register DBGWVR<n>_EL1.
External register DBGWVR<n>_EL1[31:0] is architecturally mapped to AArch32 System register DBGWVR<n>.
DBGWVR<n>_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.
If breakpoint n is not implemented then this register is unallocated.

**Attributes**
DBGWVR<n>_EL1 is a 64-bit register.

**Field descriptions**
The DBGWVR<n>_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>49</th>
<th>48</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESS</td>
<td>VA</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RESS, bits [63:49]**
Reserved, Sign extended. Hardware and software must treat this field as RES0 if bit[48] is 0 or RES0, and as RES1 if bit[48] is 1.
Hardware always ignores the value of these bits and it is IMPLEMENTATION DEFINED whether:
- The bits are hardwired to a copy of bit [48], meaning writes to these bits are ignored, and reads to the bits always return the hardwired value.
- The value in those bits can be written, and reads will return the last value written. The value held in those bits is ignored by hardware.
This field resets to a value that is architecturally UNKNOWN.

**VA, bits [48:2]**
Bits[48:2] of the address value for comparison.
This field resets to a value that is architecturally UNKNOWN.
Bits [1:0]

Reserved, RES0.

**Accessing the DBGWVR<n>_EL1:**

DBGWVR<n>_EL1[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x800 + 16n</td>
</tr>
</tbody>
</table>

DBGWVR<n>_EL1[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x804 + 16n</td>
</tr>
</tbody>
</table>
H9.2.10 EDAA32PFR, External Debug AArch32 Processor Feature Register

The EDAA32PFR characteristics are:

Purpose

Provides information about implemented PE features.
For general information about the interpretation of the ID registers see Principles of the ID scheme for fields in ID registers on page D7-1893.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations

It is IMPLEMENTATION DEFINED whether EDAA32PFR is implemented in the Core power domain or in the Debug power domain.
EDAA32PFR is only accessible in an AArch32-only implementation. If AArch64 is supported at any Exception level, EDAA32PFR is RES0.

Attributes

EDAA32PFR is a 64-bit register.

Field descriptions

The EDAA32PFR bit assignments are:

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>Reserved, RES0</td>
<td>0000</td>
</tr>
<tr>
<td>15:12</td>
<td>EL3, EL2 Exception level handling</td>
<td>0000</td>
</tr>
<tr>
<td></td>
<td>AArch32 EL3 can be executed in AArch32 state only.</td>
<td>0001</td>
</tr>
<tr>
<td></td>
<td>EL2 can be executed in AArch32 state only.</td>
<td>0000</td>
</tr>
<tr>
<td></td>
<td>All other values are reserved.</td>
<td>0000</td>
</tr>
</tbody>
</table>

--- Note ---

EDPFPR.EL1 in AArch32 state. EL0 cannot be executed in AArch32 state.

--- Note ---

EDPFPR.EL2 in AArch32 state. EL1 cannot be executed in AArch32 state.

--- Note ---

When the value of EDPFPR.EL2 is non-zero, this field must be 0000.

--- Note ---

When the value of EDPFPR.EL1 is non-zero, this field must be 0000.
All other values are reserved.

--- Note ---

EDPFR. {EL1, EL0} indicate whether EL1 and EL0 can only be executed in AArch32 state.

PMSA, bits [7:4]

Indicates support for a PMSA. Defined values are:

- 0000: PMSA not supported.
- 0100: Support for an ARMv8-R PMSA v8-32.

All other values are reserved. In ARMv8-A, the only permitted value is 0000.

VMSA, bits [3:0]

Indicates support for a VMSA. When the PMSA field is nonzero, determines support for a VMSA. When the PMSA field is 0000, VMSA is supported. Defined values are:

- 0000: VMSA not supported.

All other values are reserved. In ARMv8-A, the only permitted value is 0000.

**Accessing the EDAA32PFR:**

EDAA32PFR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x060</td>
</tr>
</tbody>
</table>
H9.2.11   EDACR, External Debug Auxiliary Control Register

The EDACR characteristics are:

Purpose

Allows implementations to support IMPLEMENTATION DEFINED controls.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

Configurations

It is IMPLEMENTATION DEFINED whether EDACR is implemented in the Core power domain or in the Debug power domain. RW fields in this register reset to architecturally UNKNOWN values, and:

- The register is not affected by a Warm reset.
- If the register is implemented in the Core power domain the reset values apply on a Cold reset, and the register is not affected by an External debug reset.
- If the register is implemented in the Debug power domain the reset values apply on an External debug reset, and the register is not affected by a Cold reset.

Changing this register from its reset value causes IMPLEMENTATION DEFINED behavior, including possible deviation from the architecturally-defined behavior.

If the EDACR contains any control bits that must be preserved over power down, then these bits must be accessible by the external debug interface when OSLSR_EL1.OSLK == 1 (OS lock is locked) and when the Core is powered off.

Attributes

EDACR is a 32-bit register.

Field descriptions

The EDACR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td></td>
</tr>
</tbody>
</table>

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

This field resets to a value that is architecturally UNKNOWN.

Accessing the EDACR:

EDACR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x094</td>
</tr>
</tbody>
</table>
H9.2.12 EDCIDR0, External Debug Component Identification Register 0

The EDCIDR0 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Component Identification scheme on page K2-5507*.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDCIDR0 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

EDCIDR0 is a 32-bit register.

**Field descriptions**

The EDCIDR0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**PRMBL_0, bits [7:0]**

Preamble. Must read as 0x0D.

**Accessing the EDCIDR0:**

EDCIDR0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFF0</td>
</tr>
</tbody>
</table>
### H9.2.13   EDCIDR1, External Debug Component Identification Register 1

The EDCIDR1 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see [About the Component Identification scheme](#) on page K2-5507.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDCIDR1 is in the Debug power domain.

Implementation of this register is **OPTIONAL**.

This register is required for CoreSight compliance.

**Attributes**

EDCIDR1 is a 32-bit register.

**Field descriptions**

The EDCIDR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CLASS</td>
<td>PRMBL_1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**CLASS, bits [7:4]**

Component class. Reads as 0x9, debug component.

**PRMBL_1, bits [3:0]**

Preamble. RAZ.

**Accessing the EDCIDR1:**

EDCIDR1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFF4</td>
</tr>
</tbody>
</table>
H9.2.14   EDCIDR2, External Debug Component Identification Register 2

The EDCIDR2 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Component Identification scheme* on page K2-5507.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDCIDR2 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

EDCIDR2 is a 32-bit register.

**Field descriptions**

The EDCIDR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**PRMBL_2, bits [7:0]**

Preamble. Must read as 0x05.

**Accessing the EDCIDR2:**

EDCIDR2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFF8</td>
</tr>
</tbody>
</table>
H9.2.15 EDCIDR3, External Debug Component Identification Register 3

The EDCIDR3 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Component Identification scheme on page K2-5507.*

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDCIDR3 is in the Debug power domain.

Implementation of this register is **OPTIONAL**.

This register is required for CoreSight compliance.

**Attributes**

EDCIDR3 is a 32-bit register.

**Field descriptions**

The EDCIDR3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**PRMBL_3, bits [7:0]**

Preamble. Must read as 0xB1.

**Accessing the EDCIDR3:**

EDCIDR3 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFFF</td>
</tr>
</tbody>
</table>
H9.2.16    EDCIDSR, External Debug Context ID Sample Register

The EDCIDSR characteristics are:

**Purpose**
Contains the sampled value of the Context ID, captured on reading the low half of EDPCSR.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Configurations</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Attributes**
EDCIDSR is a 32-bit register.

**Field descriptions**
The EDCIDSR bit assignments are:

<table>
<thead>
<tr>
<th>CONTEXTIDR, bits [31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>30</td>
</tr>
<tr>
<td>...</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

**Accessing the EDCIDSR:**
EDCIDSR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x0A4</td>
</tr>
</tbody>
</table>
H9.2.17 EDDEVAFF0, External Debug Device Affinity register 0

The EDDEVAFF0 characteristics are:

**Purpose**

Copy of the low half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the external debug component relates to.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDDEVAFF0 is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

EDDEVAFF0 is a 32-bit register.

**Field descriptions**

The EDDEVAFF0 bit assignments are:

<table>
<thead>
<tr>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>MPIDR_EL1 low half</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

MPIDR_EL1 low half. Read-only copy of the low half of MPIDR_EL1, as seen from the highest implemented Exception level.

**Accessing the EDDEVAFF0:**

EDDEVAFF0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFA8</td>
</tr>
</tbody>
</table>
H9.2.18   EDDEVAFF1, External Debug Device Affinity register 1

   The EDDEVAFF1 characteristics are:

   Purpose

   Copy of the high half of the PE MPIDR_EL1 register that allows a debugger to determine which PE
   in a multiprocessor system the external debug component relates to.

   Usage constraints

   This register is accessible as follows:

   
<table>
<thead>
<tr>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
</tr>
</tbody>
</table>

   Configurations

   EDDEVAFF1 is in the Debug power domain.
   Implementation of this register is OPTIONAL.

   Attributes

   EDDEVAFF1 is a 32-bit register.

   Field descriptions

   The EDDEVAFF1 bit assignments are:

   
<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFAC</td>
</tr>
</tbody>
</table>

   Bits [31:0]

   MPIDR_EL1 high half. Read-only copy of the high half of MPIDR_EL1, as seen from the highest
   implemented Exception level.

   Accessing the EDDEVAFF1:

   EDDEVAFF1 can be accessed through the external debug interface:
H9.2.19 EDDEVARCH, External Debug Device Architecture register

The EDDEVARCH characteristics are:

**Purpose**

Identifies the programmers' model architecture of the external debug component.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDDEVARCH is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

EDDEVARCH is a 32-bit register.

**Field descriptions**

The EDDEVARCH bit assignments are:

<table>
<thead>
<tr>
<th>ARCHITECT</th>
<th>REVISION</th>
<th>ARCHID</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 21 20 19 16 15 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ARCHITECT, bits [31:21]**

Defines the architecture of the component. For debug, this is ARM Limited.

Bits [31:28] are the JEP106 continuation code, 0x4.

Bits [27:21] are the JEP106 ID code, 0x3B.

**PRESENT, bit [20]**

When set to 1, indicates that the DEVARCH is present.

This field is 1 in ARMv8.

**REVISION, bits [19:16]**

Defines the architecture revision. For architectures defined by ARM this is the minor revision.

For debug, the revision defined by ARMv8 is 0x0.

All other values are reserved.

**ARCHID, bits [15:0]**

Defines this part to be an ARMv8 debug component. For architectures defined by ARM this is further subdivided.

For debug:

- Bits [15:12] are the architecture version, 0x6.
- Bits [11:0] are the architecture part number, 0xA15.
This corresponds to the ARMv8 debug architecture version.

**Accessing the EDDEVARCH:**

EDDEVARCH can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFBC</td>
</tr>
</tbody>
</table>
H9.2.20   EDDEVID, External Debug Device ID register 0

The EDDEVID characteristics are:

**Purpose**

Provides extra information for external debuggers about features of the debug implementation.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDDEVID is in the Debug power domain.

**Attributes**

EDDEVID is a 32-bit register.

**Field descriptions**

The EDDEVID bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>AuxRegs</td>
<td>RES0</td>
<td>PCSample</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:28]**

Reserved, RES0.

**AuxRegs, bits [27:24]**

Indicates support for Auxiliary registers. Permitted values for this field are:

- **0000** None supported.
- **0001** Support for External Debug Auxiliary Control Register, EDACR.

All other values are reserved.

**Bits [23:4]**

Reserved, RES0.

**PCSample, bits [3:0]**

Indicates the level of PC Sample-based profiling support using external debug registers 40 through 43. Permitted values of this field in ARMv8 are:

- **0000** Architecture-defined form of PC Sample-based profiling not implemented.
- **0010** EDPCSR and EDCIDSR are implemented (only permitted if EL3 and EL2 are not implemented).
- **0011** EDPCSR, EDCIDSR, and EDVIDSR are implemented.

All other values are reserved.
Accessing the EDDEVID:

EDDEVID can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFC8</td>
</tr>
</tbody>
</table>
H9.2.21   EDDEVID1, External Debug Device ID register 1

The EDDEVID1 characteristics are:

Purpose

Provides extra information for external debuggers about features of the debug implementation.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

Configurations

EDDEVID1 is in the Debug power domain.

Attributes

EDDEVID1 is a 32-bit register.

Field descriptions

The EDDEVID1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PCSROffset</td>
</tr>
</tbody>
</table>

Bits [31:4]

Reserved, RES0.

PCSROffset, bits [3:0]

This field indicates the offset applied to PC samples returned by reads of EDPCSR. Permitted values of this field in ARMv8 are:

<table>
<thead>
<tr>
<th></th>
<th>EDPCSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>not implemented.</td>
</tr>
<tr>
<td>0010</td>
<td>implemented, and samples have no offset applied and do not sample the instruction set state in AArch32 state.</td>
</tr>
</tbody>
</table>

Accessing the EDDEVID1:

EDDEVID1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFC4</td>
</tr>
</tbody>
</table>
H9.2.22   EDDEV2D2, External Debug Device ID register 2

The EDDEV2D2 characteristics are:

Purpose

Reserved for future descriptions of features of the debug implementation.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td></td>
</tr>
</tbody>
</table>

Configurations

EDDEV2D2 is in the Debug power domain.

Attributes

EDDEV2D2 is a 32-bit register.

Field descriptions

The EDDEV2D2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
</tr>
</tbody>
</table>

Bits [31:0]

Reserved, RES0.

Accessing the EDDEV2D2:

EDDEV2D2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFC0</td>
</tr>
</tbody>
</table>
H9.2.23  EDDEVTYPE, External Debug Device Type register

The EDDEVTYPE characteristics are:

**Purpose**

Indicates to a debugger that this component is part of a PEs debug logic.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

EDDEVTYPE is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

EDDEVTYPE is a 32-bit register.

**Field descriptions**

The EDDEVTYPE bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES0</td>
<td>SUB</td>
<td>MAJOR</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**SUB, bits [7:4]**

Subtype. Must read as 0x1 to indicate this is a component within a PE.

**MAJOR, bits [3:0]**

Major type. Must read as 0x5 to indicate this is a debug logic component.

**Accessing the EDDEVTYPE:**

EDDEVTYPE can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFCC</td>
</tr>
</tbody>
</table>
H9.2.24  EDDFR, External Debug Feature Register

The EDDFR characteristics are:

**Purpose**

Provides top level information about the debug system.

--- **Note** ---

Debuggers must use `EDDEVARCH` to determine the Debug architecture version.

---

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

It is IMPLEMENTATION DEFINED whether EDDFR is implemented in the Core power domain or in the Debug power domain.

**Attributes**

EDDFR is a 64-bit register.

**Field descriptions**

The EDDFR bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>32</th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CTX_CMPs</td>
<td>RES0</td>
<td>WRPs</td>
<td>RES0</td>
<td>BRPs</td>
<td>PMUVer</td>
<td>TraceVer</td>
<td>UNKNOWN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [63:32]**

Reserved, RES0.

**CTX_CMPs, bits [31:28]**

Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of `ID_AA64DFR0_EL1.CTX_CMPs`.

**Bits [27:24]**

Reserved, RES0.

**WRPs, bits [23:20]**

Number of watchpoints, minus 1. The value of 0b0000 is reserved.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of `ID_AA64DFR0_EL1.WRPs`.

**Bits [19:16]**

Reserved, RES0.
BRPs, bits [15:12]

Number of breakpoints, minus 1. The value of 0b0000 is reserved.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64DFR0_EL1.BRPs.

PMUVer, bits [11:8]

Performance Monitors Extension version. Indicates whether System register interface to Performance Monitors extension is implemented. Defined values are:

- 0000: Performance Monitors Extension System registers not implemented.
- 0001: Performance Monitors Extension System registers implemented, PMUv3.
- 1111: IMPLEMENTATION DEFINED form of performance monitors supported, PMUv3 not supported.

All other values are reserved.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64DFR0_EL1.PMUVer.

TraceVer, bits [7:4]

Trace support. Indicates whether System register interface to a trace macrocell is implemented. Defined values are:

- 0000: Trace macrocell System registers not implemented.
- 0001: Trace macrocell System registers implemented.

All other values are reserved.

A value of 0b0000 only indicates that no System register interface to a trace macrocell is implemented. A trace macrocell might nevertheless be implemented without a System register interface.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64DFR0_EL1.TraceVer.

UNKNOWN, bits [3:0]

Reserved, UNKNOWN.

Accessing the EDDFR:

EDDFR[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x028</td>
</tr>
</tbody>
</table>

EDDFR[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x02C</td>
</tr>
</tbody>
</table>
H9.2.25 EDECCR, External Debug Exception Catch Control Register

The EDECCR characteristics are:

**Purpose**

Controls Exception Catch debug events.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register EDECCR is architecturally mapped to AArch64 System register OSECCR_EL1.
External register EDECCR is architecturally mapped to AArch32 System register DBGOSSECCR.
EDECCR is in the Core power domain. Some or all RW fields of this register have defined reset values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

**Attributes**

EDECCR is a 32-bit register.

**Field descriptions**

The EDECCR bit assignments are:

```
<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>NSE</td>
<td>SE</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Bits [31:8]**

Reserved, RES0.

**NSE, bits [7:4]**

Coarse-grained Non-secure exception catch. If EL3 and EL2 are not implemented and the PE behaves as if SCR_EL3.NS is set to 0, this field is reserved, RES0. Otherwise, possible values for this field are:

- 0000: Exception Catch debug event disabled for Non-secure Exception levels.
- 0010: Exception Catch debug event enabled for Non-secure EL1.
- 0100: Exception Catch debug event enabled for Non-secure EL2.
- 0110: Exception Catch debug event enabled for Non-secure EL1 and EL2.

All other values are reserved. A value that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If this field is programmed with a reserved value then:

- The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
- The value returned for NSE by a read of EDECCR is UNKNOWN.

When this register has an architecturally-defined reset value, this field resets to 0.
SE, bits [3:0]

Coarse-grained Secure exception catch. If EL3 is not implemented and the PE behaves as if SCR_EL3.NS is set to 1, this field is reserved, RES0. Otherwise, possible values for this field are:

- 0000 Exception Catch debug event disabled for Secure Exception levels.
- 0010 Exception Catch debug event enabled for Secure EL1.
- 1000 Exception Catch debug event enabled for Secure EL3.
- 1010 Exception Catch debug event enabled for Secure EL1 and EL3.

All other values are reserved. A value that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If this field is programmed with a reserved value then:

- The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
- The value returned for SE by a read of EDECCR is UNKNOWN.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the EDECCR:

EDECCR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x098</td>
</tr>
</tbody>
</table>
H9.2.26 EDECR, External Debug Execution Control Register

The EDECR characteristics are:

**Purpose**

Controls Halting debug events.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

EDECR is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

**Attributes**

EDECR is a 32-bit register.

**Field descriptions**

The EDECR bit assignments are:

```
            31 3 2 1 0
           ----- ----- ----
         |      |   | SS |
       RES0  32   31
           |      |   |
           ----- OSUCE  RCE
```

**Bits [31:3]**

Reserved, RES0.

**SS, bit [2]**

Halting step enable. Possible values of this field are:

- 0  Halting step debug event disabled.
- 1  Halting step debug event enabled.

If the value of EDECR.SS is changed when the PE is in Non-debug state, behavior is CONSTRAINED UNPREDICTABLE as described in Changing the value of EDECR.SS when not in Debug state on page H3-4893.

When this register has an architecturally-defined reset value, this field resets to 0.

**RCE, bit [1]**

Reset Catch enable. Possible values of this field are:

- 0  Reset Catch debug event disabled.
- 1  Reset Catch debug event enabled.

When this register has an architecturally-defined reset value, this field resets to 0.
OSUCE, bit [0]

OS Unlock Catch enabled. Possible values of this field are:

0  OS Unlock Catch debug event disabled.
1  OS Unlock Catch debug event enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the EDECR:**

EDECR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x024</td>
</tr>
</tbody>
</table>
H9.2.27  EDESR, External Debug Event Status Register

The EDESR characteristics are:

Purpose

Indicates the status of internally pending Halting debug events.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

If a request to clear a pending Halting debug event is received at or about the time when halting becomes allowed, it is CONstrained UNPREDICTABLE whether the event is taken.

If Core power is removed while a Halting debug event is pending, it is lost. However, it might become pending again when the Core is powered back on and Cold reset.

Configurations

EDESR is in the Core power domain. Some or all RW fields of this register have defined reset values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

Attributes

EDESR is a 32-bit register.

Field descriptions

The EDESR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    | RES0 | SS | OSUC | RC |

Bits [31:3]

Reserved, RES0.

SS, bit [2]

Halting step debug event pending. Possible values of this field are:

0  Reading this means that a Halting step debug event is not pending. Writing this means no action.

1  Reading this means that a Halting step debug event is pending. Writing this clears the pending Halting step debug event.

When this register has an architecturally-defined reset value, this field resets to the value of EDECR.SS.

RC, bit [1]

Reset Catch debug event pending. Possible values of this field are:

0  Reading this means that a Reset Catch debug event is not pending. Writing this means no action.
1 Reading this means that a Reset Catch debug event is pending. Writing this clears the pending Reset Catch debug event.

When this register has an architecturally-defined reset value, this field resets to the value of EDECR.RCE.

**OSUC, bit [0]**

OS Unlock Catch debug event pending. Possible values of this field are:

0 Reading this means that an OS Unlock Catch debug event is not pending. Writing this means no action.

1 Reading this means that an OS Unlock Catch debug event is pending. Writing this clears the pending OS Unlock Catch debug event.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the EDESR:**

EDESR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x20</td>
</tr>
</tbody>
</table>
H9.2.28  EDITCTRL, External Debug Integration mode Control register

The EDITCTRL characteristics are:

Purpose

Enables the external debug to switch from its default mode into integration mode, where test software can control directly the inputs and outputs of the PE, for integration testing or topology detection.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RW</td>
</tr>
</tbody>
</table>

Configurations

It is IMPLEMENTATION DEFINED whether EDITCTRL is implemented in the Core power domain or in the Debug power domain. Some or all RW fields of this register have defined reset values, and:

- The register is not affected by a Warm reset.
- If the register is implemented in the Core power domain the reset values apply on a Cold reset, and the register is not affected by an External debug reset.
- If the register is implemented in the Debug power domain the reset values apply on an External debug reset, and the register is not affected by a Cold reset.

Implementation of this register is OPTIONAL.

Attributes

EDITCTRL is a 32-bit register.

Field descriptions

The EDITCTRL bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:1]

Reserved, RES0.

IME, bit [0]

Integration mode enable. When IME == 1, the device reverts to an integration mode to enable integration testing or topology detection. The integration mode behavior is IMPLEMENTATION DEFINED.

- 0 Normal operation.
- 1 Integration mode enabled.

When this register has an architecturally-defined reset value, this field resets to 0.
### Accessing the EDITCTRL:

EDITCTRL can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xF00</td>
</tr>
</tbody>
</table>
H9.2.29 EDITR, External Debug Instruction Transfer Register

The EDITR characteristics are:

Purpose

Used in Debug state for passing instructions to the PE for execution.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>WI</td>
<td>WO</td>
</tr>
</tbody>
</table>

If EDSCR.ITE == 0 when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any instruction issued through the ITR in Normal access mode that has not completed execution is CONSTRAINED UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

EDITR ignores writes if the PE is in Non-debug state.

Configurations

EDITR is in the Core power domain.

Attributes

EDITR is a 32-bit register.

Field descriptions

The EDITR bit assignments are:

When in AArch32 state:

<table>
<thead>
<tr>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
</tr>
<tr>
<td>15</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

T32Second

Second halfword of the T32 instruction to be executed on the PE. When EDITR contains a 16-bit T32 instruction, this field is ignored. For more information see Behavior in Debug state on page H2-4855

T32First

First halfword of the T32 instruction to be executed on the PE.

When in AArch64 state:

<table>
<thead>
<tr>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

A64 instruction to be executed on the PE
Bits [31:0]

A64 instruction to be executed on the PE.

**Accessing the EDITR:**

EDITR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x084</td>
</tr>
</tbody>
</table>
H9.2.30 EDLAR, External Debug Lock Access Register

The EDLAR characteristics are:

**Purpose**

Allows or disallows access to the external debug registers through a memory-mapped interface.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>WO</th>
</tr>
</thead>
</table>

**Configurations**

EDLAR is in the Debug power domain.

If **OPTIONAL** memory-mapped access to the external debug interface is supported then an **OPTIONAL** Software Lock can be implemented as part of CoreSight compliance.

EDLAR ignores writes if the Software Lock is not implemented and ignores writes for other accesses to the external debug interface.

The Software Lock provides a lock to prevent memory-mapped writes to the debug registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the debug registers. It does not, and cannot, prevent all accidental or malicious damage.

Software uses EDLAR to set or clear the lock, and **EDLSR** to check the current status of the lock.

**Attributes**

EDLAR is a 32-bit register.

**Field descriptions**

The EDLAR bit assignments are:

```
+----------------+----------------+---+
|    31          |    0           |   |
+----------------+----------------+---+
| KEY            |                |   |
+----------------+----------------+---+
```

**KEY, bits [31:0]**

Lock Access control. Writing the key value `0xC5ACCE55` to this field unlocks the lock, enabling write accesses to this component's registers through a memory-mapped interface.

Writing any other value to this register locks the lock, disabling write accesses to this component's registers through a memory mapped interface.

**Accessing the EDLAR:**

EDLAR can be accessed through a memory-mapped access to the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFB0</td>
</tr>
</tbody>
</table>
H9.2.31   EDLSR, External Debug Lock Status Register

The EDLSR characteristics are:

**Purpose**

Indicates the current status of the software lock for external debug registers.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDLSR is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

If optional memory-mapped access to the external debug interface is supported then an optional Software Lock can be implemented as part of CoreSight compliance.

EDLSR is RAZ if the Software Lock is not implemented and is RAZ for other accesses to the external debug interface.

The Software Lock provides a lock to prevent memory-mapped writes to the debug registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the debug registers. It does not, and cannot, prevent all accidental or malicious damage.

Software uses EDLAR to set or clear the lock, and EDLSR to check the current status of the lock.

**Attributes**

EDLSR is a 32-bit register.

**Field descriptions**

The EDLSR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES0 |
| SLI | SLK | nTT |

Bits [31:3]

Reserved, RES0.

nTT, bit [2]

Not thirty-two bit access required. RAZ.

SLK, bit [1]

Software Lock status for this component. For an access to LSR that is not a memory-mapped access, or when the Software Lock is not implemented, this field is RES0.
For memory-mapped accesses when the Software Lock is implemented, possible values of this field are:

0  Lock clear. Writes are permitted to this component's registers.
1  Lock set. Writes to this component's registers are ignored, and reads have no side effects.

When this register has an architecturally-defined reset value, this field resets to 1.

SLI, bit [0]

Software Lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is IMPLEMENTATION DEFINED. Permitted values are:

0  Software Lock not implemented or not memory-mapped access.
1  Software Lock implemented and memory-mapped access.

**Accessing the EDLSR:**

EDLSR can be accessed through a memory-mapped access to the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFB4</td>
</tr>
</tbody>
</table>
H9.2.32 EDPCSR, External Debug Program Counter Sample Register

The EDPCSR characteristics are:

**Purpose**

Holds a sampled instruction address value.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

EDPCSR is in the Core power domain. RW fields in this register reset to architecturally unknown values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

Implemented only if the OPTIONAL PC Sample-based Profiling Extension is implemented.

**Attributes**

EDPCSR is a 64-bit register.

**Field descriptions**

The EDPCSR bit assignments are:

- **Bits [63:32]**
  - PC Sample high word, EDPCSRhi. If EDVIDSR.HV == 0 then this field is RAZ, otherwise bits [63:32] of the sampled instruction address value.
  - This field resets to a value that is architecturally unknown.

- **Bits [31:0]**
  - PC Sample low word, EDPCSRlo. Bits [31:0] of the sampled instruction address value. Reading EDPCSRlo has the side-effect of updating EDCIDSR, EDVIDSR, and EDPCSRhi. However:
    - If the PE is in Debug state, or PC Sample-based profiling is prohibited, EDPCSRlo reads as 0xFFFFFFFF and EDCIDSR, EDVIDSR, and EDPCSRhi become unknown.
    - If the PE is in Reset state, the sampled value is unknown and EDCIDSR, EDVIDSR and EDPCSRhi become unknown.
    - If no instruction has been retired since the PE left Reset state, Debug state, or a state where Non-invasive debug is not permitted, the sampled value is unknown and EDCIDSR, EDVIDSR, and EDPCSRhi become unknown.
    - For a read of EDPCSRlo from the memory-mapped interface, if EDLSR.SLK == 1, meaning the Software Lock is locked, then the access has no side-effects. That is, EDCIDSR, EDVIDSR, and EDPCSRhi are unchanged.
  - This field resets to a value that is architecturally unknown.
Accessing the EDPCSR:

EDPCSR[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x0A0</td>
</tr>
</tbody>
</table>

EDPCSR[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x0AC</td>
</tr>
</tbody>
</table>
H9.2.33 EDPFR, External Debug Processor Feature Register

The EDPFR characteristics are:

**Purpose**

Provides information about implemented PE features.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* on page D7-1893.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

It is IMPLEMENTATION DEFINED whether EDPFR is implemented in the Core power domain or in the Debug power domain.

**Attributes**

EDPFR is a 64-bit register.

**Field descriptions**

The EDPFR bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:28]</th>
<th>63</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GIC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AdvSIMD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EL3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EL2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EL1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EL0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reserved, RES0.

**GIC, bits [27:24]**

System register GIC interface support. Defined values are:

0000 No System register interface to the GIC is supported.

0001 System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported.

All other values are reserved.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.GIC.

**AdvSIMD, bits [23:20]**

Advanced SIMD. Defined values are:

0000 Advanced SIMD is implemented.

1111 Advanced SIMD is not implemented.

All other values are reserved.

In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.AdvSIMD.
FP, bits [19:16]
Floating-point. Defined values are:
- 0000 Floating-point is implemented.
- 1111 Floating-point is not implemented.
All other values are reserved.
In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.FP.

EL3, bits [15:12]
AArch64 EL3 Exception level handling. Defined values are:
- 0000 EL3 is not implemented or cannot be executed in AArch64 state.
- 0001 EL3 can be executed in AArch64 state only.
- 0010 EL3 can be executed in either AArch64 or AArch32 state.
When the value of EDAA32PFR.EL3 is non-zero, this field must be 0000.
All other values are reserved.
In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.EL3.

EL2, bits [11:8]
AArch64 EL2 Exception level handling. Defined values are:
- 0000 EL2 is not implemented or cannot be executed in AArch64 state.
- 0001 EL2 can be executed in AArch64 state only.
- 0010 EL2 can be executed in either AArch64 or AArch32 state.
When the value of EDAA32PFR.EL2 is non-zero, this field must be 0000.
All other values are reserved.
In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.EL2.

EL1, bits [7:4]
AArch64 EL1 Exception level handling. Defined values are:
- 0000 EL1 can be executed in AArch32 state only.
- 0001 EL1 can be executed in AArch64 state only.
- 0010 EL1 can be executed in either AArch64 or AArch32 state.
All other values are reserved.
In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.EL1.

EL0, bits [3:0]
AArch64 EL0 Exception level handling. Defined values are:
- 0000 EL0 can be executed in AArch32 state only.
- 0001 EL0 can be executed in AArch64 state only.
- 0010 EL0 can be executed in either AArch64 or AArch32 state.
All other values are reserved.
In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of ID_AA64PFR0_EL1.EL0.
Accessing the EDPFR:

EDPFR[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x20</td>
</tr>
</tbody>
</table>

EDPFR[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x24</td>
</tr>
</tbody>
</table>
H9.2.34  EDPIDR0, External Debug Peripheral Identification Register 0

The EDPIDR0 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Configurations</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>EDPIDR0 is in the Debug power domain.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Implementation of this register is OPTIONAL.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>This register is required for CoreSight compliance.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Attributes**

EDPIDR0 is a 32-bit register.

**Field descriptions**

The EDPIDR0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>8:7</td>
<td>PART_0, bits [7:0]</td>
</tr>
<tr>
<td>0</td>
<td>Part number, least significant byte.</td>
</tr>
</tbody>
</table>

**Accessing the EDPIDR0:**

EDPIDR0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFE0</td>
</tr>
</tbody>
</table>
H9.2.35  EDPIDR1, External Debug Peripheral Identification Register 1

The EDPIDR1 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Peripheral identification scheme on page K2-5504.*

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDPIDR1 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

EDPIDR1 is a 32-bit register.

**Field descriptions**

The EDPIDR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>DES_0</td>
<td>PART_1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**DES_0, bits [7:4]**

Designer, least significant nibble of JEP106 ID code. For ARM Limited, this field is `0b1011`.

**PART_1, bits [3:0]**

Part number, most significant nibble.

**Accessing the EDPIDR1:**

EDPIDR1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFE4</td>
</tr>
</tbody>
</table>
H9.2.36  EDPIDR2, External Debug Peripheral Identification Register 2

The EDPIDR2 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDPIDR2 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

EDPIDR2 is a 32-bit register.

**Field descriptions**

The EDPIDR2 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:8]</th>
<th>31 8 7 4 3 2 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
</tr>
<tr>
<td>REVISION</td>
<td>7 4</td>
</tr>
<tr>
<td>DES_1</td>
<td>2 0</td>
</tr>
</tbody>
</table>

**JEDEC**

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFE8</td>
</tr>
</tbody>
</table>
H9.2.37   EDPIDR3, External Debug Peripheral Identification Register 3

The EDPIDR3 characteristics are:

**Purpose**

Provides information to identify an external debug component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Configurations</th>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDPIDR3 is in the Debug power domain.</td>
<td>REVAND</td>
<td>CMOD</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Implementation of this register is OPTIONAL.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>This register is required for CoreSight compliance.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Attributes**

EDPIDR3 is a 32-bit register.

**Field descriptions**

The EDPIDR3 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0.</td>
</tr>
<tr>
<td>8-7</td>
<td>REVAND, Part minor revision. Parts using EDPIDR2.REVISION as an extension to the Part number must use this field as a major revision number.</td>
</tr>
<tr>
<td>4-3</td>
<td>CMOD, Customer modified. Indicates someone other than the Designer has modified the component.</td>
</tr>
</tbody>
</table>

**Accessing the EDPIDR3:**

EDPIDR3 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFEC</td>
</tr>
</tbody>
</table>
H9.2.38  EDPIDR4, External Debug Peripheral Identification Register 4

The EDPIDR4 characteristics are:

**Purpose**

Provides information to identify an external debug component.
For more information see About the Peripheral identification scheme on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

EDPIDR4 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**

EDPIDR4 is a 32-bit register.

**Field descriptions**

The EDPIDR4 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td>SIZE</td>
<td>DES_2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**SIZE, bits [7:4]**

Size of the component. RAZ. \( \log_2 \) of the number of 4KB pages from the start of the component to the end of the component ID registers.

**DES_2, bits [3:0]**

Designer, JEP106 continuation code, least significant nibble. For ARM Limited, this field is 0b0100.

**Accessing the EDPIDR4:**

EDPIDR4 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0xFD0</td>
</tr>
</tbody>
</table>
H9.2.39  EDPRCR, External Debug Power/Reset Control Register

The EDPRCR characteristics are:

**Purpose**

Controls the PE functionality related to powerup, reset, and powerdown.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

On permitted accesses to the register, other access controls affect the behavior of some fields. See the field descriptions for more information.

**Configurations**

EDPRCR contains fields that are in the Core power domain and fields that are in the Debug power domain.

For RW fields see the field description for a description of the behavior of the field on a reset that applies to its power domain. However:

- Fields that are in the Core power domain are not affected by a warm reset and are not affected by an External debug reset.
- Fields that are in the Debug power domain reset to their defined reset values on an External debug reset, and are not affected by a Warm reset and are not affected by a Cold reset.

CORENPDRQ is the only field that is mapped between the EDPRCR and DBGPRCR and DBGPRCR_EL1.

**Attributes**

EDPRCR is a 32-bit register.

**Field descriptions**

The EDPRCR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td>CORENPDRQ</td>
<td>CWRR</td>
<td>RES0</td>
<td>COREPURQ</td>
</tr>
</tbody>
</table>

**Bits [31:4]**

Reserved, RES0.

**COREPURQ, bit [3]**

Core powerup request. Allows a debugger to request that the power controller power up the core, enabling access to the debug register in the Core power domain. The actions on writing to this bit are:

0  Do not request power up of the Core power domain.
1 Request power up of the Core power domain, and emulation of powerdown.

In an implementation that includes the recommended external debug interface, this bit drives the DBGPWRUPREQ signal.

Typically, this request is passed to an external power controller. This means that whether a request causes power up is dependent on the IMPLEMENTATION DEFINED nature of the system.

This field is in the Debug power domain and can be read and written when the Core power domain is powered off. On an External debug reset this field resets to 0.

The power controller must not allow the Core power domain to switch off while this bit is 1.

When this register has an architecturally-defined reset value, this field resets to 0.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

*Access permissions for the External debug interface registers on page H8-4976* describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

**Bit [2]**

Reserved, RES0.

**CWRR, bit [1]**

Warm reset request. Write only bit that reads as zero. The actions on writing to this bit are:

0 No action.

1 Request Warm reset.

The PE ignores writes to this bit if any of the following are true:

- ExternalInvasiveDebugEnabled() == FALSE, EL3 is not implemented, and the implemented Security state is Non-Secure state.
- ExternalSecureInvasiveDebugEnabled() == FALSE and one of the following is true:
  - EL3 is implemented.
  - The implemented Security state is Secure state.
- The Core power domain is either off or in a low-power state where the Core power domain registers cannot be accessed.
- DoubleLockStatus() == TRUE (OS Double Lock is set).
- OSLSR.OSLK == 1 (OS lock is locked).

In an implementation that includes the recommended external debug interface, this bit drives the DBGRSTREQ signal.

Whether a write to this bit initiates a Warm Reset, the extent of the reset is IMPLEMENTATION DEFINED, but must be one of:

- The request is ignored.
- Only this PE is Warm reset.
- This PE and other components of the system, possibly including other PEs, are Warm reset.

*Note*

Although the ARM architecture permits the first option from the above list, ARM recommends that either of the other options is implemented.

When this register has an architecturally-defined reset value, this field resets to 0.
This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>WI</td>
<td>WI</td>
<td>WI</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access permissions for the External debug interface registers on page H8-4976 describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

CORENPDRQ, bit [0]

Core no powerdown request. Requests emulation of powerdown. Possible values of this bit are:

0  If the system responds to a powerdown request, it powers down Core power domain.
1  If the system responds to a powerdown request, it does not powerdown the Core power domain, but instead emulates a powerdown of that domain.

This bit is UNKNOWN, and the PE ignores writes to this bit if any of the following are true:

- The Core power domain is either off or in a low-power state where the Core power domain registers cannot be accessed.
- DoubleLockStatus() == TRUE (OS Double Lock is set).
- OSLSR.OSLK == 1 (OS lock is locked).

Permitted accesses to this field map to the DBGPRCR.CORENPDRQ and DBGPRCR_EL1.CORENPDRQ fields.

This field is in the Core reset domain. See the descriptions of the DBGPRCR.CORENPDRQ and DBGPRCR_EL1.CORENPDRQ fields for information about the effect of a Cold reset on the value returned by a permitted read of this field.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>WI</td>
<td>WI</td>
<td>WI</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

Access permissions for the External debug interface registers on page H8-4976 describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

Accessing the EDPCCR:

EDPRCR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x310</td>
</tr>
</tbody>
</table>
**H9.2.40 EDPRSR, External Debug Processor Status Register**

The EDPRSR characteristics are:

**Purpose**

Holds information about the reset and powerdown state of the PE.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

On permitted accesses to the register, other access controls affect the behavior of some fields. See the field descriptions for more information.

If the Core power domain is powered up (EDPRSR.PU == 1), then following a read of EDPRSR:

- If DoubleLockStatus() == FALSE, then:
  - EDPRSR.{SDR, SPMAD, SDAD, SPD} are cleared to 0.
  - EDPRSR.SR is cleared to 0 if the non-debug logic of the PE is not in reset state (EDPRSR.R == 0).
- Otherwise it is CONSTRAINED UNPREDICTABLE whether or not this clearing occurs.

If the Core power domain is powered down (EDPRSR.PU == 0), then:

- EDPRSR.{SDR, SPMAD, SDAD, SR} are all UNKNOWN, and are either reset or restored on being powered up.
- EDPRSR.SPD is not cleared following a read of EDPRSR. See the SPD bit description for more information.

The clearing of bits is an indirect write to EDPRSR.

**Configurations**

EDPRSR contains fields that are in the Core power domain and fields that are in the Debug power domain.

Some of the fields in the Core power domain are in the Cold reset domain and others are in the Warm reset domain. See the field descriptions for more information. However:

- Fields that are in the Cold reset domain are not affected by a warm reset and are not affected by an External debug reset.
- Fields in the Warm reset domain are also reset by a Cold reset but are not affected by an External debug reset.
- Fields in the Debug power domain are not affected by a Warm reset and are not affected by a Cold reset.

**Attributes**

EDPRSR is a 32-bit register.

**Field descriptions**

The EDPRSR bit assignments are:
Bits [31:12]
Reserved, RES0.

SDR, bit [11]
Sticky debug restart. Set to 1 when the PE exits Debug state.
This bit is UNKNOWN on reads if any of the following are true:
- DoubleLockStatus() == TRUE (EDPRSR.DLK == 1). The OS double-lock is locked.
- EDPRSR.R == 1. The PE is in Reset state.
- EDPRSR.PU == 0. The Core power domain is powered down.
Otherwise permitted values are:
0 The PE has not restarted since EDPRSR was last read.
1 The PE has restarted since EDPRSR was last read.

Note
If a reset occurs when the PE is in Debug state, the PE exits Debug state. SDR is UNKNOWN on Warm reset, meaning a debugger must also use the SR bit to determine whether the PE has left Debug state.

If DoubleLockStatus() == FALSE then following a read of EDPRSR, this bit clears to 0. Otherwise it is CONSTRAINED UNPREDICTABLE whether or not this clearing occurs.
This field is in the Core power domain and the Warm reset domain. On a Warm or Cold reset it resets to an UNKNOWN value.
This field resets to a value that is architecturally UNKNOWN.
This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>UNK</td>
<td>RO</td>
<td>RC</td>
</tr>
</tbody>
</table>

Access permissions for the External debug interface registers on page H8-4976 describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

SPMAD, bit [10]
Sticky EPMAD error. Set to 1 if an external debug interface access to a Performance Monitors register returns an error because AllowExternalPMUAccess() == FALSE.
This bit is UNKNOWN on reads if any of the following are true:

- EDPRSR.{DLK, OSLK, R} is 1.
- EDPRSR.PU is 0.

Otherwise permitted values are:

0  No accesses to the external Performance Monitors registers have failed since EDPRSR was last read.
1  At least one access to the external Performance Monitors registers has failed since EDPRSR was last read.

If DoubleLockStatus() == FALSE then following a read of EDPRSR, this bit clears to 0. Otherwise it is CONSTRAINED UNPREDICTABLE whether or not this clearing occurs.

The write to SPMAD is an indirect write to EDPRSR that is a side effect of the access. The indirect write might not occur for a memory-mapped access to the external debug interface.

This field is in the Core power domain and the Cold reset domain. On a Cold reset it resets to 0.

When this register has an architecturally-defined reset value, this field resets to 0.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>UNK</td>
<td>UNK</td>
<td>RO</td>
<td>RC</td>
</tr>
</tbody>
</table>

EPMAD, bit [9]

External Performance Monitors access disable status.

This bit is UNKNOWN on reads if any of the following is true:

- EDPRSR.{DLK, OSLK, R} is 1.
- EDPRSR.PU is 0.

Otherwise permitted values are:

0  External Performance Monitors access enabled. AllowExternalPMUAccess() == TRUE.
1  External Performance Monitors access disabled. AllowExternalPMUAccess() == FALSE.

If external performance monitors access is not implemented, EPMAD is RAO.

This field is in the Core power domain.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>UNK</td>
<td>UNK</td>
<td>RAO</td>
<td>RO</td>
</tr>
</tbody>
</table>

SDAD, bit [8]

Sticky EDAD error. Set to 1 if an external debug interface access to a debug register returns an error because AllowExternalDebugAccess() == FALSE.
This bit is **UNKNOWN** on reads if any of the following are true:

- Either of EDPRSR.{DLK, R} is 1.
- EDPRSR.PU is 0.
- EDPRSR.OSLK is 1 and external debug writes to OSLAR_EL1 do not return an error when AllowExternalDebugAccess() == FALSE.

Otherwise permitted values are:

0  No accesses to the external debug registers have failed since EDPRSR was last read.
1  At least one access to the external debug registers has failed since EDPRSR was last read.

If DoubleLockStatus() == FALSE then following a read of EDPRSR, this bit clears to 0. Otherwise it is **CONSTRAINED UNPREDICTABLE** whether or not this clearing occurs.

The write to SDAD is an indirect write to EDPRSR that is a side effect of the access. The indirect write might not occur for a memory-mapped access to the external debug interface.

This field is in the Core power domain and the Cold reset domain. On a Cold reset it resets to 0.

When this register has an architecturally-defined reset value, this field resets to 0.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>UNK</td>
<td>See text</td>
<td>RO</td>
<td>RC</td>
</tr>
</tbody>
</table>

**EDAD, bit [7]**

External debug access disable status.

This bit is **UNKNOWN** on reads if any of the following are true:

- Either of EDPRSR.{DLK, R} is 1.
- EDPRSR.PU is 0.
- EDPRSR.OSLK is 1 and external debug writes to OSLAR_EL1 do not return an error when AllowExternalDebugAccess() == FALSE.

Otherwise permitted values are:

0  External debug access enabled. AllowExternalDebugAccess() == TRUE.
1  External debug access disabled. AllowExternalDebugAccess() == FALSE.

This field is in the Core power domain.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>UNK</td>
<td>See text</td>
<td>RAO</td>
<td>RAZ</td>
</tr>
</tbody>
</table>

**DLK, bit [6]**

OS Double Lock status bit. Returns the result of the pseudocode function DoubleLockStatus().

This bit is **UNKNOWN** on reads if EDPRSR.PU is 0.
Otherwise reads as zero if any of the following are true, that is when DoubleLockStatus() == FALSE:

- OSDLR_EL1.DLK == 0.
- DBGPRCR_EL1.CORENPDRQ == 1.
- The PE is in Debug state.

If the Core power domain is powered up and DoubleLockStatus() == TRUE, it is IMPLEMENTATION DEFINED whether:

- EDPRSR.PU reads as 1, EDPRSR.DLK reads as 1, and EDPRSR.SPD is UNKNOWN.
- EDPRSR.PU reads as 0, EDPRSR.DLK is UNKNOWN, and EDPRSR.SPD reads as 0.

If the Core power domain is powered up and entered reset state with the OS double-lock locked, this bit has a CONSTRAINED UNPREDICTABLE value, for more information see EDPRSR.{DLK, R} and reset state on page H6-4948.

EDPRSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see EDPRSR.{DLK, SPD, PU} and the Core power domain on page H6-4947.

This field is in the Core power domain.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>See text</td>
<td>RAZ</td>
</tr>
</tbody>
</table>

---

Access permissions for the External debug interface registers on page H8-4976 describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

### OSLK, bit [5]

OS lock status bit.

This bit is UNKNOWN on reads if either:

- EDPRSR.{DLK, R} is 1.
- EDPRSR.PU is 0.

A read of this bit returns the value of OLSR_EL1.OSLK.

This field is in the Core power domain.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNK</td>
<td>UNK</td>
<td>RAO</td>
<td>RAZ</td>
</tr>
</tbody>
</table>

---

Access permissions for the External debug interface registers on page H8-4976 describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

### HALTED, bit [4]

Halted status bit.

This bit is UNKNOWN on reads if EDPRSR.PU is 0.

Otherwise permitted values are:

- 0: PE is in Non-debug state.
- 1: PE is in Debug state.
Because the OS Double Lock is never set when the PE is in Debug state, this bit is always RAZ when EDPRSR.DLK is set to 1.

This field is in the Core power domain.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th>Access permissions for the External debug interface registers on page H8-4976 describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SR, bit [3]</strong></td>
</tr>
<tr>
<td>Sticky core reset status bit.</td>
</tr>
<tr>
<td>This bit is UNKNOWN on reads if either:</td>
</tr>
<tr>
<td>• EDPRSR.DLK is 1.</td>
</tr>
<tr>
<td>• EDPRSR.PU is 0.</td>
</tr>
<tr>
<td>Otherwise permitted values are:</td>
</tr>
<tr>
<td>0 The non-debug logic of the PE is not in reset state and has not been reset since the last time EDPRSR was read.</td>
</tr>
<tr>
<td>1 The non-debug logic of the PE is in reset state or has been reset since the last time EDPRSR was read.</td>
</tr>
<tr>
<td>If DoubleLockStatus() = FALSE then following a read of EDPRSR, this bit clears to 0 if the non-debug logic of the PE is not in reset state. Otherwise it is CONSTRAINED UNPREDICTABLE whether or not this clearing occurs.</td>
</tr>
<tr>
<td>This field is in the Core power domain and the Warm reset domain. On a Warm or Cold reset it resets to 1.</td>
</tr>
<tr>
<td>When this register has an architecturally-defined reset value, this field resets to 1.</td>
</tr>
<tr>
<td>This table summarizes the effect of the register access controls on the behavior of this field:</td>
</tr>
<tr>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td><strong>R, bit [2]</strong></td>
</tr>
<tr>
<td>PE reset status bit.</td>
</tr>
<tr>
<td>This bit is UNKNOWN on reads if either:</td>
</tr>
<tr>
<td>• EDPRSR.DLK is 1.</td>
</tr>
<tr>
<td>• EDPRSR.PU is 0.</td>
</tr>
<tr>
<td>Otherwise permitted values are:</td>
</tr>
<tr>
<td>0 The non-debug logic of the PE is not in reset state.</td>
</tr>
<tr>
<td>1 The non-debug logic of the PE is in reset state.</td>
</tr>
<tr>
<td>If the Core power domain is powered up and entered reset state with the OS double-lock locked this bit has a CONSTRAINED UNPREDICTABLE value, for more information see EDPRSR.{DLK, R} and reset state on page H6-4948</td>
</tr>
</tbody>
</table>
This field is in the Core power domain.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th></th>
<th>Off</th>
<th>DLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>PU</td>
<td>UNK</td>
<td>UNK</td>
<td>RO</td>
</tr>
</tbody>
</table>

*Access permissions for the External debug interface registers on page H8-4976* describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

**SPD, bit [1]**

Sticky core powerdown status bit.

This bit is UNKNOWN on reads if both EDPRSR.DLK and EDPRSR.PU are 1.

Otherwise, permitted values are:

0  
- If EDPRSR.PU is 0, it is not known whether the state of the debug registers in the Core power domain is lost.
- If EDPRSR.PU is 1, the state of the debug registers in the Core power domain has not been lost.

1  
- The state of the debug registers in the Core power domain has been lost.

If DoubleLockStatus() == FALSE and the PE is not in the powerdown state, then following a read of EDPRSR, this bit clears to 0.

If DoubleLockStatus() == TRUE and the PE is not in the powerdown state, it is CONSTRAINED UNPREDICTABLE whether or not this clearing occurs.

When the value of EDPRSR.PU is 0 indicating that the Core power domain is in either retention or powerdown state, EDPRSR.SPD is not cleared following a read of EDPRSR, for the IMPLEMENTATION DEFINED behavior see *EDPRSR.SPD when the Core domain is in either retention or powerdown state on page H6-4947.*

EDPRSR. {DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see *EDPRSR. {DLK, SPD, PU} and the Core power domain on page H6-4947.*

This field is in the Core power domain and the Cold reset domain. On a Cold reset it resets to 1.

When this register has an architecturally-defined reset value, this field resets to 1.

This table summarizes the effect of the register access controls on the behavior of this field:

<table>
<thead>
<tr>
<th></th>
<th>Off</th>
<th>DLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>PU</td>
<td>RO</td>
<td>UNK</td>
<td>RO</td>
<td>RC</td>
</tr>
</tbody>
</table>

*Access permissions for the External debug interface registers on page H8-4976* describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right.

**PU, bit [0]**

Core powerup status bit. Indicates whether the Core power domain debug registers can be accessed.

The value of EDPRSR.PU is IMPLEMENTATION DEFINED when the Core power domain is powered-up and OS double-lock is locked. See the description of DLK for more information.

Otherwise, permitted values are:

0  
- Core is in a low-power or powerdown state where the debug registers cannot be accessed.

1  
- Core is in a powerup state where the debug registers can be accessed.
If the Core power domain is powered up and entered reset state with the OS double-lock locked this bit has a **CONSTRAINED UNPREDICTABLE** value, for more information see *EDPRSR.\{DLK, R\} and reset state on page H6-4948*

*EDPRSR.\{DLK, SPD, PU\}* describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see *EDPRSR.\{DLK, SPD, PU\} and the Core power domain on page H6-4947*

This table summarizes the effect of the register access controls on the behavior of this field:

| Access permissions for the External debug interface registers on page H8-4976 | describes the conditions shown in this table. These conditions are prioritized, with the leftmost condition having the highest priority and priority decreasing from left to right. |
| --- |

### Accessing the EDPRSR:

EDPRSR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x314</td>
</tr>
</tbody>
</table>
H9.2.41 EDRCR, External Debug Reserve Control Register

The EDRCR characteristics are:

**Purpose**

This register is used to allow imprecise entry to Debug state and clear sticky bits in EDSCR.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>WI</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Configurations**

EDRCR is in the Core power domain.

**Attributes**

EDRCR is a 32-bit register.

**Field descriptions**

The EDRCR bit assignments are:

```
31 5 4 3 2 1 0

RES0
```

**Bits [31:5]**

Reserved, RES0.

**CBRRQ, bit [4]**

Allow imprecise entry to Debug state. The actions on writing to this bit are:

- **0** No action.
- **1** Allow imprecise entry to Debug state, for example by canceling pending bus accesses.

Setting this bit to 1 allows a debugger to request imprecise entry to Debug state. An External Debug Request debug event must be pending before the debugger sets this bit to 1.

This feature is optional. If this feature is not implemented, writes to this bit are ignored.

**CSPA, bit [3]**

Clear Sticky Pipeline Advance. This bit is used to clear the EDSCR.PipeAdv bit to 0. The actions on writing to this bit are:

- **0** No action.
- **1** Clear the EDSCR.PipeAdv bit to 0.
CSE, bit [2]

Clear Sticky Error. Used to clear the EDSCR cumulative error bits to 0. The actions on writing to this bit are:

0  No action.
1  Clear the EDSCR.{TXU, RXO, ERR} bits, and, if the PE is in Debug state, the EDSCR.ITO bit, to 0.

Bits [1:0]

Reserved, RES0.

Accessing the EDRCR:

EDRCR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x090</td>
</tr>
</tbody>
</table>
H9.2.42   EDSCR, External Debug Status and Control Register

The EDSCR characteristics are:

Purpose

Main control register for the debug implementation.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

Configurations

EDSCR is in the Core power domain. Some or all RW fields of this register have defined reset values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

Attributes

EDSCR is a 32-bit register.

Field descriptions

The EDSCR bit assignments are:

Bit [31]

Reserved, RES0.

RXfull, bit [30]

DTRRX full. This bit is RO.

When this register has an architecturally-defined reset value, this field resets to 0.

TXfull, bit [29]

DTRTX full. This bit is RO.
When this register has an architecturally-defined reset value, this field resets to 0.

**ITO, bit [28]**

ITR overrun. This bit is RO.
If the PE is in Non-debug state, this bit is unknown. ITO is set to 0 on entry to Debug state.

**RXO, bit [27]**

DTRRX overrun. This bit is RO.
When this register has an architecturally-defined reset value, this field resets to 0.

**TXU, bit [26]**

DTRTX underrun. This bit is RO.
When this register has an architecturally-defined reset value, this field resets to 0.

**PipeAdv, bit [25]**

Pipeline advance. This bit is RO. Set to 1 every time the PE pipeline retires one or more instructions.
Cleared to 0 by a write to EDRCR.CSPA.
The architecture does not define precisely when this bit is set to 1. It requires only that this happen periodically in Non-debug state to indicate that software execution is progressing.

**ITE, bit [24]**

ITR empty. This bit is RO.
If the PE is in Non-debug state, this bit is unknown. It is always valid in Debug state.

**INTdis, bits [23:22]**

Interrupt disable. Disables taking interrupts (including virtual interrupts and System Error interrupts) in Non-debug state.
If ExternalInvasiveDebugEnabled() = FALSE, the value of this field is ignored.
If ExternalInvasiveDebugEnabled() = TRUE, the possible values of this field are:
- 00: Do not disable interrupts.
- 01: Disable interrupts taken to Non-secure EL1.
- 10: Disable interrupts taken only to Non-secure EL1 and Non-secure EL2. If external secure invasive debug is enabled, also disable interrupts taken to Secure EL1.
- 11: Disable interrupts taken only to Non-secure EL1 and Non-secure EL2. If external secure invasive debug is enabled, also disable all other interrupts.
The value of INTdis does not affect whether an interrupt is a WFI wake-up event, but can mask an interrupt as a WFE wake-up event.
If EL3 and EL2 are not implemented, the values 0b01 and 0b10 are reserved. If programmed with a reserved value the PE behaves as if INTdis has been programmed with a defined value, other than for a direct read of EDSCR, and the value returned by a read of EDSCR.INTdis is unknown.
When this register has an architecturally-defined reset value, this field resets to 0.

**TDA, bit [21]**

Traps accesses to the following Debug System registers:
- AArch64: DBGBCR<n>_EL1, DBGBVR<n>_EL1, DBGWCR<n>_EL1, DBGWVR<n>_EL1.
- AArch32: DBGBCR<n>, DBGBVR<n>, DBGBXVR<n>, DBGWCR<n>, DBGWVR<n>.
The possible values of this field are:
- 0: Accesses to Debug System registers do not generate a Software Access debug event.
- 1: Accesses to Debug System registers generate a Software Access debug event, if OSLSR.OSLK is 0 and if halting is allowed.
When this register has an architecturally-defined reset value, this field resets to 0.
MA, bit [20]
Memory access mode. Controls use of memory-access mode for accessing ITR and the DCC. This bit is ignored if in Non-debug state and set to zero on entry to Debug state.
Possible values of this field are:
0 Normal access mode.
1 Memory access mode.
When this register has an architecturally-defined reset value, this field resets to 0.

Bit [19]
Reserved, RES0.

NS, bit [18]
Non-secure status. Read-only. When in Debug state, gives the current Security state:
0 Secure state, IsSecure() == TRUE.
1 Non-secure state, IsSecure() == FALSE.
In Non-debug state, this bit is UNKNOWN.

Bit [17]
Reserved, RES0.

SDD, bit [16]
Secure debug disabled. This bit is RO.
On entry to Debug state:
• If entering in Secure state, SDD is set to 0.
• If entering in Non-secure state, SDD is set to the inverse of ExternalSecureInvasiveDebugEnabled().
In Debug state, the value of the SDD bit does not change, even if ExternalSecureInvasiveDebugEnabled() changes.
In Non-debug state:
• SDD returns the inverse of ExternalSecureInvasiveDebugEnabled(). If the authentication signals that control ExternalSecureInvasiveDebugEnabled() change, a context synchronization event is required to guarantee their effect.
• This bit is unaffected by the Security state of the PE.
If EL3 is not implemented and the implementation is Non-secure, this bit is RES1.

Bit [15]
Reserved, RES0.

HDE, bit [14]
Halting debug enable. The possible values of this field are:
0 Halting disabled for Breakpoint, Watchpoint and Halt Instruction debug events.
1 Halting enabled for Breakpoint, Watchpoint and Halt Instruction debug events.
When this register has an architecturally-defined reset value, this field resets to 0.
### RW, bits [13:10]

Exception level Execution state status. Read-only. In Debug state, each bit gives the current Execution state of each EL:

<table>
<thead>
<tr>
<th>RW</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>All Exception levels are using AArch64.</td>
</tr>
<tr>
<td>1110</td>
<td>EL0 is using AArch32. All other Exception levels are using AArch64.</td>
</tr>
<tr>
<td>110x</td>
<td>EL0 and EL1 are using AArch32. All other Exception levels are using AArch64. Never seen if EL2 is not implemented in the current Security state.</td>
</tr>
<tr>
<td>10xx</td>
<td>EL0, EL1, and, if implemented in the current Security state, EL2 are using AArch32. All other Exception levels are using AArch64.</td>
</tr>
<tr>
<td>0xxx</td>
<td>All Exception levels are using AArch32.</td>
</tr>
</tbody>
</table>

However:
- The value of 1110 is only permitted at EL0.
- The values 110x are not permitted if either:
  - EL2 is not implemented.
  - EL3 is implemented and SCR_EL3.NS/SCR.NS == 0.
- The values 10xx are not permitted if EL3 is not implemented.

In Non-debug state, this field is RAO.

### EL, bits [9:8]

Exception level. Read-only. In Debug state, this gives the current EL of the PE.

In Non-debug state, this field is RAZ.

### A, bit [7]

System Error interrupt pending. Read-only. In Debug state, indicates whether a SError interrupt is pending:
- If HCR_EL2.{AMO, TGE} = {1, 0} and in Non-secure EL0 or EL1, a virtual SError interrupt.
- Otherwise, a physical SError interrupt.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No SError interrupt pending.</td>
</tr>
<tr>
<td>1</td>
<td>SError interrupt pending.</td>
</tr>
</tbody>
</table>

A debugger can read EDSCR to check whether an SError interrupt is pending without having to execute further instructions. A pending SError might indicate data from target memory is corrupted. UNKNOWN in Non-debug state.

### ERR, bit [6]

Cumulative error flag. This field is RO. It is set to 1 following exceptions in Debug state and on any signaled overrun or underrun on the DTR or EDITR.

When this register has an architecturally-defined reset value, this field resets to 0.

### STATUS, bits [5:0]

Debug status flags. This field is RO.

The possible values of this field are:
- 000010 PE is in Non-debug state.
- 000001 PE is restarting, exiting Debug state.
000111  Breakpoint.
010011  External debug request.
011011  Halting step, normal.
011111  Halting step, exclusive.
100011  OS Unlock Catch.
100111  Reset Catch.
101011  Watchpoint.
101111  HLT instruction.
110011  Software access to debug register.
110111  Exception Catch.
111011  Halting step, no syndrome.

All other values of STATUS are reserved.

**Accessing the EDSCR:**

EDSCR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x088</td>
</tr>
</tbody>
</table>
H9.2.43  EDVIDSR, External Debug Virtual Context Sample Register

The EDVIDSR characteristics are:

Purpose
Contains sampled values captured on reading EDPCSR.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations
EDVIDSR is in the Core power domain.
Fields in this register reset to architecturally UNKNOWN values.
Required only if the OPTIONAL PC Sample-based Profiling Extension is implemented.

Attributes
EDVIDSR is a 32-bit register.

Field descriptions
The EDVIDSR bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27 8 7 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>NS</td>
</tr>
</tbody>
</table>

NS, bit [31]
Non-secure state sample. Indicates the Security state associated with the most recent EDPCSR sample.
If EL3 is not implemented, this bit has a fixed read-only value.
This field resets to a value that is architecturally UNKNOWN.

E2, bit [30]
Exception level 2 status sample. Indicates whether the most recent EDPCSR sample was associated with EL2. If EDVIDSR.NS == 0, this bit is 0.
If EL2 is not implemented, this bit is RES0.
This field resets to a value that is architecturally UNKNOWN.

E3, bit [29]
Exception level 3 status sample. Indicates whether the most recent EDPCSR sample was associated with AArch64 EL3. If EDVIDSR.NS == 1 or the PE was in AArch32 state when EDPCSR was read, this bit is 0.
If EL3 is not implemented, this bit is RES0.
This field resets to a value that is architecturally UNKNOWN.
HV, bit [28]

EDPCSR high half valid. Indicates whether bits [63:32] of the most recent EDPCSR sample are valid. If EDVIDSR.HV == 0, the value of EDPCSR[63:32] is RAZ.

This field resets to a value that is architecturally UNKNOWN.

Bits [27:8]

Reserved, RES0.

VMID, bits [7:0]

VMID sample. The value of VTTBR_EL2.VMID associated with the most recent EDPCSR sample.
If EDVIDSR.NS == 0 or EDVIDSR.E2 == 1, this field is RAZ.
If EL2 is not implemented, this field is RES0.
This field resets to a value that is architecturally UNKNOWN.

**Accessing the EDVIDSR:**

EDVIDSR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x0A8</td>
</tr>
</tbody>
</table>
H9.2.44  EDWAR, External Debug Watchpoint Address Register

The EDWAR characteristics are:

**Purpose**

Returns the virtual data address being accessed when a Watchpoint Debug Event was triggered.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

EDWAR is in the Core power domain. RW fields in this register reset to architecturally **UNKNOWN** values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.

**Attributes**

EDWAR is a 64-bit register.

**Field descriptions**

The EDWAR bit assignments are:

```
   63          0
        ||
Watchpoint address
        ||
```

**Bits [63:0]**

Watchpoint address. The data virtual address being accessed when a Watchpoint Debug Event was triggered and caused entry to Debug state. This address must be within a naturally-aligned block of memory of power-of-two size no larger than the DC ZVA block size.

The value of this register is **UNKNOWN** if the PE is in Non-debug state, or if Debug state was entered other than for a Watchpoint debug event.

The value of EDWAR[63:32] is **UNKNOWN** if Debug state was entered for a Watchpoint debug event taken from AArch32 state.

The EDWAR is subject to the same alignment rules as the reporting of a watchpointed address in the FAR. See *Determining the memory location that caused a Watchpoint exception* on page D2-1665.

This field resets to a value that is architecturally **UNKNOWN**.

**Accessing the EDWAR:**

EDWAR[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x030</td>
</tr>
</tbody>
</table>
EDWAR[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x034</td>
</tr>
</tbody>
</table>
H9.2.45 MIDR_EL1, Main ID Register

The MIDR_EL1 characteristics are:

**Purpose**

Provides identification information for the PE, including an implementer code for the device and a device ID number.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

External register MIDR_EL1 is architecturally mapped to AArch64 System register MIDR_EL1.

External register MIDR_EL1 is architecturally mapped to AArch32 System register MIDR.

It is IMPLEMENTATION DEFINED whether MIDR_EL1 is implemented in the Core power domain or in the Debug power domain.

**Attributes**

MIDR_EL1 is a 32-bit register.

**Field descriptions**

The MIDR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>24 23</th>
<th>20 19</th>
<th>16 15</th>
<th>4 3 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>Variant</td>
<td>PartNum</td>
<td>Revision</td>
<td></td>
</tr>
</tbody>
</table>

**Implementer, bits [31:24]**

The Implementer code. This field must hold an implementer code that has been assigned by ARM. Assigned codes include the following:

<table>
<thead>
<tr>
<th>Hex representation</th>
<th>ASCII representation</th>
<th>Implementer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x41</td>
<td>A</td>
<td>ARM Limited</td>
</tr>
<tr>
<td>0x42</td>
<td>B</td>
<td>Broadcom Corporation</td>
</tr>
<tr>
<td>0x43</td>
<td>C</td>
<td>Cavium Inc.</td>
</tr>
<tr>
<td>0x44</td>
<td>D</td>
<td>Digital Equipment Corporation</td>
</tr>
<tr>
<td>0x49</td>
<td>I</td>
<td>Infineon Technologies AG</td>
</tr>
<tr>
<td>0x4D</td>
<td>M</td>
<td>Motorola or Freescale Semiconductor Inc.</td>
</tr>
<tr>
<td>0x4E</td>
<td>N</td>
<td>NVIDIA Corporation</td>
</tr>
<tr>
<td>0x50</td>
<td>P</td>
<td>Applied Micro Circuits Corporation</td>
</tr>
</tbody>
</table>
ARM can assign codes that are not published in this manual. All values not assigned by ARM are reserved and must not be used.

Variant, bits [23:20]

An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.

Architecture, bits [19:16]

The permitted values of this field are:

<table>
<thead>
<tr>
<th>Hex representation</th>
<th>ASCII representation</th>
<th>Implementer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x51</td>
<td>Q</td>
<td>Qualcomm Inc.</td>
</tr>
<tr>
<td>0x56</td>
<td>V</td>
<td>Marvell International Ltd.</td>
</tr>
<tr>
<td>0x69</td>
<td>i</td>
<td>Intel Corporation</td>
</tr>
</tbody>
</table>

All other values are reserved.

PartNum, bits [15:4]

An IMPLEMENTATION DEFINED primary part number for the device.

On processors implemented by ARM, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.

Revision, bits [3:0]

An IMPLEMENTATION DEFINED revision number for the device.

Accessing the MIDR_EL1:

MIDR_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x000</td>
</tr>
</tbody>
</table>
H9.2.46 OSLAR_EL1, OS Lock Access Register

The OSLAR_EL1 characteristics are:

**Purpose**

Used to lock or unlock the OS lock.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>EDAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>IMP DEF</td>
<td>WI</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Configurations**

External register OSLAR_EL1 is architecturally mapped to AArch64 System register OSLAR_EL1.

External register OSLAR_EL1 is architecturally mapped to AArch32 System register DBGOSLAR.

OSLAR_EL1 is in the Core power domain.

**Attributes**

OSLAR_EL1 is a 32-bit register.

**Field descriptions**

The OSLAR_EL1 bit assignments are:

```
  31       1  0
    RES0    OSLK
```

**Bits [31:1]**

Reserved, RES0.

**OSLK, bit [0]**

On writes to OSLAR_EL1, bit[0] is copied to the OS lock.

Use EDPRSR.OSLK to check the current status of the lock.

**Accessing the OSLAR_EL1:**

OSLAR_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug</td>
<td>0x300</td>
</tr>
</tbody>
</table>
H9.3 Cross-Trigger Interface registers

This section lists the Cross-Trigger Interface registers.
H9.3.1 ASICCTL, CTI External Multiplexer Control register

The ASICCTL characteristics are:

**Purpose**

Can be used to provide IMPLEMENTATION DEFINED controls for the CTI. For example, the register might be used to control multiplexors for additional IMPLEMENTATION DEFINED triggers. The IMPLEMENTATION DEFINED controls provided by this register might modify the architecturally defined behavior of the CTI.

--- Note ---

The architecturally-defined triggers must not be multiplexed.

---

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x144</td>
</tr>
</tbody>
</table>

**Configurations**

It is IMPLEMENTATION DEFINED whether ASICCTL is implemented in the Core power domain or in the Debug power domain.

If it is implemented in the Core power domain then it is IMPLEMENTATION DEFINED whether it is in the Cold reset domain or the Warm reset domain.

This register must reset to a value that supports the architecturally-defined behavior of the CTI. Changing the value of the register from its reset value causes IMPLEMENTATION DEFINED behavior that might differ from the architecturally-defined behavior of the CTI.

Other than the requirements listed in this register description, all aspects of the reset behavior of the ASICCTL are IMPLEMENTATION DEFINED.

**Attributes**

ASICCTL is a 32-bit register.

**Field descriptions**

The ASICCTL bit assignments are:

<table>
<thead>
<tr>
<th>Field Description</th>
<th>Bit Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION DEFINED</td>
<td>[31:0]</td>
</tr>
</tbody>
</table>

**Accessing the ASICCTL:**

ASICCTL can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x144</td>
</tr>
</tbody>
</table>
H9.3.2 CTIAPPCLEAR, CTI Application Trigger Clear register

The CTIAPPCLEAR characteristics are:

**Purpose**

Clears bits of the Application Trigger register.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIAPPCLEAR is in the Debug power domain.

**Attributes**

CTIAPPCLEAR is a 32-bit register.

**Field descriptions**

The CTIAPPCLEAR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
</table>
| ```
  | APPCLEAR<x>, bit [x] |
``` |

**APPCLEAR<x>, bit [x], for x = 0 to 31**

Application trigger <x> disable.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Writing to this bit has the following effect:

<table>
<thead>
<tr>
<th>0</th>
<th>No effect.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Clear corresponding bit in CTIAPPTRIG to 0 and clear the corresponding channel event.</td>
</tr>
</tbody>
</table>

If the ECT does not support multicycle channel events, use of CTIAPPCLEAR is deprecated and the debugger must only use CTIAPPPULSE.

**Accessing the CTIAPPCLEAR:**

CTIAPPCLEAR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x018</td>
</tr>
</tbody>
</table>
H9.3.3  CTIAPPPULSE, CTI Application Pulse register

The CTIAPPPULSE characteristics are:

**Purpose**

Causes event pulses to be generated on ECT channels.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>WO</td>
</tr>
</tbody>
</table>

It is **CONSTRAINED UNPREDICTABLE** whether a write to CTIAPPPULSE generates an event on a channel if CTICONTROL.GLBEN is 0.

**Configurations**

CTIAPPPULSE is in the Debug power domain.

**Attributes**

CTIAPPPULSE is a 32-bit register.

**Field descriptions**

The CTIAPPPULSE bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>APPPULSE&lt;(x)&gt;</td>
<td>bit [(x)]</td>
</tr>
</tbody>
</table>

**APPPULSE<\(x\)> | bit [\(x\)], for \(x = 0 \text{ to } 31\)**

Generate event pulse on ECT channel \(<x>\).

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Writing to this bit has the following effect:

- **0**  No effect.
- **1**  Channel <\(x\)> event pulse generated.

**Note**

- The CTIAPPPULSE operation does not affect the state of the Application Trigger register, CTIAPPTRIG. If the channel is active, either because of an earlier event or from the application trigger, then the value written to CTIAPPPULSE might have no effect.
- Multiple pulse events that occur close together might be merged into a single pulse event.

**Accessing the CTIAPPPULSE:**

CTIAPPPULSE can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x10C</td>
</tr>
</tbody>
</table>
H9.3.4 CTIAPPSET, CTI Application Trigger Set register

The CTIAPPSET characteristics are:

**Purpose**
Sets bits of the Application Trigger register.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**
CTIAPPSET is in the Debug power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

**Attributes**
CTIAPPSET is a 32-bit register.

**Field descriptions**
The CTIAPPSET bit assignments are:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>APPSET&lt;31&gt;, bit [x]</td>
</tr>
</tbody>
</table>

**APPSET<31>, bit [x], for x = 0 to 31**
Application trigger <x> enable.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reading this means the application trigger is inactive. Writing this has no effect.</td>
</tr>
<tr>
<td>1</td>
<td>Reading this means the application trigger is active. Writing this sets the corresponding bit in CTIAPPTRIG to 1 and generates a channel event.</td>
</tr>
</tbody>
</table>

If the ECT does not support multicycle channel events, use of CTIAPPSET is deprecated and the debugger must only use CTIAPPULSE.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the CTIAPPSET:**
CTIAPPSET can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x14</td>
</tr>
</tbody>
</table>
H9.3.5 CTIAUTHSTATUS, CTI Authentication Status register

The CTIAUTHSTATUS characteristics are:

**Purpose**

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for CTI.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIAUTHSTATUS is in the Debug power domain.

This register is OPTIONAL, and is required for CoreSight compliance.

**Attributes**

CTIAUTHSTATUS is a 32-bit register.

**Field descriptions**

The CTIAUTHSTATUS bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NSID</td>
<td>NSNID</td>
<td></td>
</tr>
<tr>
<td>RES0</td>
<td>RAZ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**Bits [7:4]**

Reserved, RAZ.

**NSNID, bits [3:2]**

If EL3 is not implemented and the implemented Security state is Secure state, holds the same value as DBGAUTHSTATUS_EL1.SNID.

Otherwise, holds the same value as DBGAUTHSTATUS_EL1.NSNID.

**NSID, bits [1:0]**

If EL3 is not implemented and the implemented Security state is Secure state, holds the same value as DBGAUTHSTATUS_EL1.SID.

Otherwise, holds the same value as DBGAUTHSTATUS_EL1.NSID.
Accessing the CTIAUTHSTATUS:

CTIAUTHSTATUS can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xF88</td>
</tr>
</tbody>
</table>
H9.3.6 CTICHINSTATUS, CTI Channel In Status register

The CTICHINSTATUS characteristics are:

**Purpose**

Provides the raw status of the ECT channel inputs to the CTI.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTICHINSTATUS is in the Debug power domain.

**Attributes**

CTICHINSTATUS is a 32-bit register.

**Field descriptions**

The CTICHINSTATUS bit assignments are:

<table>
<thead>
<tr>
<th>Bit Assignment</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 0</td>
<td>CHIN&lt;(n), bit ([n])</td>
</tr>
</tbody>
</table>

**CHIN<\(n\), bit \([n]\), for \(n = 0\) to \(31\)**

Input channel \(<n>\) status.

Bits [31:N] are RAZ. \(N\) is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

- 0: Input channel \(<n>\) is inactive.
- 1: Input channel \(<n>\) is active.

If the ECT channels do not support multicycle events then it is IMPLEMENTATION DEFINED whether an input channel can be observed as active.

**Accessing the CTICHINSTATUS:**

CTICHINSTATUS can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x138</td>
</tr>
</tbody>
</table>
H9.3.7 CTICHOUTSTATUS, CTI Channel Out Status register

The CTICHOUTSTATUS characteristics are:

**Purpose**

Provides the status of the ECT channel outputs from the CTI.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTICHOUTSTATUS is in the Debug power domain.

**Attributes**

CTICHOUTSTATUS is a 32-bit register.

**Field descriptions**

The CTICHOUTSTATUS bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHOUT&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

**CHOUT<n>, bit [n], for n = 0 to 31**

Output channel <n> status.

Bits [31:N] are RAZ. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Output channel &lt;n&gt; is inactive.</td>
</tr>
<tr>
<td>1</td>
<td>Output channel &lt;n&gt; is active.</td>
</tr>
</tbody>
</table>

If the ECT channels do not support multicyle events then it is IMPLEMENTATION DEFINED whether an input channel can be observed as active.

---

**Note**

The value in CTICHOUTSTATUS is after gating by the channel gate. For more information, see CTIGATE.

---

**Accessing the CTICHOUTSTATUS:**

CTICHOUTSTATUS can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x13C</td>
</tr>
</tbody>
</table>
H9.3.8 CTICIDR0, CTI Component Identification Register 0

The CTICIDR0 characteristics are:

**Purpose**

Provides information to identify a CTI component.
For more information see *About the Component Identification scheme on page K2-5507*.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTICIDR0 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**

CTICIDR0 is a 32-bit register.

**Field descriptions**

The CTICIDR0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>8-0</td>
<td>PRMBL_0</td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**PRMBL_0, bits [7:0]**

Preamble. Must read as 0x0D.

**Accessing the CTICIDR0:**

CTICIDR0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFF0</td>
</tr>
</tbody>
</table>
H9.3.9 CTICIDR1, CTI Component Identification Register 1

The CTICIDR1 characteristics are:

**Purpose**

Provides information to identify a CTI component.
For more information see *About the Component Identification scheme on page K2-5507*.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTICIDR1 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**

CTICIDR1 is a 32-bit register.

**Field descriptions**

The CTICIDR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CLASS</td>
<td>PRMBL_1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**CLASS, bits [7:4]**

Component class. Reads as 0x9, debug component.

**PRMBL_1, bits [3:0]**

Preamble. RAZ.

**Accessing the CTICIDR1:**

CTICIDR1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFFFF</td>
</tr>
</tbody>
</table>

H9.3.10 CTICIDR2, CTI Component Identification Register 2

The CTICIDR2 characteristics are:

**Purpose**
Provides information to identify a CTI component.
For more information see *About the Component Identification scheme on page K2-5507*.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
CTICIDR2 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**
CTICIDR2 is a 32-bit register.

**Field descriptions**
The CTICIDR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**
Reserved, RES0.

**PRMBL_2, bits [7:0]**
Preamble. Must read as 0x05.

**Accessing the CTICIDR2:**
CTICIDR2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFF8</td>
</tr>
</tbody>
</table>
H9.3.11 CTICIDR3, CTI Component Identification Register 3

The CTICIDR3 characteristics are:

**Purpose**
Provides information to identify a CTI component.
For more information see *About the Component Identification scheme* on page K2-5507.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
CTICIDR3 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**
CTICIDR3 is a 32-bit register.

**Field descriptions**
The CTICIDR3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**
Reserved, RES0.

**PRMBL_3, bits [7:0]**
Preamble. Must read as 0xB1.

**Accessing the CTICIDR3:**
CTICIDR3 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFFF</td>
</tr>
</tbody>
</table>
H9.3.12 CTICLAIMCLR, CTI Claim Tag Clear register

The CTICLAIMCLR characteristics are:

**Purpose**

Used by software to read the values of the CLAIM bits, and to clear these bits to 0.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

CTICLAIMCLR is in the Debug power domain.

See the CLAIM field description for the effect of an External debug reset on the value returned by this register. This register is not affected by a Warm reset, and is not affected by a Cold reset.

Implementation of this register is OPTIONAL.

**Attributes**

CTICLAIMCLR is a 32-bit register.

**Field descriptions**

The CTICLAIMCLR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLAIM[x], bit [x]</td>
<td></td>
</tr>
</tbody>
</table>

**CLAIM[x], bit [x], for x = 0 to 31**

CLAIM tag clear bit.

For values of x greater than or equal to the IMPLEMENTATION DEFINED number of CLAIM tags, this bit is RAZ/SBZ. Software can rely on these bits reading as zero, and must use a Should-Be-Zero policy on writes. Implementations must ignore writes.

For other values of x, reads return the value of CLAIM[x] and the behavior on writes is:

| 0 | No action. |
| 1 | Indirectly clear CLAIM[x] to 0. |

A single write to CTICLAIMCLR can clear multiple tags to 0.

An External Debug reset clears the CLAIM tag bits to 0.

**Accessing the CTICLAIMCLR:**

CTICLAIMCLR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFA4</td>
</tr>
</tbody>
</table>
**H9.3.13 CTICLAIMSET, CTI Claim Tag Set register**

The CTICLAIMSET characteristics are:

**Purpose**

Used by software to set CLAIM bits to 1.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

CTICLAIMSET is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

CTICLAIMSET is a 32-bit register.

**Field descriptions**

The CTICLAIMSET bit assignments are:

<table>
<thead>
<tr>
<th>Claim[x], bit [x]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

**CLAIM[x], bit [x], for x = 0 to 31**

CLAIM tag set bit.

For values of x greater than or equal to the IMPLEMENTATION DEFINED number of CLAIM tags, this bit is RAZ/SBZ. Software can rely on these bits reading as zero, and must use a Should-Be-Zero policy on writes. Implementations must ignore writes.

For other values of x, the bit is RAO and the behavior on writes is:

- 0   No action.
- 1   Indirectly set CLAIM[x] tag to 1.

A single write to CTICLAIMSET can set multiple tags to 1.

An External Debug reset clears the CLAIM tag bits to 0.

**Accessing the CTICLAIMSET:**

CTICLAIMSET can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFA0</td>
</tr>
</tbody>
</table>
H9.3.14 CTICONTROL, CTI Control register

The CTICONTROL characteristics are:

**Purpose**

Controls whether the CTI is enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

CTICONTROL is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

**Attributes**

CTICONTROL is a 32-bit register.

**Field descriptions**

The CTICONTROL bit assignments are:

<table>
<thead>
<tr>
<th>Bit Assignments</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits [31:1]</td>
<td>Reserved, RES0.</td>
</tr>
</tbody>
</table>
| GLBEN, bit [0]  | Enables or disables the CTI mapping functions. Possible values of this field are:  
|                 | 0  CTI mapping functions disabled. |
|                 | 1  CTI mapping functions enabled. |

When the mapping functions are disabled, no new events are signaled on either output triggers or output channels. If a previously asserted output trigger has not been acknowledged, it remains asserted after the mapping functions are disabled. All output triggers are disabled by CTI reset.

If the ECT supports multicycle channel events any existing output channel events will be terminated.

When this register has an architecturally-defined reset value, this field resets to 0.
Accessing the CTICONTROL:

CTICONTROL can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x000</td>
</tr>
</tbody>
</table>
H9.3.15  CTIDEVAFF0, CTI Device Affinity register 0

The CTIDEVAFF0 characteristics are:

### Purpose

Copy of the low half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the CTI component relates to.

### Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

### Configurations

CTIDEVAFF0 is in the Debug power domain.

Implementation of this register is OPTIONAL.

### Attributes

CTIDEVAFF0 is a 32-bit register.

### Field descriptions

The CTIDEVAFF0 bit assignments are:

```
 31 0

MPIDR_EL1 low half
```

### Bits [31:0]

MPIDR_EL1 low half. Read-only copy of the low half of MPIDR_EL1, as seen from the highest implemented Exception level.

### Accessing the CTIDEVAFF0:

CTIDEVAFF0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFA8</td>
</tr>
</tbody>
</table>
H9.3.16 CTIDEVAFF1, CTI Device Affinity register 1

The CTIDEVAFF1 characteristics are:

**Purpose**
Copy of the high half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the CTI component relates to.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
CTIDEVAFF1 is in the Debug power domain.
Implementation of this register is OPTIONAL.

**Attributes**
CTIDEVAFF1 is a 32-bit register.

**Field descriptions**
The CTIDEVAFF1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPIDR_EL1 high half</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**
MPIDR_EL1 high half. Read-only copy of the high half of MPIDR_EL1, as seen from the highest implemented Exception level.

**Accessing the CTIDEVAFF1:**
CTIDEVAFF1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFAC</td>
</tr>
</tbody>
</table>
H9.3.17  CTIDEVARCH, CTI Device Architecture register

The CTIDEVARCH characteristics are:

**Purpose**

Identifies the programmers’ model architecture of the CTI component.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIDEVARCH is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

CTIDEVARCH is a 32-bit register.

**Field descriptions**

The CTIDEVARCH bit assignments are:

```
+---------+--------+--------+----------+----------------+
<p>|         | 31     | 21     | 19       | 16       |</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>ARCHITECT</th>
<th>REVISION</th>
<th>ARCHID</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRESENT</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**ARCHITECT, bits [31:21]**

Defines the architecture of the component. For CTI, this is ARM Limited.

Bits [31:28] are the JEP106 continuation code, 0x4.

Bits [27:21] are the JEP106 ID code, 0x3B.

**PRESENT, bit [20]**

When set to 1, indicates that the DEVARCH is present.

This field is 1 in ARMv8.

**REVISION, bits [19:16]**

Defines the architecture revision. For architectures defined by ARM this is the minor revision.

For CTI, the revision defined by ARMv8 is 0x0.

All other values are reserved.

**ARCHID, bits [15:0]**

Defines this part to be an ARMv8 debug component. For architectures defined by ARM this is further subdivided.

For CTI:

- Bits [15:12] are the architecture version, 0x1.
- Bits [11:0] are the architecture part number, 0xA14.
This corresponds to CTI architecture version CTIv2.

**Accessing the CTIDEVARCH:**

CTIDEVARCH can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFBC</td>
</tr>
</tbody>
</table>
H9.3.18 CTIDEVID, CTI Device ID register 0

The CTIDEVID characteristics are:

**Purpose**

Describes the CTI component to the debugger.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIDEVID is in the Debug power domain.

**Attributes**

CTIDEVID is a 32-bit register.

**Field descriptions**

The CTIDEVID bit assignments are:

```
 31  26  25  24  23  22  21  16  15  14  13  8  7  5  4  0
 RES0 NUMCHAN NUMTRIG RES0 EXTMUXNUM
  INOUT  RES0
```

**Bits [31:26]**

Reserved, RES0.

**INOUT, bits [25:24]**

Input/output options. Indicates presence of the input gate. If the CTM is not implemented, this field is RAZ.

- 00 **CTIGATE** does not mask propagation of input events from external channels.
- 01 **CTIGATE** masks propagation of input events from external channels.

All other values are reserved.

**Bits [23:22]**

Reserved, RES0.

**NUMCHAN, bits [21:16]**

Number of ECT channels implemented. IMPLEMENTATION DEFINED. For ARMv8, valid values are:

- 000011 3 channels (0..2) implemented.
- 000100 4 channels (0..3) implemented.
- 000101 5 channels (0..4) implemented.
- 000110 6 channels (0..5) implemented.

and so on up to 100000, 32 channels (0..31) implemented.

All other values are reserved.
Bits [15:14]
Reserved, RES0.

NUMTRIG, bits [13:8]
Number of triggers implemented. IMPLEMENTATION DEFINED. This is one more than the index of the largest trigger, rather than the actual number of triggers.
For ARMv8, valid values are:
000011 Up to 3 triggers (0..2) implemented.
001000 Up to 8 triggers (0..7) implemented.
001001 Up to 9 triggers (0..8) implemented.
001010 Up to 10 triggers (0..9) implemented.
and so on up to 100000, 32 triggers (0..31) implemented.
All other values are reserved. If the contains a Trace extension, this field must be at least 0b001000.
There is no guarantee that any of the implemented triggers, including the highest numbered, are connected to any components.

Bits [7:5]
Reserved, RES0.

EXTMUXNUM, bits [4:0]
Number of multiplexors available on triggers. This value is used in conjunction with External Control register, ASICCTL.

Accessing the CTIDEVID:
CTIDEVID can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFC8</td>
</tr>
</tbody>
</table>
H9.3.19 CTIDEVID1, CTI Device ID register 1

The CTIDEVID1 characteristics are:

**Purpose**
Reserved for future information about the CTI component to the debugger.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
CTIDEVID1 is in the Debug power domain.

**Attributes**
CTIDEVID1 is a 32-bit register.

**Field descriptions**
The CTIDEVID1 bit assignments are:

<table>
<thead>
<tr>
<th>Bits [31:0]</th>
<th>RES0</th>
</tr>
</thead>
</table>

Reserved, RES0.

**Accessing the CTIDEVID1:**
CTIDEVID1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFD4</td>
</tr>
</tbody>
</table>
H9.3.20 CTIDEVID2, CTI Device ID register 2

The CTIDEVID2 characteristics are:

**Purpose**
Reserved for future information about the CTI component to the debugger.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
CTIDEVID2 is in the Debug power domain.

**Attributes**
CTIDEVID2 is a 32-bit register.

**Field descriptions**
The CTIDEVID2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**
Reserved, RES0.

**Accessing the CTIDEVID2:**
CTIDEVID2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFC0</td>
</tr>
</tbody>
</table>
H9.3.21 CTIDEVTYPEn, CTI Device Type register

The CTIDEVTYPEn characteristics are:

**Purpose**

Indicates to a debugger that this component is part of a PE's cross-trigger interface.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIDEVTYPEn is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

CTIDEVTYPEn is a 32-bit register.

**Field descriptions**

The CTIDEVTYPEn bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>SUB</td>
<td>MAJOR</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**SUB, bits [7:4]**

Subtype. Must read as 0x1 to indicate this is a component within a PE.

**MAJOR, bits [3:0]**

Major type. Must read as 0x4 to indicate this is a cross-trigger component.

**Accessing the CTIDEVTYPEn:**

CTIDEVTYPEn can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFCC</td>
</tr>
</tbody>
</table>
H9.3.22 CTIGATE, CTI Channel Gate Enable register

The CTIGATE characteristics are:

**Purpose**

Determines whether events on channels propagate through the CTM to other ECT components, or from the CTM into the CTI.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

CTIGATE is in the Debug power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

**Attributes**

CTIGATE is a 32-bit register.

**Field descriptions**

The CTIGATE bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>GATE&lt;(x)&gt; , bit ([x])</td>
<td></td>
</tr>
</tbody>
</table>

**GATE<\(x\)> , bit \([x]\), for \(x = 0\) to \(31\)**

Channel \(<\(x\)>\) gate enable.

Bits \([31:N]\) are RAZ/WI. \(N\) is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

- 0 Disable output and, if CTIDEVID.INOUT == \(0b01\), input channel \(<\(x\)>\) propagation.
- 1 Enable output and, if CTIDEVID.INOUT == \(0b01\), input channel \(<\(x\)>\) propagation.

If GATE\([x]\) is set to 0, no new events will be propagated to the ECT, and if the ECT supports multicycle channel events any existing output channel events will be terminated.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the CTIGATE:**

CTIGATE can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x140</td>
</tr>
</tbody>
</table>
H9.3.23 CTIINEN<\textit{n}>, CTI Input Trigger to Output Channel Enable registers, \textit{n} = 0 - 31

The CTIINEN<\textit{n}> characteristics are:

**Purpose**

Enables the signaling of an event on output channels when input trigger event \textit{n} is received by the CTI.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

CTIINEN<\textit{n}> is in the Debug power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

If input trigger \textit{n} is not connected, the behavior of CTIINEN<\textit{n}> is IMPLEMENTATION DEFINED.

**Attributes**

CTIINEN<\textit{n}> is a 32-bit register.

**Field descriptions**

The CTIINEN<\textit{n}> bit assignments are:

<table>
<thead>
<tr>
<th>INEN&lt;x&gt;, bit [x]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 0</td>
</tr>
</tbody>
</table>

INEN<x>, bit [x], for \textit{x} = 0 to 31

Input trigger \textit{n} to output channel \textit{x} enable.

Bits [31:N] are RAZ/WI. \textit{N} is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

| 0 | Input trigger \textit{n} will not generate an event on output channel \textit{x}. |
| 1 | Input trigger \textit{n} will generate an event on output channel \textit{x}. |

This field resets to a value that is architecturally UNKNOWN.

**Accessing the CTIINEN<\textit{n}>:**

CTIINEN<\textit{n}> can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x020 + \textit{n}</td>
</tr>
</tbody>
</table>
CTIINTACK, CTI Output Trigger Acknowledge register

The CTIINTACK characteristics are:

**Purpose**

Can be used to deactivate the output triggers.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>WO</td>
</tr>
</tbody>
</table>

A debugger must read CTITRIGOUTSTATUS to confirm that the output trigger has been acknowledged before generating any event that must be ordered after the write to CTIINTACK, such as a write to CTIAPPPULSE to activate another trigger.

**Configurations**

CTIINTACK is in the Debug power domain.

**Attributes**

CTIINTACK is a 32-bit register.

**Field descriptions**

The CTIINTACK bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACK&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

ACK<n>, bit [n], for n = 0 to 31

Acknowledge for output trigger <n>.

Bits [31:N] are RAZ/WI. N is the number of CTI triggers implemented as defined by the CTIDEVID.NUMTRIG field.

If any of the following is true, writes to ACK<n> are ignored:

- n >= CTIDEVID.NUMTRIG, the number of implemented triggers.
- Output trigger n is not active.
- The channel mapping function output, as controlled by CTIOUTEN<n>, is still active.

Otherwise, if any of the following are true, it is IMPLEMENTATION DEFINED whether writes to ACK<n> are ignored:

- Output trigger n is not implemented.
- Output trigger n is not connected.
- Output trigger n is self-acknowledging and does not require software acknowledge.

Otherwise, the behavior on writes to ACK<n> is as follows:

0 No effect
1 Deactivate the trigger.
Accessing the CTIINTACK:

CTIINTACK can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x010</td>
</tr>
</tbody>
</table>
H9.3.25  CTITCTRL, CTI Integration mode Control register

The CTITCTRL characteristics are:

**Purpose**

Enables the CTI to switch from its default mode into integration mode, where test software can control directly the inputs and outputs of the PE, for integration testing or topology detection.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

It is IMPLEMENTATION DEFINED whether CTITCTRL is implemented in the Core power domain or in the Debug power domain. Some or all RW fields of this register have defined reset values, and:

- The register is not affected by a Warm reset.
- If the register is implemented in the Core power domain the reset values apply on a Cold reset, and the register is not affected by an External debug reset.
- If the register is implemented in the Debug power domain the reset values apply on an External debug reset, and the register is not affected by a Cold reset.

Implementation of this register is OPTIONAL.

**Attributes**

CTITCTRL is a 32-bit register.

**Field descriptions**

The CTITCTRL bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IME</td>
</tr>
</tbody>
</table>

**Bits [31:1]**

Reserved, RES0.

**IME, bit [0]**

Integration mode enable. When IME == 1, the device reverts to an integration mode to enable integration testing or topology detection. The integration mode behavior is IMPLEMENTATION DEFINED.

| 0 | Normal operation. |
| 1 | Integration mode enabled. |

When this register has an architecturally-defined reset value, this field resets to 0.
Accessing the CTIITCTRL:

CTIITCTRL can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xF00</td>
</tr>
</tbody>
</table>
H9.3.26 CTILAR, CTI Lock Access Register

The CTILAR characteristics are:

**Purpose**

Allows or disallows access to the CTI registers through a memory-mapped interface.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>WO</th>
</tr>
</thead>
</table>

**Configurations**

CTILAR is in the Debug power domain.

If optional memory-mapped access to the external debug interface is supported then an optional Software Lock can be implemented as part of CoreSight compliance.

CTILAR ignores writes if the Software lock is not implemented and ignores writes for other accesses to the external debug interface.

The Software Lock provides a lock to prevent memory-mapped writes to the Cross-Trigger Interface registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Cross-Trigger Interface registers. It does not, and cannot, prevent all accidental or malicious damage.

Software uses CTILAR to set or clear the lock, and CTILSR to check the current status of the lock.

**Attributes**

CTILAR is a 32-bit register.

**Field descriptions**

The CTILAR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Key, bits [31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>LOCK ACCESS CONTROL</td>
</tr>
<tr>
<td>0</td>
<td>LOCK ACCESS CONTROL</td>
</tr>
</tbody>
</table>

Lock Access control. Writing the key value 0xC5ACCE55 to this field unlocks the lock, enabling write accesses to this component's registers through a memory-mapped interface.

Writing any other value to this register locks the lock, disabling write accesses to this component's registers through a memory mapped interface.

**Accessing the CTILAR:**

CTILAR can be accessed through a memory-mapped access to the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFB0</td>
</tr>
</tbody>
</table>
H9.3.27  CTILSR, CTI Lock Status Register

The CTILSR characteristics are:

**Purpose**

Indicates the current status of the Software Lock for CTI registers.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

**Configurations**

CTILSR is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

If OPTIONAL memory-mapped access to the external debug interface is supported then an OPTIONAL Software Lock can be implemented as part of CoreSight compliance.

CTILSR is RAZ if the Software Lock is not implemented and is RAZ for other accesses to the external debug interface.

The Software Lock provides a lock to prevent memory-mapped writes to the Cross-Trigger Interface registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Cross-Trigger Interface registers. It does not, and cannot, prevent all accidental or malicious damage.

Software uses CTILAR to set or clear the lock, and CTILSR to check the current status of the lock.

**Attributes**

CTILSR is a 32-bit register.

**Field descriptions**

The CTILSR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES0 |

**Bits [31:3]**

Reserved, RES0.

**nTT, bit [2]**

Not thirty-two bit access required. RAZ.

**SLK, bit [1]**

Software Lock status for this component. For an access to LSR that is not a memory-mapped access, or when the Software Lock is not implemented, this field is RES0.
For memory-mapped accesses when the Software Lock is implemented, possible values of this field are:

0  Lock clear. Writes are permitted to this component's registers.
1  Lock set. Writes to this component's registers are ignored, and reads have no side effects.

When this register has an architecturally-defined reset value, this field resets to 1.

**SLI, bit [0]**

Software Lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is IMPLEMENTATION DEFINED.

Permitted values are:

0  Software Lock not implemented or not memory-mapped access.
1  Software Lock implemented and memory-mapped access.

**Accessing the CTILSR:**

CTILSR can be accessed through a memory-mapped access to the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFB4</td>
</tr>
</tbody>
</table>
H9.3.28 CTIOUTEN<\textit{n}>, CTI Input Channel to Output Trigger Enable registers, \textit{n} = 0 - 31

The CTIOUTEN<\textit{n}> characteristics are:

**Purpose**

Defines which input channels generate output trigger \textit{n}.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

CTIOUTEN<\textit{n}> is in the Debug power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

If output trigger \textit{n} is not connected, the behavior of CTIOUTEN<\textit{n}> is IMPLEMENTATION DEFINED.

**Attributes**

CTIOUTEN<\textit{n}> is a 32-bit register.

**Field descriptions**

The CTIOUTEN<\textit{n}> bit assignments are:

```
OUTEN<\textit{x}>, bit \[x\], for \textit{x} = 0 to 31
```

OUTEN<\textit{x}>, bit \[x\], for \textit{x} = 0 to 31

Input channel <\textit{x}> to output trigger <\textit{n}> enable.

Bits [31:N] are RAZ/WI. \textit{N} is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

\begin{itemize}
  \item 0 \hspace{1cm} An event on input channel <\textit{x}> will not cause output trigger <\textit{n}> to be asserted.
  \item 1 \hspace{1cm} An event on input channel <\textit{x}> will cause output trigger <\textit{n}> to be asserted.
\end{itemize}

This field resets to a value that is architecturally UNKNOWN.

**Accessing the CTIOUTEN<\textit{n}>**:

CTIOUTEN<\textit{n}> can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x0A0 + 4n</td>
</tr>
</tbody>
</table>
H9.3.29  CTIPIDR0, CTI Peripheral Identification Register 0

The CTIPIDR0 characteristics are:

**Purpose**

Provides information to identify a CTI component.
For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIPIDR0 is in the Debug power domain.
Implementation of this register is *OPTIONAL*.
This register is required for CoreSight compliance.

**Attributes**

CTIPIDR0 is a 32-bit register.

**Field descriptions**

The CTIPIDR0 bit assignments are:

```
+---------+---------+---------+----------+
| 31      |  8      |  7      |   0      |
| RES0    |         |         | PART_0   |
```

**Bits [31:8]**

Reserved, RES0.

**PART_0, bits [7:0]**

Part number, least significant byte.

**Accessing the CTIPIDR0:**

CTIPIDR0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFE0</td>
</tr>
</tbody>
</table>
H9.3.30 CTIPIDR1, CTI Peripheral Identification Register 1

The CTIPIDR1 characteristics are:

**Purpose**

Provides information to identify a CTI component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIPIDR1 is in the Debug power domain.

Implementation of this register is **OPTIONAL**.

This register is required for CoreSight compliance.

**Attributes**

CTIPIDR1 is a 32-bit register.

**Field descriptions**

The CTIPIDR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>DES_0</td>
<td>PART_1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**DES_0, bits [7:4]**

Designer, least significant nibble of JEP106 ID code. For ARM Limited, this field is `0b1011`.

**PART_1, bits [3:0]**

Part number, most significant nibble.

**Accessing the CTIPIDR1:**

CTIPIDR1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFE4</td>
</tr>
</tbody>
</table>
H9.3.31  CTIPIDR2, CTI Peripheral Identification Register 2

The CTIPIDR2 characteristics are:

**Purpose**

Provides information to identify a CTI component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIPIDR2 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

CTIPIDR2 is a 32-bit register.

**Field descriptions**

The CTIPIDR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td></td>
<td>REVISION</td>
<td></td>
<td>DES_1</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**REVISION, bits [7:4]**

Part major revision. Parts can also use this field to extend Part number to 16-bits.

**JEDEC, bit [3]**

RAO. Indicates a JEP106 identity code is used.

**DES_1, bits [2:0]**

Designer, most significant bits of JEP106 ID code. For ARM Limited, this field is 0b011.

**Accessing the CTIPIDR2:**

CTIPIDR2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFE8</td>
</tr>
</tbody>
</table>
H9.3.32 CTIPIDR3, CTI Peripheral Identification Register 3

The CTIPIDR3 characteristics are:

**Purpose**

Provides information to identify a CTI component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTIPIDR3 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

CTIPIDR3 is a 32-bit register.

**Field descriptions**

The CTIPIDR3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td>REVAND</td>
<td>CMOD</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**REVAND, bits [7:4]**

Part minor revision. Parts using CTIPIDR2.REVISION as an extension to the Part number must use this field as a major revision number.

**CMOD, bits [3:0]**

Customer modified. Indicates someone other than the Designer has modified the component.

**Accessing the CTIPIDR3:**

CTIPIDR3 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFEC</td>
</tr>
</tbody>
</table>
H9.3.33   CTIPIDR4, CTI Peripheral Identification Register 4

The CTIPIDR4 characteristics are:

**Purpose**
Provides information to identify a CTI component.
For more information see About the Peripheral identification scheme on page K2-5504.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
CTIPIDR4 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**
CTIPIDR4 is a 32-bit register.

**Field descriptions**
The CTIPIDR4 bit assignments are:

<table>
<thead>
<tr>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>SIZE</td>
<td>DES_2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**
Reserved, RES0.

**SIZE, bits [7:4]**
Size of the component. RAZ. \( \log_2 \) of the number of 4KB pages from the start of the component to the end of the component ID registers.

**DES_2, bits [3:0]**
Designer, JEP106 continuation code, least significant nibble. For ARM Limited, this field is 0b0100.

**Accessing the CTIPIDR4:**

CTIPIDR4 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0xFD0</td>
</tr>
</tbody>
</table>
H9.3.34 CTITRIGINSTATUS, CTI Trigger In Status register

The CTITRIGINSTATUS characteristics are:

**Purpose**

Provides the status of the trigger inputs.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

CTITRIGINSTATUS is in the Debug power domain.

**Attributes**

CTITRIGINSTATUS is a 32-bit register.

**Field descriptions**

The CTITRIGINSTATUS bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TRIN&lt;[n]&gt;, bit [n]</td>
</tr>
</tbody>
</table>

**TRIN<\[n\]>, bit [n], for n = 0 to 31**

Trigger input \(<n>\) status.

Bits [31:N] are RAZ. N is the number of CTI triggers implemented as defined by the CTIDEVID.NUMTRIG field.

Possible values of this bit are:

| 0 | Input trigger \(n\) is inactive. |
| 1 | Input trigger \(n\) is active. |

Not implemented and not-connected input triggers are always inactive.

It is IMPLEMENTATION DEFINED whether an input trigger that does not support multicycle events can be observed as active.

**Accessing the CTITRIGINSTATUS:**

CTITRIGINSTATUS can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x130</td>
</tr>
</tbody>
</table>
H9.3.35 CTITRIGOUTSTATUS, CTI Trigger Out Status register

The CTITRIGOUTSTATUS characteristics are:

Purpose

Provides the raw status of the trigger outputs, after processing by any IMPLEMENTATION DEFINED trigger interface logic. For output triggers that are self-acknowledging, this is only meaningful if the CTI implements multicycle channel events.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations

CTITRIGOUTSTATUS is in the Debug power domain.

Attributes

CTITRIGOUTSTATUS is a 32-bit register.

Field descriptions

The CTITRIGOUTSTATUS bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TROUT&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

TROUT<n>, bit [n], for n = 0 to 31

Trigger output <n> status.

Bits [31:N] are RAZ, where N is the value of the CTIDEVID.NUMTRIG field.

If n < N, and output trigger <n> is implemented and connected, and either the trigger is not self-acknowledging or the CTI implements multicycle channel events, then permitted values for TROUT<n> are:

0  Output trigger n is inactive.
1  Output trigger n is active.

Otherwise when n < N it is IMPLEMENTATION DEFINED whether TROUT<n> behaves as described here or is RAZ.

Accessing the CTITRIGOUTSTATUS:

CTITRIGOUTSTATUS can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTI</td>
<td>0x134</td>
</tr>
</tbody>
</table>
Part I

Memory-mapped Components of the ARMv8 Architecture
Chapter I1
System Level Implementation of the Generic Timer

This chapter defines the system level implementation of the Generic Timer. It contains the following sections:

• About the Generic Timer specification on page I1-5122.
• Memory-mapped counter module on page I1-5124.
• Memory-mapped timer components on page I1-5128.
• Providing a complete set of counter and timer features on page I1-5132.
• Gray-count scheme for timer distribution scheme on page I1-5134.

Note

• Generic Timer memory-mapped register descriptions on page I3-5199 describes the System level Generic Timer registers. These registers are memory-mapped.

• Chapter D6 The Generic Timer in AArch64 state gives a general description of the AArch64 state view of the Generic Timer, and describes the AArch64 System register interface to the Generic Timer.

• Chapter G5 The Generic Timer in AArch32 state gives a general description of the AArch32 state view of the Generic Timer, and describes the AArch32 System register interface to the Generic Timer.
I1.1  About the Generic Timer specification

Chapter D6 The Generic Timer in AArch64 state describes the ARM Generic Timer and its implementation as seen from AArch64 state. Chapter G5 The Generic Timer in AArch32 state describes the ARM Generic Timer and its implementation as seen from AArch32 state. These chapters include the definition of the low-latency System register interface to the Generic Timer. However, the ARM Generic Timer architecture requires the inclusion of a memory-mapped component, the memory-mapped counter module, to control the generation of the Count value used by the Generic Timers.

In addition, the Generic Timer architecture defines the architecture of an optional memory-mapped timer component. This gives a standardized way of providing timers for programmable system components other than PEs that implement the ARM architecture.

The full set of Generic Timer components on page D6-1877 summarizes these components as seen from AArch64 state, and The full set of Generic Timer components on page G5-4219 summarizes them as seen from AArch32 state. The system level components of the Generic Timer summarizes the system level components.

I1.1.1  Registers in the system level implementation of the Generic Timer

Registers that control components of the system level implementation of the Generic Timer are grouped into frames. This specification defines the registers in each frame, and their offsets within the frame. The system defines the position of each frame in the memory map. This means the base addresses for each frame is IMPLEMENTATION DEFINED.

Note
The final twelve words of the first or only 4KB block of a register memory frame is an ID block.

Power and reset domains for the system level implementation of the Generic Timer

The power and reset domains of the system level implementation of the Generic Timer are IMPLEMENTATION DEFINED as part of the system implementation. These domains can be outside the PE power and reset domains defined by the remainder of this manual.

The ARM architecture requires that the CNTCR.{FCREQ, EN} and CNTSR.FCACK fields reset to 0. These reset values apply only on powerup of the power domain in which the registers are implemented or a reset of the reset domain in which they are implemented.

Every other register, or register field, of a system level implementation of the Generic Timer resets to a value that is architecturally UNKNOWN if it has a meaningful reset value. This applies on powerup of the power domain in which the register is implemented, and on a reset of the reset domain in which it is implemented.

I1.1.2  The system level components of the Generic Timer

Each system level component has one or two register frames. The possible system level components are:

The memory-mapped counter module, required

This module controls the system counter. It has two frames:

- A control frame, CNTControlBase.
- A status frame, CNTReadBase.

Memory-mapped counter module on page I1-5124 describes this component.

The memory-mapped timer control module, required

The system level implementation of the Generic Timer can provide up to eight timers, and the memory-mapped timer control module identifies:

- Which timers are implemented.
- The features of each implemented timer.

This module has a single frame, CNTCTLBase.
The CNTCTRLBase frame on page I1-5129 describes this frame.

Memory-mapped timers, optional

An implemented memory-mapped timer:

- Must provide a privileged view of the timer, in the CNTBaseN frame.
- Optionally provides an unprivileged view of the timer in the CNTELOBaseN frame.

N is the timer number, and the corresponding frame number, in the range 0-7.

The CNTBaseN and CNTELOBaseN frames on page I1-5130 describes these frames.
I1.2 Memory-mapped counter module

The memory-mapped counter module provides top-level control of the system counter. The CNTControlBase frame holds the registers for the memory-mapped counter, and provides:

- A RW control register CNTCR, that provides:
  - An enable bit for the system counter.
  - An enable bit for Halt-on-Debug. When this is enabled, if the debug halt signal into the system counter is asserted, it halts the system counter. Otherwise, the system counter ignores the state of this halt signal. For more information about Halt-on-Debug, contact ARM.
  - A field that can be written to request a change to the update frequency of the system counter, with a corresponding change to the increment made at each update. This mechanism means that, for example, if the update frequency is halved, the increment at each update is doubled.
    For more information see Control of counter operating frequency and increment on page I1-5125.
- Writes to this register are rare. In a system that supports two Security states, this register is writable only by Secure writes.

- A RO status register, CNTSR, that provides:
  - A bit that indicates whether the system counter is halted because of an asserted Halt-on-Debug signal.
  - A field that indicates the current update frequency of the system counter. This field can be polled to determine when a requested change to the update frequency has been made.

- Two contiguous 32-bit RW registers that hold the current system counter value, CNTCV. If the system supports 64-bit atomic accesses, these two registers must be accessible by such accesses.
  The system counter must be disabled before writing to these registers, otherwise the effect of the write is UNPREDICTABLE.
  Writes to these registers are rare. In a system that supports two Security states, these registers are writable only by Secure writes.

- A Frequency modes table of one or more 32-bit entries, where:
  - The first entry in the table defines the base frequency of the system counter. This is the maximum frequency at which the counter updates.
  - Each subsequent entry in the table defines an alternative frequency of the system counter, that must be an exact divisor of the base frequency.
  A 32-bit zero entry immediately follows the last table entry.
  This table can be RO or RW. For more information, see The Frequency modes table on page I1-5125.

In addition, the CNTReadBase frame includes a read-only copy of the system counter value, CNTCV, as two contiguous 32-bit RO registers. If the system supports 64-bit atomic accesses, these two registers must be accessible by such accesses.

Counter module control and status register summary on page I1-5126 describes CNTReadBase and CNTControlBase memory maps, and the registers in each frame.
I1.2.1 Control of counter operating frequency and increment

The system counter has a fixed base frequency, and must maintain the required counter accuracy, meaning ARM recommends that it does not gain or lose more than ten seconds in a 24-hour period, see The system counter on page D6-1878. However, the counter can increment at a lower frequency than the base frequency, using a correspondingly larger increment. For example, it can increment by four at a quarter of the base frequency. Any lower-frequency operation, and any switching between operating frequencies, must not reduce the accuracy of the counter.

Control of the system counter frequency and increment is provided only through the memory-mapped counter module. The following sections describe this control:

- The Frequency modes table.
- Changing the system counter and increment.

The Frequency modes table

The Frequency modes table starts at offset 0x20 in the CNTControlBase frame.

Table entries are 32-bits, and each entry specifies a system counter update frequency, in Hz.

The first entry in the table specifies the base frequency of the system counter.

When the system timer is operating at a lower frequency than the base frequency, the increment applied at each counter update is given by:

\[
\text{increment} = \frac{\text{base\_frequency}}{\text{selected\_frequency}}
\]

A 32-bit word of zero value marks the end of the table. That is, the word of memory immediately after the last entry in the table must be zero.

The only required entry in the table is the entry for the base frequency.

Typically, the Frequency modes table is in RO memory. However, a system implementation might use RW memory for the table, and initialize the table entries as part of its startup sequence. Therefore, the CNTControlBase memory map shows the table region as RO or RW.

ARM strongly recommends that the Frequency modes table is not updated once the system is running.

The architecture can support up to 1004 entries in the Frequency modes table, including the zero-word end marker, and the maximum number of entries is IMPLEMENTATION DEFINED, up to this limit.

--- Note ---

- ARM considers it likely that implementations will require significantly fewer entries than the architectural limit.

- In the CNTControlBase frame, the offset range 0x0C0-0xFC can be used for IMPLEMENTATION DEFINED registers. If any registers are defined in this space then the Frequency modes table cannot extend beyond offset 0x088, with a zero word at offset 0x08C. This means the maximum number of entries in the table is 40, including the zero-word end marker.

---

Changing the system counter and increment

The value of the CNTCR.FCREQ field specifies which entry in the Frequency modes table specifies the system counter update frequency.

Changing the value of CNTCR.FCREQ requests a change to the system counter update frequency. To ensure the frequency change does not affect the overall accuracy of the counter, a change is made as follows:

- When changing from a higher frequency to a lower frequency, the counter:
  1. Continues running at the higher frequency until the count reaches an integer multiple of the required lower frequency.
  2. Switches to operating at the lower frequency.
When changing from a lower frequency to a higher frequency, the counter:
1. Waits until the end of the current lower-frequency cycle.
2. Makes the counter increment required for operation at that lower frequency.
3. Switches to operating at the higher frequency.

When the frequency has changed, CNTSR is updated to indicate the new frequency. Therefore, a system component that is waiting for a frequency change can poll CNTSR to detect the change.

### I1.2.2 Counter module control and status register summary

The Counter module control and status registers are memory-mapped registers in the following register memory frames:
- A control frame, with base address CNTControlBase.
- A status frame, with base address CNTReadBase.

Each of these register memory frames is at least 4KB in size, or is at least the size of the memory protection granule if this granule size is larger than 4KB. Similarly, each base address must be aligned to 4KB, or to the memory protection granule if that is larger than 4KB.

--- Note ---
- The memory protection granule is either 4KB, 16KB or 64KB.
- Each frame of a memory-mapped Generic Timer takes the name of its base address.

In each register memory frame, the memory at offset 0xF00-0xFFF is reserved for twelve 32-bit IMPLEMENTATION DEFINED ID registers, see the CounterID<n> register descriptions for more information.

The counter is assumed to be little-endian.

In an implementation that supports Secure and Non-secure memory spaces, CNTControlBase is implemented only in the Secure memory space.

Table I1-1 shows the CNTControlBase control registers, in order of their offsets from the CNTControlBase base address, for an implementation that includes registers in the implementation defined register space 0x0C0-0x0FC, and also has fewer than 39 CNTFID<n> registers. The Frequency modes table on page I1-5125 describes how this memory map differs if more CNTFID<n> registers are implemented.

Generic Timer memory-mapped register descriptions on page I3-5199 describes each of these registers.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CNTCR</td>
<td>RW</td>
<td>Counter Control Register.</td>
</tr>
<tr>
<td>0x004</td>
<td>CNTSR</td>
<td>RO</td>
<td>Counter Status Register.</td>
</tr>
<tr>
<td>0x008</td>
<td>CNTCV[31:0]</td>
<td>RW</td>
<td>Counter Count Value register.</td>
</tr>
<tr>
<td>0x00C</td>
<td>CNTCV[63:32]</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td>0x010-0x01C</td>
<td>RES0</td>
<td></td>
<td>Reserved.</td>
</tr>
<tr>
<td>0x020</td>
<td>CNTFID0</td>
<td>RO or RW</td>
<td>Frequency modes table, and end marker.</td>
</tr>
<tr>
<td>0x020+4n</td>
<td>CNTFID&lt;n&gt;</td>
<td>RO or RW</td>
<td>For more information see The Frequency modes table on page I1-5125.</td>
</tr>
<tr>
<td>0x020+4n</td>
<td>-</td>
<td>RO or RW, RAZ</td>
<td></td>
</tr>
<tr>
<td>(0x028+4n)-0x08C</td>
<td>-</td>
<td>RO, RES0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
Table I1-1 CNTControlBase memory map (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CNTCV[31:0]</td>
<td>RO</td>
<td>Counter Count Value register</td>
</tr>
<tr>
<td>0x004</td>
<td>CNTCV[63:32]</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0x008-0xFCC</td>
<td>-</td>
<td>RES0</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFD0-0xFFC</td>
<td>CounterID&lt;n&gt;</td>
<td>RO</td>
<td>Counter ID registers 0-11</td>
</tr>
</tbody>
</table>

Table I1-2 shows the CNTReadBase control registers, in order of their offsets from the CNTReadBase base address. Generic Timer memory-mapped register descriptions on page I3-5199 describes each of these registers.

Table I1-2 CNTReadBase memory map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CNTRCV[31:0]</td>
<td>RO</td>
<td>Counter Count Value</td>
</tr>
<tr>
<td>0x004</td>
<td>CNTRCV[63:32]</td>
<td>RO</td>
<td>CNT CV</td>
</tr>
<tr>
<td>0x008-0xFCC</td>
<td>-</td>
<td>RES0</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFD0-0xFFC</td>
<td>CounterID&lt;n&gt;</td>
<td>RO</td>
<td>Counter ID registers 0-11</td>
</tr>
</tbody>
</table>
I1.3 Memory-mapped timer components

This part of the ARM Generic Timer specification defines an optional memory-mapped timer component. This can be implemented as part of any programmable system component that does not incorporate a System register mapped ARM Generic Timer, to provide that system component with the timer functionality of an ARM Generic Timer.

The memory map consists of up to 8 timer frames. Each timer frame:

- Provides its own set of timers and associated interrupts.
- Is in its own memory protection region that is:
  - In its own memory protection region, with a system-defined size of 4KB, 16KB or 64KB.
  - At a start address that is aligned to 4KB.

  **Note**
  The start address 4KB alignment requirement applies regardless of the memory protection region size.

The base address of a frame is CNTBase\(_N\), where \( N \) numbers from 0 up to a maximum permitted value of 7.

For each implemented CNTBase\(_N\) frame the system can optionally provide an unprivileged view of the frame, described as the EL0 view of the frame. The base address of this second view of the CNTBase\(_N\) frame is CNTEL0Base\(_N\).

**Note**
In the naming of the registers associated with a CNTBase\(_N\) or CNTEL0Base\(_N\) frame, the value of \( N \) is represented as \(<n>\), for example CNTACR\(<n>\).

If a CNTEL0Base\(_N\) frame is implemented:
- All registers visible in CNTBase\(_N\) are visible, except for CNTVOFF and CNTEL0ACR.
- The offsets of all visible registers are the same as their offsets in the CNTBase\(_N\) frame.

In addition to the implemented CNTBase\(_N\) and CNTEL0Base\(_N\) frames, the system must provide a single control frame at base address CNTCTLBase.

The memory protection region and alignment requirements for the CNTEL0Base\(_N\) and CNTCTLBase frames are the same as the requirements for the CNTBase\(_N\) frames.

The system defines the position of each frame in the memory map. This means the values of each of the CNTBase\(_N\), CNTEL0Base\(_N\), and CNTCTLBase base addresses is IMPLEMENTATION DEFINED.

The memory-mapped timers are assumed to be little-endian.

The following sections describe the implementation of a memory-mapped view of the counter and timer:

- *The CNTCTLBase frame on page I1-5129.*
- *The CNTBase\(_N\) and CNTEL0Base\(_N\) frames on page I1-5130.*
- *Providing a complete set of counter and timer features on page I1-5132.*
### I1.3 The CNTCTLBase frame

The CNTCTLBase frame contains:
- An identification register for the features of the memory-mapped counter and timer implementation.
- Access controls for each CNTBase frame.
- A virtual offset register for frames that implement a virtual timer.

Table I1-3 shows the CNTCTLBase registers, in order of their offsets from the CNTCTLBase base address.

---

**Note**: CNTFRQ and CNTVOFF registers are also implemented in a System register interface to the Generic Timer. 

*Generic Timer memory-mapped register descriptions on page I3-5199* describes each of these registers.

---

#### Table I1-3 CNTCTLBase memory map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Type</th>
<th>Security</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CNTFRQ</td>
<td>RW</td>
<td>Secure</td>
<td>Counter Frequency register.</td>
</tr>
<tr>
<td>0x004</td>
<td>CNTNSAR</td>
<td>RW</td>
<td>Secure</td>
<td>Counter Non-Secure Access register.</td>
</tr>
<tr>
<td>0x008</td>
<td>CNTTIDR</td>
<td>RO</td>
<td>Both</td>
<td>Counter Timer ID register.</td>
</tr>
<tr>
<td>0x00C-0x03F</td>
<td>-</td>
<td>RES0</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0x040+4Nc</td>
<td>CNTACR&lt;nc&gt;</td>
<td>RW</td>
<td>Configurable</td>
<td>Counter Access Control register N.</td>
</tr>
<tr>
<td>0x060-0x07F</td>
<td>-</td>
<td>RES0</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0x080+8Nc</td>
<td>CNTVOFF&lt;nc&gt;[31:0]b</td>
<td>RW</td>
<td>Configurable</td>
<td>Virtual Offset register N. IMPLEMENTATION DEFINED whether this register is RW or RAZ. Optional in the CNTCTLBase memory map.</td>
</tr>
<tr>
<td>0x084+8Nc</td>
<td>CNTVOFF&lt;nc&gt;[63:32]b</td>
<td>RW</td>
<td>Configurable</td>
<td>Virtual Offset register N. IMPLEMENTATION DEFINED whether this register is RW or RAZ. Optional in the CNTCTLBase memory map.</td>
</tr>
<tr>
<td>0x0C0-0x0FC</td>
<td>-</td>
<td>RES0</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0x100-0x17FC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td>0x800-0x8FBC</td>
<td>-</td>
<td>RES0</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0xFC0-0xFFCF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td>0xFD0-0xFFFF</td>
<td>CounterID&lt;nc&gt;</td>
<td>RO</td>
<td>Both</td>
<td>Counter ID registers 0-11.</td>
</tr>
</tbody>
</table>

- **Offset**: Access security requirement in an implementation that supports two Security states. In an implementation that does not support multiple Security states all registers are accessible as shown in the **Type** column.
- **Register**: These registers are also defined in the System register interface to the Generic Timer, and therefore are also described in *Generic Timer registers on page D7-2255* and *Generic Timer registers on page G6-4803*. The bit assignments of the registers are identical in the System register interface and in the memory-mapped system level interface.
- **Type**: Implemented for each value of N from 0 to 7 for which a CNTBase frame is implemented.
- **Security**: The CNTNSAR determines the Non-secure accessibility of the CNTACR<nc>s and the CNTVOFF<nc>s in the CNTCTLBase frame. For more information, see the register descriptions.
- **Description**: Address is reserved, RAZ/WI if register not implemented.

All implementations of the Generic Timer include the virtual counter. Therefore, conceptually, all implementations include the CNTVOFF register that defines the virtual offset between the physical count and the virtual count. If a memory-mapped Generic Timer component does not distinguish between real time and virtual time then it can implement CNTVOFF as RAZ/WI. Otherwise CNTVOFF is a RW register, and ARM strongly recommends that the system only permits access to CNTVOFF from EL2 or higher.
I1.3.2 The CNTBaseN and CNTEL0BaseN frames

Table I1-4 shows the CNTBaseN registers, in order of their offsets from the CNTBaseN base address. Whether a frame includes a virtual timer is IMPLEMENTATION DEFINED. If it does not then memory at offsets 0x030-0x03C is RAZ/WI. Except for CNTEL0ACR and the CounterID<\texttt{n}> registers, equivalent registers are also implemented in a System register interface to the timer component of a Generic Timer.

Generic Timer memory-mapped register descriptions on page I3-5199 describes each of these registers.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>CNTPCT[31:0]\textsuperscript{a}</td>
<td>RO</td>
<td>Physical Count register.</td>
</tr>
<tr>
<td>0x004</td>
<td>CNTPCT[63:32]\textsuperscript{a}</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0x008</td>
<td>CNTVCT[31:0]\textsuperscript{a}</td>
<td>RO</td>
<td>Virtual Count register.</td>
</tr>
<tr>
<td>0x00C</td>
<td>CNTVCT[63:32]\textsuperscript{a}</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0x010</td>
<td>CNTFRQ\textsuperscript{a}</td>
<td>RO\textsuperscript{c}</td>
<td>Counter Frequency register.</td>
</tr>
<tr>
<td>0x014</td>
<td>CNTEL0ACR</td>
<td>RW\textsuperscript{b}</td>
<td>Counter EL0 Access Control Register, optional in the CNTBaseN memory map.</td>
</tr>
<tr>
<td>0x018</td>
<td>CNTVOFF[31:0]\textsuperscript{a}</td>
<td>RO\textsuperscript{c}</td>
<td>Virtual Offset register. If CNTVOFF&lt;\texttt{n}&gt; in the CNTCTLBase frame is a RW register, a read of this register returns the value of that register. Otherwise is RAZ.</td>
</tr>
<tr>
<td>0x01C</td>
<td>CNTVOFF[63:32]\textsuperscript{a}</td>
<td>RO\textsuperscript{c}</td>
<td></td>
</tr>
<tr>
<td>0x020</td>
<td>CNTP_CVAL[31:0]\textsuperscript{a}</td>
<td>RW</td>
<td>Physical Timer CompareValue register.</td>
</tr>
<tr>
<td>0x024</td>
<td>CNTP_CVAL[63:32]\textsuperscript{a}</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td>0x028</td>
<td>CNTP_TVAL\textsuperscript{a}</td>
<td>RW</td>
<td>Physical TimerValue register.</td>
</tr>
<tr>
<td>0x02C</td>
<td>CNTP_CTL\textsuperscript{a}</td>
<td>RW</td>
<td>Physical Timer Control register.</td>
</tr>
<tr>
<td>0x030</td>
<td>CNTV_CVAL[31:0]\textsuperscript{a}</td>
<td>RW\textsuperscript{b}</td>
<td>Virtual Timer CompareValue register, optional in the CNTBaseN memory map.</td>
</tr>
<tr>
<td>0x034</td>
<td>CNTV_CVAL[63:32]\textsuperscript{a}</td>
<td>RW\textsuperscript{b}</td>
<td></td>
</tr>
<tr>
<td>0x038</td>
<td>CNTV_TVAL\textsuperscript{a}</td>
<td>RW\textsuperscript{b}</td>
<td>Virtual TimerValue register, optional in the CNTBaseN memory map.</td>
</tr>
<tr>
<td>0x03C</td>
<td>CNTV_CTL\textsuperscript{a}</td>
<td>RW\textsuperscript{b}</td>
<td>Virtual Timer Control register, optional in the CNTBaseN memory map.</td>
</tr>
<tr>
<td>0x040-0xFFC</td>
<td>RES0</td>
<td>Reserved.</td>
<td></td>
</tr>
<tr>
<td>0xFD0-0xFFC</td>
<td>CounterID&lt;\texttt{n}&gt;</td>
<td>RO</td>
<td>Counter ID registers 0-11.</td>
</tr>
</tbody>
</table>

\textsuperscript{a} These registers are also defined in the System register interface to the Generic Timer, and therefore are also described in Generic Timer registers on page D7-2255 and Generic Timer registers on page G6-4803. The bit assignments of the registers are identical in the System register interface and in the memory-mapped system level interface.
\textsuperscript{b} Address is reserved, RAZ/WI if register not implemented
\textsuperscript{c} The CNTCTLBase frame includes a RW view of this register.

CNTTIDR controls whether the CNTBaseN and CNTEL0BaseN frames are implemented.
The CNTEL0BaseN frame

For any value of \( N \), the layout of the registers in the CNTEL0BaseN frame is identical to the CNTBaseN frame, except that, in the CNTEL0BaseN frame:

- CNTVOFF is never visible, and the memory at 0x018-0x01C is RAZ/WI.
- CNTEL0ACR is never visible, and the memory at 0x014 is RAZ/WI.
- If implemented in the CNTBaseN frame, CNTEL0ACR controls whether CNTPCT, CNTVCT, CNTFRQ, the EL1 Physical Timer, and the Virtual Timer registers are visible in the CNTEL0BaseN frame.
  If CNTEL0ACR is not implemented then these registers are not visible in the CNTEL0BaseN frame, and their addresses in that frame are RAZ/WI.

If an implementation supports 64-bit atomic accesses, then CNTPCT, CNTVCT, CNTVOFF, CNTP_CVAL, and CNTV_CVAL must be accessible as atomic 64-bit values.
11.4 Providing a complete set of counter and timer features

Using the general model for implementing a memory-mapped interface to the Generic Timer described in this section, the feature set of a System registers counter and timer, in an implementation that includes EL2 and EL3, can be implemented using the following set of timer frames:

- A **CNTCTLBase** control frame.
- The following **CNTBaseN** timer frames:
  - **Frame 0** Accessible from Non-secure state, with second view and virtual capability. This provides the Non-secure EL1&0 timers.
  - **Frame 1** Accessible from Non-secure state, with no second view and no virtual capability. This provides the Non-secure EL2 timers.
  - **Frame 2** Accessible only from Secure state, with a second view but no virtual capability. This provides the Secure PL1&0 timers, meaning:
    - Compared to a PE where EL3 is using AArch32, it provides the only Secure state timer.
    - Compared to a PE where EL3 is using AArch64, it provides the Secure EL1&0 timer.
  - **Frame 3** Accessible only Secure state, with no second view and no virtual capability. This provides the Secure EL3 timers.

*Note*
This frame is not required for a memory-mapped timer that provides only the feature set of a PE for which EL3 is using AArch32.

In this implementation, the full set of implemented frames, and their configuration in the memory map, is as follows:

**CNTCTLBase**
The control frame. This frame is located in both Secure and Non-secure physical memory, and:

- In the Secure EL1&0 translation regime, this frame is accessible only at EL1.
- In the Non-secure EL2 translation regime, this frame is accessible.
- In the Non-secure EL1&0 translation regime, this frame is not accessible.

**CNTBase0**
The first view of the Non-secure EL1&0 timers. This frame is located only in Non-secure physical memory, and:

- In the Secure EL1&0 translation regime, this frame is accessible only at EL1.
- In the Non-secure EL2 translation regime, this frame is accessible.
- In the Non-secure EL1&0 translation regime, this frame is accessible only at EL1.

**CNTEL0Base0**
The second view of CNTBase0, meaning it is the EL0 view of the Non-secure EL1&0 timers. This frame is located only in Non-secure physical memory, and:

- In the Secure EL1&0 translation regime, the architecture permits this frame to be accessible at EL1, or at EL1 and EL0, but does not require either of these options.
- In the Non-secure EL2 translation regime, this frame is accessible.
- In the Non-secure EL1&0 translation regime, this frame is accessible at EL1 and EL0.

**CNTBase1**
The first and only view of the Non-secure EL2 timers. This frame is located only in Non-secure physical memory, and:

- When EL3 is using AArch64:
  - In the Secure EL1&0 translation regime, this frame is accessible only at EL1.
  - In the Secure EL3 translation regime, this frame is accessible.
- When EL3 is using AArch32, in the Secure PL1&0 translation regime, this frame is accessible only at PL1 (EL3).
- In the Non-secure EL2 translation regime, this frame is accessible.
- In the Non-secure EL1&0 translation regime, this frame is not accessible.
CNTBase2  The first view of the Secure EL1&0, or PL1&0 timers.

Note

In AArch64 state, these timers are always called the Secure EL1&0 timers. In AArch32 state they are usually called the Secure PL1&0 timers because, in AArch32 Secure state, whether some of the PE modes map to EL1 or to EL3 depends on whether EL3 is using AArch64 or is using AArch32, see Security state, Exception levels, and AArch32 execution privilege on page G1-3792.

This frame is located only in Secure physical memory, and:

- When EL3 is using AArch64:
  - In the Secure EL1&0 translation regime, this frame is accessible only at EL1.
  - In the Secure EL3 translation regime, this frame is accessible.
- When EL3 is using AArch32, in the Secure PL1&0 translation regime, this frame is accessible only at PL1 (EL3).
- Because the frame is in Secure memory, it is not accessible in any Non-secure translation regime.

CNTEL0Base2  The second view of CNTBase2, meaning it is the EL0 view of the Secure EL1&0, or PL1&0, timers.

Note

See the Note in the description of the CNTBase2 frame for more information about the naming of these timers.

This frame is located only in Secure physical memory, and:

- When EL3 is using AArch64:
  - In the Secure EL1&0 translation regime, this frame is accessible at EL1 and EL0.
  - In the Secure EL3 translation regime, this frame is accessible.
- When EL3 is using AArch32, in the Secure PL1&0 translation regime, this frame is accessible at PL1 (EL3) and EL0.
- Because the frame is in Secure memory, it is not accessible in any Non-secure translation regime.

CNTBase3  The first and only view of the EL3 timers. This frame is located only in Secure physical memory, and:

- When EL3 is using AArch64:
  - In the Secure EL1&0 translation regime, this frame is not accessible.
  - In the Secure EL3 translation regime, this frame is accessible.
- When EL3 is using AArch32, this frame is not accessible.
- Because the frame is in Secure memory, it is not accessible in any Non-secure translation regime.

Note

About the Virtual Memory System Architecture (VMSA) on page D4-1722 describes the VMSAv8-64 translation regimes, and About VMSAv8-32 on page G4-4022 describes the VMSAv8-32 translation regimes.
I1.5  Gray-count scheme for timer distribution scheme

The distribution of the Counter value using a Gray-code provides a relatively simple mechanism to avoid any danger of the count being sampled with an intermediate value even if the clocking is asynchronous. It has a further advantage that the distribution is relatively low power, since only one bit changes on the main distribution wires for each clock tick.

A suitable Gray-coding scheme can be achieved with the following logic:

\[
\text{Gray}[N] = \text{Count}[N]
\]

\[
\text{Gray}[i] = (\text{XOR}(\text{Gray}[N:i+1])) \text{ XOR Count}[i] \text{ for } N-1 \geq i \geq 0
\]

\[
\text{Count}[i] = \text{XOR}(\text{Gray}[N:i]) \text{ for } N \geq i \geq 0
\]

This is for an N+1 bit counter, where Count is a conventional binary count value, and Gray is the corresponding Gray count value.

Note

This scheme has the advantage of being relatively simple to switch, in either direction, between operating with low-frequency and low-precision, and operating with high-frequency and high-precision. To achieve this, the ratio of the frequencies must be \(2^n\), where \(n\) is an integer. A switch-over can occur only on the \(2n+1\) boundary to avoid losing the Gray-coding property on a switch-over.
Chapter I2
Recommended External Interface to the Performance Monitors

This chapter describes the recommended external interface to the Performance Monitors. It contains the following section:

• About the external interface to the Performance Monitors registers on page I2-5136.

Note

Performance Monitors external register descriptions on page I3-5145 describes the external view of the Performance Monitors registers.
I2.1 About the external interface to the Performance Monitors registers

ARM recommends that:

- An implementation provides the OPTIONAL External debug interface to the Performance Monitors registers.

    Note
    A debugger can use this interface to access counters in the Performance Monitors.

- The implementation includes the OPTIONAL support for memory-mapped access to the External debug interface.

    Note
    - Software running on any PE in a system can use this interface to access counters in the Performance Monitors.
    - Privileged software should use the MMU to control access to this interface.

- The external debug interface is implemented as defined in Appendix K2 Recommended External Debug Interface.

External Performance Monitors registers summary on page I3-5143 gives the memory map of these registers.

The following sections describe the memory-mapped views of the Performance Monitors registers:

- Differences in the external views of the Performance Monitors registers.
- Synchronization of changes to the memory-mapped views on page I2-5137.
- Access permissions for external views of the Performance Monitors on page I2-5137.

In this section, unless the context explicitly indicates otherwise, any reference to a memory-mapped view applies equally to a register view using:

- A access through an external debug interface.
- A memory-mapped access.

I2.1.1 Differences in the external views of the Performance Monitors registers

An external view of the Performance Monitors registers accesses the same registers as the System registers interface described in Performance Monitors Extension registers on page D5-1871, except that:

1. The PMSELR is accessible only in the System registers interface.

2. The following registers are accessible only in external views:
   - PMCFGR
   - PMDEVAFF0
   - PMDEVAFF1
   - PMLAR
   - PMLSR
   - PMAUTHSTATUS
   - PMDEVARC
   - PMDEVTYPE
   - PMPIDR0
   - PMPIDR1
   - PMPIDR2
   - PMPIDR3
   - PMPIDR4
   - PMCIDR0
I2.1 About the external interface to the Performance Monitors registers

Performance Monitors external register descriptions on page I3-5145 describes these registers.

3. The following controls do not affect the external views:
   - PMSELR.
   - PMUSERENR.
   - HDCR.{TPM, TPMCR, HPMN}.

Instead, see the register descriptions in Chapter I3 External System Control Register Descriptions.

I2.1.2 Synchronization of changes to the memory-mapped views

If a Performance Monitor is visible in both System register and an external view, and is accessed simultaneously through these two mechanisms, the behavior must be as if the access occurred atomically in any order. For more information, see Synchronization of changes to the external debug registers on page H8-4964.

I2.1.3 Access permissions for external views of the Performance Monitors

For more information, see External debug interface register access permissions on page H8-4970.

Table I2-1 on page I2-5138 shows the access permissions for the Performance Monitors registers in a v8 Debug implementation. This table uses the following terms:

- **DLK** When the OS Double Lock is locked, DoubleLockStatus() == TRUE, accesses to some registers produce an error. Applies to both interfaces.

- **EPMAD** When AllowExternalPMUAccess() == FALSE, external debug access is disabled. See also Behavior of a not permitted memory-mapped access on page H8-4969.

- **Error** Indicates that the access gives an error response.

- **Default** This shows the default access permissions, if none of the conditions in this list prevent access to the register.

- **Off** When EDPRSR.PU == 0, the Core power domain is completely off, or in a low-power state where the Core power domain registers cannot be accessed.

   Note If debug power is off, then all external debug interface accesses return an error.

- **OSLK** When the OS Lock is locked, OSLAR_EL1.OSLK == 1, accesses to some registers produces an error. This column shows the effect of this control on accesses using the external debug interface.

- **SLK** This indicates the modified default access permissions for OPTIONAL memory-mapped accesses to the external debug interface if the OPTIONAL Software Lock is locked. See Register access permissions for memory-mapped accesses on page H8-4968.

   For all other accesses, this column is ignored.

- **-** Indicates that the control has no effect on the behavior of the access:
   - If no other control affects the behavior, the Default access behavior applies.
I2 Recommended External Interface to the Performance Monitors
I2.1 About the external interface to the Performance Monitors registers

- However, another control might determine the behavior.

### Table I2-1 Access permissions for the Performance Monitors registers

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000+8xn</td>
<td>PMEVCNTR&lt;n&gt;_EL0&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x0F8</td>
<td>PMCCNTR_EL0[31:0]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x0FC</td>
<td>PMCCNTR_EL0[63:32]</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x400+4xn</td>
<td>PMEVTYPER&lt;n&gt;_EL0&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x47C</td>
<td>PMCCFILTR_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0x600-0x6FC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0x400-0x8FC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0xC20</td>
<td>PMCNTENSET_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xC40</td>
<td>PMCNTENCLR_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xC60</td>
<td>PMINSENSET_EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xC80</td>
<td>PMOVSET_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RW</td>
<td>RO</td>
</tr>
<tr>
<td>0xA00-0xBFC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0xE00</td>
<td>PMCFGR</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xE04</td>
<td>PMCR_EL0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xE20</td>
<td>PMCEID0</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xE24</td>
<td>PMCEID1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
<tr>
<td>0xE80-0xEFC</td>
<td>Integration registers</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0xF00-0xFFC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

*Management registers and CoreSight compliance on page K2-5499*

a. Implemented counters only. \( n \) is the counter number.
b. Only if the OPTIONAL PMSWINC_EL0 register is implemented in the external debug interface.

### I2.1.4 Power domains and Performance Monitors registers reset

For ARMv8-A implementations, ARM recommends that Performance Monitors are implemented as part of the core power domain, not as part of a separate debug power domain. There is no interface to access the Performance Monitors registers when the core power domain is powered down.

A Warm or Cold reset sets the Performance Monitors registers to their reset values. An External Debug reset does not change the values of the Performance Monitors registers.

For more information about the reset scheme recommended for a v8 Debug implementation see Chapter H6 Debug Reset and Powerdown Support.
Table I2-2 shows the Performance Monitors register resets for writable register fields. The column headings use the following terms:

- **64** This is the architectural reset value when resetting into AArch64 state.
- **32** This is the architectural reset value when resetting into AArch32 state.
- **-** This indicates an IMPLEMENTATION DEFINED reset value on the specified reset. This might be UNKNOWN.

**Note**

This table does not include:

- Read-only identification registers and fields that have a fixed value. In this case, the reset value is that fixed value. An example of this is PMCR_EL0.N.
- Write-only registers and fields that only have an effect on writes. These do not have a reset value. An example of this is PMSWINC_EL0.
- IMPLEMENTATION DEFINED registers. In this case, the reset domains are IMPLEMENTATION DEFINED. The reset values are IMPLEMENTATION DEFINED and might be UNKNOWN.

<table>
<thead>
<tr>
<th>Register</th>
<th>Domain</th>
<th>Field</th>
<th>64</th>
<th>32</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCR_EL0</td>
<td>Warm</td>
<td>DP</td>
<td>-</td>
<td>0</td>
<td>Disable PMCCNTR_EL0 when prohibited</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X</td>
<td>-</td>
<td>0</td>
<td>Export enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D</td>
<td>-</td>
<td>0</td>
<td>Clock divider</td>
</tr>
<tr>
<td></td>
<td></td>
<td>E</td>
<td>0</td>
<td>0</td>
<td>Performance Monitors enable</td>
</tr>
<tr>
<td>PMCTENSET_EL0</td>
<td>Warm</td>
<td></td>
<td></td>
<td></td>
<td>All fields in register</td>
</tr>
<tr>
<td>PMCTENCLR_EL0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMOVSET_EL0</td>
<td>Warm</td>
<td></td>
<td></td>
<td></td>
<td>All fields in register</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMSEL_EL0</td>
<td>Warm</td>
<td>SEL</td>
<td></td>
<td></td>
<td>Selected event counter</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>Warm</td>
<td></td>
<td></td>
<td></td>
<td>All fields in register</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>Warm</td>
<td>[31:26]</td>
<td>-</td>
<td>0x00</td>
<td>PMCCNTR_EL0 filtering controls</td>
</tr>
<tr>
<td>PMEVTYPER&lt;n&gt;_&lt;EL0</td>
<td>Warm</td>
<td></td>
<td></td>
<td></td>
<td>All fields in register</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>Warm</td>
<td></td>
<td></td>
<td></td>
<td>All fields in register</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMUSERENR_EL0</td>
<td>Warm</td>
<td>ER</td>
<td>-</td>
<td>0</td>
<td>Enable counter read access in EL0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CR</td>
<td>-</td>
<td>0</td>
<td>Enable PMCCNTR_EL0 read access in EL0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SW</td>
<td>-</td>
<td>0</td>
<td>Enable PMSWINC_EL0 write access in EL0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EN</td>
<td>-</td>
<td>0</td>
<td>Enable Performance Monitors access in EL0</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>Warm</td>
<td></td>
<td></td>
<td></td>
<td>All fields in register</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
I2 Recommended External Interface to the Performance Monitors
I2.1 About the external interface to the Performance Monitors registers
Chapter I3
External System Control Register Descriptions

This chapter describes the external system control registers, excluding the External debug register that are described in Chapter H9 External Debug Register Descriptions. It contains the following sections:

• About the external system control register descriptions on page I3-5142.
• External Performance Monitors registers summary on page I3-5143.
• Performance Monitors external register descriptions on page I3-5145.
• Generic Timer memory-mapped registers overview on page I3-5198.
• Generic Timer memory-mapped register descriptions on page I3-5199.
I3.1 About the external system control register descriptions

This chapter describes the external system control registers other than the external debug registers. That is, it describes:

An external view of the Performance Monitors registers

ARM recommends that implementations provide access to the Performance Monitors registers through the OPTIONAL External debug interface, and provide the OPTIONAL memory-mapped interface to this interface:

- External Performance Monitors registers summary on page I3-5143 lists the registers that are accessible in this view of the Performance Monitors, and describes their memory map.
- Performance Monitors external register descriptions on page I3-5145 describes each of the memory-mapped registers.

Chapter I2 Recommended External Interface to the Performance Monitors describes the recommended interface to these registers.

Note

Chapter D5 The Performance Monitors Extension describes the Performance Monitors. The following sections describe the System register interfaces to the Performance Monitors:

- Performance Monitors registers on page D7-2215, for accesses from an Exception level that is using AArch64.
- Performance Monitors registers on page G6-4758, for accesses from an Exception level that is using AArch32.

The registers for the system level Generic Timer component

Any implementation that includes the Generic Timer must include the memory-mapped system level component described in Chapter I1 System Level Implementation of the Generic Timer. In this chapter:

- Generic Timer memory-mapped registers overview on page I3-5198 gives an overview of the registers, referring to Chapter I1 for more information.
- Generic Timer memory-mapped register descriptions on page I3-5199 describes each of the memory-mapped registers.

Note

Chapter D6 The Generic Timer in AArch64 state describes the Generic Timer component that is accessible using the System registers. The following sections describe the System register interfaces to that component:

- Generic Timer registers on page D7-2255, for accesses from an Exception level that is using AArch64.
- Generic Timer registers on page G6-4803, for accesses from an Exception level that is using AArch32.

Note

Chapter H9 External Debug Register Descriptions describes the external debug registers.
I3.2 External Performance Monitors registers summary

When an implementation provides access to the Performance Monitors registers through the External debug interface, that interface provides access to:

- Performance Monitors System registers.
- A read-only configuration register, PMCFGR.
- The OPTIONAL CoreSight registers for the Performance Monitors, if they are implemented.

The locations of the registers are defined as offsets from a system-defined base address. Performance Monitors external register views defines this memory map.

I3.2.1 Performance Monitors external register views

Table I3-1 shows the external view of the Performance Monitors registers. All other entries are reserved.

--- Note ---

- Counters that are reserved because HDCR.HPMN has been changed from its reset value remain visible in any external view.
- The registers that relate to an implemented event counter, PMN_x, are PMEVCNTR<n> and PMEVTYPE<n>.
- The mapping of the Performance Monitors Event Counter Registers, at offsets 0x000-0x0F4, has changed compared to the mappings of the equivalent registers in ARMv7.

Each entry in the Name column links to the register description in Performance Monitors external register descriptions on page I3-5145, and:

- If the System register? column of the table shows that the register is a System register, the memory-mapped interface provides a view of the System register described in:
  - Performance Monitors registers on page D7-2215, for the AArch64 System register
  - Performance Monitors registers on page G6-4758, for the AArch32 System register
- Otherwise, the register is accessible only using the external interface.

Table I3-1 Performance Monitors external register views

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
<th>System register?</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMEVCNTR&lt;n&gt;_EL0</td>
<td>RW</td>
<td>Performance Monitors Event Counter Register.</td>
<td>Yes</td>
<td>0x000+8n</td>
</tr>
<tr>
<td>PMCCNTR_EL0[31:0]</td>
<td>RW</td>
<td>Performance Monitors Cycle Counter Register</td>
<td>Yes</td>
<td>0x0F8</td>
</tr>
<tr>
<td>PMCCNTR_EL0[63:32]</td>
<td>RW</td>
<td></td>
<td></td>
<td>0x0FC</td>
</tr>
<tr>
<td>PMEVTYPE&lt;n&gt;_EL0</td>
<td>RW</td>
<td>Performance Monitors Event Type and Filter Register</td>
<td>Yes</td>
<td>0x400+4n</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>RW</td>
<td>Performance Monitors Cycle Counter Filter Register</td>
<td>Yes</td>
<td>0x47C</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED</td>
<td>-</td>
<td>0x600-0x6FC</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED</td>
<td>-</td>
<td>0xA00-0xBFC</td>
</tr>
<tr>
<td>PMCNTENSET_EL0</td>
<td>RW</td>
<td>Performance Monitors Count Enable Set register</td>
<td>Yes</td>
<td>0xC00</td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>RW</td>
<td>Performance Monitors Count Enable Clear register</td>
<td>Yes</td>
<td>0xC20</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>RW</td>
<td>Performance Monitors Interrupt Enable Set register</td>
<td>Yes</td>
<td>0xC40</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>RW</td>
<td>Performance Monitors Interrupt Enable Clear register</td>
<td>Yes</td>
<td>0xC60</td>
</tr>
</tbody>
</table>
### Table I3-1 Performance Monitors external register views (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
<th>System register?</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMOVSCLR_EL0</td>
<td>RW</td>
<td>Performance Monitors Overflow Flag Status Clear register</td>
<td>Yes</td>
<td>0xC00</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>WO</td>
<td>Performance Monitors Software Increment register</td>
<td>Yes</td>
<td>0xCA0</td>
</tr>
<tr>
<td>PMOVSSSET_EL0</td>
<td>RW</td>
<td>Performance Monitors Overflow Flag Status Set register</td>
<td>Yes</td>
<td>0xCC0</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED</td>
<td>-</td>
<td>0xD80-0xDFC</td>
</tr>
<tr>
<td>PMCFGR</td>
<td>RO</td>
<td>Performance Monitors Configuration Register</td>
<td>No</td>
<td>0xE00</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>RW</td>
<td>Performance Monitors Control Register</td>
<td>Yes</td>
<td>0xE04</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>RO</td>
<td>Performance Monitors Common Event Identification register 0</td>
<td>Yes</td>
<td>0xE20</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>RO</td>
<td>Performance Monitors Common Event Identification register 1</td>
<td>Yes</td>
<td>0xE24</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>IMPLEMENTATION DEFINED</td>
<td>-</td>
<td>0xE80-0xEFC</td>
</tr>
<tr>
<td>PMITCTRL&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RW</td>
<td>Integration Model Control registers</td>
<td>No</td>
<td>0xF00</td>
</tr>
<tr>
<td>PMDEVAFF0&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td>Device Affinity registers</td>
<td>No</td>
<td>0xFA8</td>
</tr>
<tr>
<td>PMDEVAFF1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFAC</td>
</tr>
<tr>
<td>PMLAR&lt;sup&gt;b,c&lt;/sup&gt;</td>
<td>WO</td>
<td>Lock Access register</td>
<td>No</td>
<td>0xFB0</td>
</tr>
<tr>
<td>PMLSR&lt;sup&gt;b,c&lt;/sup&gt;</td>
<td>RO</td>
<td>Lock Status register</td>
<td>No</td>
<td>0xFB4</td>
</tr>
<tr>
<td>PMAUTHSTATUS&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td>Authentication Status register</td>
<td>No</td>
<td>0xFB9</td>
</tr>
<tr>
<td>PMDEVARC&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td>Device Architecture register</td>
<td>No</td>
<td>0xFB9</td>
</tr>
<tr>
<td>PMDEVTYP&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td>Device Type register</td>
<td>No</td>
<td>0xFCC</td>
</tr>
<tr>
<td>PMPIDR4&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td>Peripheral ID registers</td>
<td>No</td>
<td>0xFD0</td>
</tr>
<tr>
<td>PMPIDR0&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFE0</td>
</tr>
<tr>
<td>PMPIDR1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFE4</td>
</tr>
<tr>
<td>PMPIDR2&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFE8</td>
</tr>
<tr>
<td>PMPIDR3&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFE8</td>
</tr>
<tr>
<td>PMCIDR0&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td>Component ID registers</td>
<td>No</td>
<td>0xFF0</td>
</tr>
<tr>
<td>PMCIDR1&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFF4</td>
</tr>
<tr>
<td>PMCIDR2&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFF8</td>
</tr>
<tr>
<td>PMCIDR3&lt;sup&gt;b&lt;/sup&gt;</td>
<td>RO</td>
<td></td>
<td></td>
<td>0xFFC</td>
</tr>
</tbody>
</table>

a. The interface must support at least single-copy atomic 32-bit accesses. If single-copy atomic 64-bit access to the registers is not possible, software must use a high-low-high read access to read the counter value if the counter is enabled.

b. CoreSight interface registers, see Management registers and CoreSight compliance on page K2-5499.

c. The Software lock registers are defined as part of CoreSight compliance, but their contents depend on the type of access that is made and whether the OPTIONAL Software lock is implemented. See the register description for details.
I3.3 Performance Monitors external register descriptions

This section describes the external view of the Performance Monitors registers. External Performance Monitors registers summary on page I3-5143 lists these registers in offset order.
I3.3.1 PMAUTHSTATUS, Performance Monitors Authentication Status register

The PMAUTHSTATUS characteristics are:

Purpose

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for Performance Monitors.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations

PMAUTHSTATUS is in the Debug power domain.

This register is OPTIONAL, and is required for CoreSight compliance. ARM recommends that this register is implemented.

Attributes

PMAUTHSTATUS is a 32-bit register.

Field descriptions

The PMAUTHSTATUS bit assignments are:

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits [31:8]</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reserved, RES0.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SNID, bits [7:6]

Holds the same value as DBGAUTHSTATUS_EL1.SNID.

SID, bits [5:4]

Holds the same value as DBGAUTHSTATUS_EL1.SID.

NSNID, bits [3:2]

Holds the same value as DBGAUTHSTATUS_EL1.NSNID.

NSID, bits [1:0]

Holds the same value as DBGAUTHSTATUS_EL1.NSID.
Accessing the PMAUTHSTATUS:

PMAUTHSTATUS can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFB8</td>
</tr>
</tbody>
</table>
I3.3.2 PMCCFILTR_EL0, Performance Monitors Cycle Counter Filter Register

The PMCCFILTR_EL0 characteristics are:

**Purpose**
Determines the modes in which the Cycle Counter, PMCCNTR_EL0, increments.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**
External register PMCCFILTR_EL0 is architecturally mapped to AArch64 System register PMCCFILTR_EL0.
External register PMCCFILTR_EL0 is architecturally mapped to AArch32 System register PMCCFILTR.
PMCCFILTR_EL0 is in the Core power domain.
On a Warm or Cold reset RW fields in this register reset:
- To architecturally UNKNOWN values if the reset is to an Exception level that is using AArch64.
- To 0 if the reset is to an Exception level that is using AArch32.
The register is not affected by an External debug reset.

**Attributes**
PMCCFILTR_EL0 is a 32-bit register.

**Field descriptions**
The PMCCFILTR_EL0 bit assignments are:

```
31 30 29 28 27 26 25  0
 P U M RES0
```

**P, bit [31]**
Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are:

0 Count cycles in EL1.
1 Do not count cycles in EL1.

**U, bit [30]**
User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are:

0 Count cycles in EL0.
1 Do not count cycles in EL0.

NSK, bit [29]
Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of P, cycles in Non-secure EL1 are counted.
Otherwise, cycles in Non-secure EL1 are not counted.

NSU, bit [28]
Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of U, cycles in Non-secure EL0 are counted.
Otherwise, cycles in Non-secure EL0 are not counted.

NSH, bit [27]
Non-secure EL2 (Hypervisor) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.
0 Do not count cycles in EL2.
1 Count cycles in EL2.

M, bit [26]
Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of P, cycles in Secure EL3 are counted.
Otherwise, cycles in Secure EL3 are not counted.
Most applications can ignore this field and set its value to 0.

Note
This field is not visible in the AArch32 PMCCFILTR System register.

Bits [25:0]
Reserved, RES0.

Accessing the PMCCFILTR_EL0:
PMCCFILTR_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0x47C</td>
</tr>
</tbody>
</table>
I3.3.3 PMCCNTR_EL0, Performance Monitors Cycle Counter

The PMCCNTR_EL0 characteristics are:

Purpose

Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See Time as measured by the Performance Monitors cycle counter on page D5-1835 for more information. PMCCFILTR_EL0 determines the modes and states in which the PMCCNTR_EL0 can increment.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

Configurations

External register PMCCNTR_EL0 is architecturally mapped to AArch64 System register PMCCNTR_EL0.

External register PMCCNTR_EL0 is architecturally mapped to AArch32 System register PMCCNTR.

PMCCNTR_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

Attributes

PMCCNTR_EL0 is a 64-bit register.

Field descriptions

The PMCCNTR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>CCNT</td>
</tr>
</tbody>
</table>

CCNT, bits [63:0]

Cycle count. Depending on the values of PMCR_EL0.{LC,D}, the cycle count increments in one of the following ways:

- Every processor clock cycle.
- Every 64th processor clock cycle.

Writing 1 to PMCR_EL0.C sets this field to 0.

This field resets to a value that is architecturally UNKNOWN.

Accessing the PMCCNTR_EL0:

PMCCNTR_EL0[31:0] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0x0F8</td>
</tr>
</tbody>
</table>
PMCCNTR_EL0[63:32] can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0x0FC</td>
</tr>
</tbody>
</table>
I3.3.4 PMCEID0, Performance Monitors Common Event Identification register 0

The PMCEID0 characteristics are:

Purpose

Defines which common architectural and common microarchitectural feature events in the range 0x000 to 0x01F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.

**Note**

This view of the register has previously been called PMCEID0_EL0.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations

External register PMCEID0 is architecturally mapped to AArch64 System register PMCEID0_EL0[31:0].

External register PMCEID0[31:0] is architecturally mapped to AArch32 System register PMCEID0.

PMCEID0 is in the Core power domain.

Attributes

PMCEID0 is a 32-bit register.

Field descriptions

The PMCEID0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID[31:0]</td>
<td></td>
</tr>
</tbody>
</table>

ID[31:0], bits [31:0]

PMCEID0[n] maps to event n. For a list of event numbers and descriptions, see *Events, event numbers, and mnemonics* on page D5-1848.

For each bit:

0 The common event is not implemented.

1 The common event is implemented.

Bits that map to reserved event numbers are reserved to identify events that might be defined in future revisions to the architecture.

Events that do not require additional features in the PMU can be defined retrospectively, meaning that they can be implemented as part of a PMUv3 implementation.
Accessing the PMCEID0:

PMCEID0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xE20</td>
</tr>
</tbody>
</table>
I3.3.5 PMCEID1, Performance Monitors Common Event Identification register 1

The PMCEID1 characteristics are:

**Purpose**

Defines which common architectural and common microarchitectural feature events in the range 0x020 to 0x03f are implemented. If a particular bit is set to 1, then the event for that bit is implemented.

--- **Note** ---

This view of the register has previously been called PMCEID1_EL0.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMCEID1 is architecturally mapped to AArch64 System register PMCEID1_EL0[31:0].

External register PMCEID1[31:0] is architecturally mapped to AArch32 System register PMCEID1.

PMCEID1 is in the Core power domain.

**Attributes**

PMCEID1 is a 32-bit register.

**Field descriptions**

The PMCEID1 bit assignments are:

<table>
<thead>
<tr>
<th>ID[63:32]</th>
</tr>
</thead>
</table>

**ID[63:32], bits [31:0]**

PMCEID1[n] maps to event (n + 32). For a list of event numbers and descriptions, see *Events, event numbers, and mnemonics* on page D5-1848.

For each bit:

- 0 The common event is not implemented.
- 1 The common event is implemented.

Bits that map to reserved event numbers are reserved to identify events that might be defined in future revisions to the architecture.

Events that do not require additional features in the PMU can be defined retrospectively, meaning that they can be implemented as part of a PMUv3 implementation.
Accessing the PMCEID1:

PMCEID1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xE24</td>
</tr>
</tbody>
</table>
### 3.3.6 PMCFGR, Performance Monitors Configuration Register

The PMCFGR characteristics are:

**Purpose**

Contains PMU-specific configuration data.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMCFGR is in the Core power domain.

**Attributes**

PMCFGR is a 32-bit register.

**Field descriptions**

The PMCFGR bit assignments are:

```
+------------------+-+------------------+-+------------------+-+------------------+-+------------------+-+------------------+-+
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCG</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
+------------------+-+------------------+-+------------------+-+------------------+-+------------------+-+
```

**NCG, bits [31:28]**

This feature is not supported, so this field is RAZ.

**Bits [27:20]**

Reserved, RES0.

**UEN, bit [19]**

User-mode Enable Register supported. PMUSERENR_EL0 is not visible in the external debug interface, so this bit is RAZ.

**WT, bit [18]**

This feature is not supported, so this bit is RAZ.

**NA, bit [17]**

This feature is not supported, so this bit is RAZ.

**EX, bit [16]**

Export supported. Value is IMPLEMENTATION DEFINED.

0 PMCR_EL0.X is RES0.

1 PMCR_EL0.X is read/write.
CCD, bit [15]
Cycle counter has prescale. This is RES1 if AArch32 is supported at any EL, and RAZ otherwise.
0       PMCR_EL0.D is RES0.
1       PMCR_EL0.D is read/write.

CC, bit [14]
Dedicated cycle counter (counter 31) supported. This bit is RAO.

SIZE, bits [13:8]
Size of counters. This field determines the spacing of counters in the memory-map.
In ARMv8 the counters are at doubleword-aligned addresses, and the largest counter is 64-bits, so this field is 0b111111.

N, bits [7:0]
Number of counters implemented in addition to the cycle counter, PMCCNTR_EL0. The maximum number of event counters is 31.
00000000  Only PMCCNTR_EL0 implemented.
00000001  PMCCNTR_EL0 plus one event counter implemented.
and so on up to 0b00111111, which indicates PMCCNTR_EL0 and 31 event counters implemented.

Accessing the PMCFGR:
PMCFGR can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xE00</td>
</tr>
</tbody>
</table>
I3.3.7 PMCIDR0, Performance Monitors Component Identification Register 0

The PMCIDR0 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.
For more information see *About the Component Identification scheme on page K2-5507*.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMCIDR0 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**

PMCIDR0 is a 32-bit register.

**Field descriptions**

The PMCIDR0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**PRMBL_0, bits [7:0]**

Preamble. Must read as 0x0D.

**Accessing the PMCIDR0:**

PMCIDR0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFF0</td>
</tr>
</tbody>
</table>
I3.3.8 PMCIDR1, Performance Monitors Component Identification Register 1

The PMCIDR1 characteristics are:

**Purpose**
Provides information to identify a Performance Monitor component.
For more information see *About the Component Identification scheme on page K2-5507*.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
PMCIDR1 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.

**Attributes**
PMCIDR1 is a 32-bit register.

**Field descriptions**
The PMCIDR1 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>CLASS</td>
</tr>
<tr>
<td>PRMBL_1</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**
Reserved, RES0.

**CLASS, bits [7:4]**
Component class. Reads as 0x9, debug component.

**PRMBL_1, bits [3:0]**
Preamble. RAZ.

**Accessing the PMCIDR1:**
PMCIDR1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFF4</td>
</tr>
</tbody>
</table>
I3.3.9 PMCIDR2, Performance Monitors Component Identification Register 2

The PMCIDR2 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.

For more information see About the Component Identification scheme on page K2-5507.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMCIDR2 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

PMCIDR2 is a 32-bit register.

**Field descriptions**

The PMCIDR2 bit assignments are:

```
31  8  7  0

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>PRMBL_2</td>
<td></td>
</tr>
</tbody>
</table>
```

**Bits [31:8]**

Reserved, RES0.

**PRMBL_2, bits [7:0]**

Preamble. Must read as 0x05.

**Accessing the PMCIDR2:**

PMCIDR2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFF8</td>
</tr>
</tbody>
</table>
I3.3.10 PMCIDR3, Performance Monitors Component Identification Register 3

The PMCIDR3 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.

For more information see About the Component Identification scheme on page K2-5507.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

- PMCIDR3 is in the Debug power domain.
- Implementation of this register is OPTIONAL.
- This register is required for CoreSight compliance.

**Attributes**

- PMCIDR3 is a 32-bit register.

**Field descriptions**

The PMCIDR3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>PRMBL_3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

- Reserved, RES0.

**PRMBL_3, bits [7:0]**

- Preamble. Must read as 0xB1.

**Accessing the PMCIDR3:**

PMCIDR3 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFFC</td>
</tr>
</tbody>
</table>
I3.3.11 PMCNTENCLR_EL0, Performance Monitors Count Enable Clear register

The PMCNTENCLR_EL0 characteristics are:

**Purpose**

Disables the Cycle Count Register, PMCCNTR_EL0, and any implemented event counters PMEVCNTR<n>. Reading this register shows which counters are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMCNTENCLR_EL0 is architecturally mapped to AArch64 System register PMCNTENCLR_EL0.

External register PMCNTENCLR_EL0 is architecturally mapped to AArch32 System register PMCNTENCLR.

PMCNTENCLR_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**

PMCNTENCLR_EL0 is a 32-bit register.

**Field descriptions**

The PMCNTENCLR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
</tr>
<tr>
<td>P&lt;n&gt;, bit [n]</td>
</tr>
</tbody>
</table>

**C, bit [31]**

PMCCNTR_EL0 disable bit. Disables the cycle counter register. Possible values are:

0      When read, means the cycle counter is disabled. When written, has no effect.
1      When read, means the cycle counter is enabled. When written, disables the cycle counter.

This field resets to a value that is architecturally UNKNOWN.

**P<n>, bit [n], for n = 0 to 30**

Event counter disable bit for PMEVCNTR<n>_EL0.

Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.

Possible values of each bit are:

0      When read, means that PMEVCNTR<n>_EL0 is disabled. When written, has no effect.
1      When read, means that PMEVCNTR<n>_EL0 is enabled. When written, disables PMEVCNTR<n>_EL0.

This field resets to a value that is architecturally UNKNOWN.
Accessing the PMCNTENCLR_EL0:

PMCNTENCLR_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xC20</td>
</tr>
</tbody>
</table>
I3.3.12 PMCNTENSET_EL0, Performance Monitors Count Enable Set register

The PMCNTENSET_EL0 characteristics are:

**Purpose**

Enables the Cycle Count Register, PMCCNTR_EL0, and any implemented event counters PMEVCNTR<\(n\)>. Reading this register shows which counters are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMCNTENSET_EL0 is architecturally mapped to AArch64 System register PMCNTENSET_EL0.

External register PMCNTENSET_EL0 is architecturally mapped to AArch32 System register PMCNTENSET.

PMCNTENSET_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**

PMCNTENSET_EL0 is a 32-bit register.

**Field descriptions**

The PMCNTENSET_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;(n)&gt;</td>
<td>bit [n]</td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR_EL0 enable bit. Enables the cycle counter register. Possible values are:

0 When read, means the cycle counter is disabled. When written, has no effect.

1 When read, means the cycle counter is enabled. When written, enables the cycle counter.

This field resets to a value that is architecturally UNKNOWN.

P<\(n\)> , bit [n], for \(n = 0\) to 30

Event counter enable bit for PMEVCNTR<\(n\)>_EL0.

Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.

Possible values of each bit are:

0 When read, means that PMEVCNTR<\(n\)>_EL0 is disabled. When written, has no effect.

1 When read, means that PMEVCNTR<\(n\)>_EL0 event counter is enabled. When written, enables PMEVCNTR<\(n\)>_EL0.

This field resets to a value that is architecturally UNKNOWN.
Accessing the PMCNTENSET_EL0:

PMCNTENSET_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xC00</td>
</tr>
</tbody>
</table>
I3.3.13 PMCR_EL0, Performance Monitors Control Register

The PMCR_EL0 characteristics are:

**Purpose**

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMCR_EL0[6:0] is architecturally mapped to AArch32 System register PMCR[6:0].

External register PMCR_EL0[6:0] is architecturally mapped to AArch64 System register PMCR_EL0[6:0].

PMCR_EL0 is in the Core power domain. Some or all RW fields of this register have defined reset values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

This register is only partially mapped to the internal PMCR System register. An external agent must use other means to discover the information held in PMCR[31:11], such as accessing PMCFGR and the ID registers.

**Attributes**

PMCR_EL0 is a 32-bit register.

**Field descriptions**

The PMCR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>11 10</th>
<th>7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ/WI</td>
<td>RES0</td>
<td>LCPD</td>
</tr>
</tbody>
</table>

**Bits [31:11]**

RAZ/WI. Hardware must implement this field as RAZ/WI. Software must not rely on the register reading as zero, and must use a read-modify-write sequence to write to the register.

**Bits [10:7]**

Reserved, RES0.

**LC, bit [6]**

Long cycle counter enable. Determines which PMCCNTR_EL0 bit generates an overflow recorded by PMOVSR[31].

0 Cycle counter overflow on increment that changes PMCCNTR_EL0[31] from 1 to 0.
1 Cycle counter overflow on increment that changes PMCCNTR_EL0[63] from 1 to 0.

ARM deprecates use of PMCR_EL0.LC = 0.

In an AArch64-only implementation, this field is RES1.

If this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.
DP, bit [5]
Disable cycle counter when event counting is prohibited. The possible values of this bit are:

0  PMCCNTR_EL0, if enabled, counts when event counting is prohibited.
1  PMCCNTR_EL0 does not count when event counting is prohibited.

Counting events is never prohibited in Non-secure state. However, there are some restrictions on counting events in Secure state. For more information about the interaction between the Performance Monitors and EL3, see Interaction with EL3 on page D5-1841.

If EL3 is not implemented, this field is RES0, otherwise it is an RW field.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field it resets to:

•  A value that is architecturally UNKNOWN if the reset is into an Exception level that is using AArch64.
•  0 if the reset is into an Exception level that is using AArch32.

X, bit [4]
Enable export of events in an IMPLEMENTATION DEFINED event stream. The possible values of this bit are:

0  Do not export events.
1  Export events where not prohibited.

This field enables the exporting of events over an event bus to another device, for example to an OPTIONAL trace macrocell. If the implementation does not include such an event bus then this field is RAZ/WI, otherwise it is an RW field.

In an implementation that includes an event bus, no events are exported when counting is prohibited.

This field does not affect the generation of Performance Monitors overflow interrupt requests or signaling to a cross-trigger interface (CTI) that can be implemented as signals exported from the PE.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field it resets to:

•  A value that is architecturally UNKNOWN if the reset is into an Exception level that is using AArch64.
•  0 if the reset is into an Exception level that is using AArch32.

D, bit [3]
Clock divider. The possible values of this bit are:

0  When enabled, PMCCNTR_EL0 counts every clock cycle.
1  When enabled, PMCCNTR_EL0 counts once every 64 clock cycles.

In an AArch64-only implementation this field is RES0, otherwise it is an RW field. If PMCR_EL0.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.

ARM deprecates use of PMCR_EL0.D = 1.

When this register has an architecturally-defined reset value, if this field is implemented as an RW field it resets to:

•  A value that is architecturally UNKNOWN if the reset is into an Exception level that is using AArch64.
•  0 if the reset is into an Exception level that is using AArch32.

C, bit [2]
Cycle counter reset. This bit is WO. The effects of writing to this bit are:

0  No action.
1  Reset PMCCNTR_EL0 to zero.

This bit is always RAZ.
Resetting PMCCNTR_EL0 does not clear the PMCCNTR_EL0 overflow bit to 0.

**P, bit [1]**

Event counter reset. This bit is WO. The effects of writing to this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No action.</td>
</tr>
<tr>
<td>1</td>
<td>Reset all event counters, not including PMCCNTR_EL0, to zero.</td>
</tr>
</tbody>
</table>

This bit is always RAZ.

Resetting the event counters does not clear any overflow bits to 0.

**E, bit [0]**

Enable. The possible values of this bit are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>All counters, including PMCCNTR_EL0, are disabled.</td>
</tr>
<tr>
<td>1</td>
<td>All counters are enabled by PMCNTENSEL_EL0.</td>
</tr>
</tbody>
</table>

This bit is RW.

When this register has an architecturally-defined reset value, this field resets to 0.

**Accessing the PMCR_EL0:**

PMCR_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xE04</td>
</tr>
</tbody>
</table>
I3.3.14 PMDEVAFF0, Performance Monitors Device Affinity register 0

The PMDEVAFF0 characteristics are:

Purpose

Copy of the low half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the Performance Monitor component relates to.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations

PMDEVAFF0 is in the Debug power domain.
Implementation of this register is OPTIONAL.

Attributes

PMDEVAFF0 is a 32-bit register.

Field descriptions

The PMDEVAFF0 bit assignments are:

```
   31 0

   MPIDR_EL1 low half
```

Bits [31:0]

MPIDR_EL1 low half. Read-only copy of the low half of MPIDR_EL1, as seen from the highest implemented Exception level.

Accessing the PMDEVAFF0:

PMDEVAFF0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFA8</td>
</tr>
</tbody>
</table>
I3.3.15 PMDEVAFF1, Performance Monitors Device Affinity register 1

The PMDEVAFF1 characteristics are:

**Purpose**
Copy of the high half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the Performance Monitor component relates to.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**
PMDEVAFF1 is in the Debug power domain.
Implementation of this register is OPTIONAL.

**Attributes**
PMDEVAFF1 is a 32-bit register.

**Field descriptions**
The PMDEVAFF1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>MPIDR_EL1 high half</td>
</tr>
</tbody>
</table>

**Accessing the PMDEVAFF1:**
PMDEVAFF1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFAC</td>
</tr>
</tbody>
</table>
I3.3.16 PMDEVARCH, Performance Monitors Device Architecture register

The PMDEVARCH characteristics are:

**Purpose**

Identifies the programmers’ model architecture of the Performance Monitor component.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMDEVARCH is in the Debug power domain.

Implementation of this register is OPTIONAL.

**Attributes**

PMDEVARCH is a 32-bit register.

**Field descriptions**

The PMDEVARCH bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>21 20 19 16 15 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ARCHITECT</td>
</tr>
</tbody>
</table>

**ARCHITECT, bits [31:21]**

Defines the architecture of the component. For Performance Monitors, this is ARM Limited.

Bits [31:28] are the JEP106 continuation code, 0x4.

Bits [27:21] are the JEP106 ID code, 0x3B.

**PRESENT, bit [20]**

When set to 1, indicates that the DEVARCH is present.

This field is 1 in ARMv8.

**REVISION, bits [19:16]**

Defines the architecture revision. For architectures defined by ARM this is the minor revision.

For Performance Monitors, the revision defined by ARMv8 is 0x0.

All other values are reserved.

**ARCHID, bits [15:0]**

Defines this part to be an ARMv8 debug component. For architectures defined by ARM this is further subdivided.

For Performance Monitors:

- Bits [15:12] are the architecture version, 0x2.
- Bits [11:0] are the architecture part number, 0xA16.
This corresponds to Performance Monitors architecture version PMUv3.

--- Note ---

The PMUv3 memory-mapped programmers' model can be used by devices other than ARMv8 processors. Software must determine whether the PMU is attached to an ARMv8 processor by using the PMDEVAFF0 and PMDEVAFF1 registers to discover the affinity of the PMU to any ARMv8 processors.

Accessing the PMDEVARCH:

PMDEVARCH can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFBC</td>
</tr>
</tbody>
</table>
I3.3.17 PMDEVTYPE, Performance Monitors Device Type register

The PMDEVTYPE characteristics are:

Purpose

Indicates to a debugger that this component is part of a PEs performance monitor interface.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

Configurations

PMDEVTYPE is in the Debug power domain.
Implementation of this register is OPTIONAL.

Attributes

PMDEVTYPE is a 32-bit register.

Field descriptions

The PMDEVTYPE bit assignments are:

<table>
<thead>
<tr>
<th>Bit (31:8)</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits</td>
<td>RES0</td>
<td>SUB</td>
<td>MAJOR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:8]

Reserved, RES0.

SUB, bits [7:4]

Subtype. Must read as 0x1 to indicate this is a component within a PE.

MAJOR, bits [3:0]

Major type. Must read as 0x6 to indicate this is a performance monitor component.

Accessing the PMDEVTYPE:

PMDEVTYPE can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFCC</td>
</tr>
</tbody>
</table>
### I3.3.18 PMEVCNTR<n>_EL0, Performance Monitors Event Count Registers, n = 0 - 30

The PMEVCNTR<n>_EL0 characteristics are:

**Purpose**

Holds event counter n, which counts events, where n is 0 to 30.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

External accesses to the performance monitors ignore PMUSERENR_EL0 and, if implemented, MDCR_EL2.{TPM, TPMCR, HPMN} and MDCR_EL3.TPM. This means that all counters are accessible regardless of the current EL or privilege of the access.

**Configurations**

External register PMEVCNTR<n>_EL0 is architecturally mapped to AArch64 System register PMEVCNTR<n>_EL0.

External register PMEVCNTR<n>_EL0 is architecturally mapped to AArch32 System register PMEVCNTR<n>_.

PMEVCNTR<n>_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**

PMEVCNTR<n>_EL0 is a 32-bit register.

**Field descriptions**

The PMEVCNTR<n>_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Event counter n</td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:0]**

Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the PMEVCNTR<n>_EL0:**

PMEVCNTR<n>_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0x000 + 8n</td>
</tr>
</tbody>
</table>
I3.3.19 PMEVTYPER<n>_EL0, Performance Monitors Event Type Registers, n = 0 - 30

The PMEVTYPER<n>_EL0 characteristics are:

**Purpose**
Configures event counter n, where n is 0 to 30.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**
External register PMEVTYPER<n>_EL0 is architecturally mapped to AArch64 System register PMEVTYPER<n>_EL0.
External register PMEVTYPER<n>_EL0 is architecturally mapped to AArch32 System register PMEVTYPER<n>_EL0.
PMEVTYPER<n>_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**
PMEVTYPER<n>_EL0 is a 32-bit register.

**Field descriptions**
The PMEVTYPER<n>_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24</th>
<th>10 9</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P U M RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

P, bit [31]
Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are:

0  Count events in EL1.
1  Do not count events in EL1.

This field resets to a value that is architecturally UNKNOWN.

U, bit [30]
User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are:

0  Count events in EL0.
1  Do not count events in EL0.

This field resets to a value that is architecturally UNKNOWN.
NSK, bit [29]

Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of P, events in Non-secure EL1 are counted.
Otherwise, events in Non-secure EL1 are not counted.
This field resets to a value that is architecturally UNKNOWN.

NSU, bit [28]

Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of U, events in Non-secure EL0 are counted.
Otherwise, events in Non-secure EL0 are not counted.
This field resets to a value that is architecturally UNKNOWN.

NSH, bit [27]

Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.
0 Do not count events in EL2.
1 Count events in EL2.
This field resets to a value that is architecturally UNKNOWN.

M, bit [26]

Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.
If the value of this bit is equal to the value of P, cycles in Secure EL3 are counted.
Otherwise, cycles in Secure EL3 are not counted.
Most applications can ignore this field and set its value to 0.

—— Note ———
This field is not visible in the AArch32 PMEVTYPER System register.

——— Note ————
This field resets to a value that is architecturally UNKNOWN.

MT, bit [25]

Multithreading. When the implementation is multi-threaded, the valid values for this bit are:
0 Count events only on controlling PE.
1 Count events from any PE with the same affinity at level 1 and above as this PE.

When the implementation is not multi-threaded, this bit is RES0.

—— Note ———

• An implementation is described as multi-threaded when the lowest level of affinity consists of logical PEs that are implemented using a multi-threading type approach. That is, the performance of PEs at the lowest affinity level is highly interdependent. On such an implementation, the value of MPIDR_EL1.MT, when read at the highest implemented Exception level, is 1.

• Events from a different thread of a multithreaded implementation are not Attributable to the thread counting the event.

This field resets to a value that is architecturally UNKNOWN.

Bits [24:10]

Reserved, RES0.
**evtCount, bits [9:0]**

Event to count. The event number of the event that is counted by event counter PMEVCNTR<\(n\)>_EL0.

Software must program this field with an event that is supported by the PE being programmed. There are three ranges of event numbers:

- Event numbers in the range \(0x000\) to \(0x03F\) are common architectural and microarchitectural events.
- Event numbers in the range \(0x040\) to \(0x0BF\) are ARM recommended common architectural and microarchitectural events.
- Event numbers in the range \(0x0C0\) to \(0x3FF\) are IMPLEMENTATION DEFINED events.

If evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the event type:

- For the range \(0x000\) to \(0x03F\), no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
- For IMPLEMENTATION DEFINED events, it is UNPREDICTABLE what event, if any, is counted, and the value returned by a direct or external read of the evtCount field is UNKNOWN.

--- **Note**

UNPREDICTABLE means the event must not expose privileged information.

---

ARM recommends that the behavior across a family of implementations is defined such that if a given implementation does not include an event from a set of common IMPLEMENTATION DEFINED events, then no event is counted and the value read back on evtCount is the value written.

This field resets to a value that is architecturally UNKNOWN.

**Accessing the PMEVTYPER<\(n\)>_EL0:**

PMEVTYPER<\(n\)>_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>(0x400 + 4n)</td>
</tr>
</tbody>
</table>
I3.3.20 PMINTENCLR_EL1, Performance Monitors Interrupt Enable Clear register

The PMINTENCLR_EL1 characteristics are:

**Purpose**

Disables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0. Reading the register shows which overflow interrupt requests are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMINTENCLR_EL1 is architecturally mapped to AArch64 System register PMINTENCLR_EL1.

External register PMINTENCLR_EL1 is architecturally mapped to AArch32 System register PMINTENCLR.

PMINTENCLR_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**

PMINTENCLR_EL1 is a 32-bit register.

**Field descriptions**

The PMINTENCLR_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31 30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;n&gt;, bit [n]</td>
</tr>
</tbody>
</table>

**C, bit [31]**

PMCCNTR_EL0 overflow interrupt request disable bit. Possible values are:

- 0: When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect.
- 1: When read, means the cycle counter overflow interrupt request is enabled. When written, disables the cycle count overflow interrupt request.

This field resets to a value that is architecturally UNKNOWN.

**P<n>, bit [n], for n = 0 to 30**

Event counter overflow interrupt request disable bit for PMEVCNTR<n>_EL0.

Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.

Possible values are:

- 0: When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is disabled. When written, has no effect.
- 1: When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is enabled. When written, disables the PMEVCNTR<n>_EL0 interrupt request.
This field resets to a value that is architecturally UNKNOWN.

**Accessing the PMINTENCLR_EL1:**

PMINTENCLR_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xC60</td>
</tr>
</tbody>
</table>
I3.3.21 PMINTENSET_EL1, Performance Monitors Interrupt Enable Set register

The PMINTENSET_EL1 characteristics are:

**Purpose**

Enables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0. Reading the register shows which overflow interrupt requests are enabled.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMINTENSET_EL1 is architecturally mapped to AArch64 System register PMINTENSET_EL1.

External register PMINTENSET_EL1 is architecturally mapped to AArch32 System register PMINTENSET.

PMINTENSET_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**

PMINTENSET_EL1 is a 32-bit register.

**Field descriptions**

The PMINTENSET_EL1 bit assignments are:

<table>
<thead>
<tr>
<th>31 30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>P&lt;n&gt;, bit [n]</td>
</tr>
</tbody>
</table>

**C, bit [31]**

PMCCNTR_EL0 overflow interrupt request enable bit. Possible values are:

0 When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect.

1 When read, means the cycle counter overflow interrupt request is enabled. When written, enables the cycle count overflow interrupt request.

This field resets to a value that is architecturally UNKNOWN.

**P<n>, bit [n], for n = 0 to 30**

Event counter overflow interrupt request enable bit for PMEVCNTR<n>_EL0.

Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.

Possible values are:

0 When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is disabled. When written, has no effect.

1 When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is enabled. When written, enables the PMEVCNTR<n>_EL0 interrupt request.
This field resets to a value that is architecturally **UNKNOWN**.

**Accessing the PMINTENSET_EL1:**

PMINTENSET_EL1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xC40</td>
</tr>
</tbody>
</table>
I3.3.22 PMITCTRL, Performance Monitors Integration mode Control register

The PMITCTRL characteristics are:

**Purpose**

Enables the Performance Monitors to switch from default mode into integration mode, where test software can control directly the inputs and outputs of the PE, for integration testing or topology detection.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>IMP DEF</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

It is IMPLEMENTATION DEFINED whether PMITCTRL is implemented in the Core power domain or in the Debug power domain. Some or all RW fields of this register have defined reset values, and:

- The register is not affected by a Warm reset.
- If the register is implemented in the Core power domain the reset values apply on a Cold reset, and the register is not affected by an External debug reset.
- If the register is implemented in the Debug power domain the reset values apply on an External debug reset, and the register is not affected by a Cold reset.

Implementation of this register is OPTIONAL.

**Attributes**

PMITCTRL is a 32-bit register.

**Field descriptions**

The PMITCTRL bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>IME</td>
</tr>
</tbody>
</table>

**Bits [31:1]**

Reserved, RES0.

**IME, bit [0]**

Integration mode enable. When IME == 1, the device reverts to an integration mode to enable integration testing or topology detection. The integration mode behavior is IMPLEMENTATION DEFINED.

- 0 Normal operation.
- 1 Integration mode enabled.

When this register has an architecturally-defined reset value, this field resets to 0.
Accessing the PMITCTRL:

PMITCTRL can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xF00</td>
</tr>
</tbody>
</table>
I3.3.23   PMLAR, Performance Monitors Lock Access Register

The PMLAR characteristics are:

**Purpose**
Allows or disallows access to the Performance Monitors registers through a memory-mapped interface.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>WO</th>
</tr>
</thead>
</table>

**Configurations**
PMLAR is in the Debug power domain.
If optional memory-mapped access to the external debug interface is supported then an optional Software Lock can be implemented as part of CoreSight compliance.
PMLAR ignores writes if the Software Lock is not implemented and ignores writes for other accesses to the external debug interface.
The Software Lock provides a lock to prevent memory-mapped writes to the Performance Monitors registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Performance Monitors registers. It does not, and cannot, prevent all accidental or malicious damage.
Software uses PMLAR to set or clear the lock, and PMLSR to check the current status of the lock.

**Attributes**
PMLAR is a 32-bit register.

**Field descriptions**
The PMLAR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>KEY</td>
<td></td>
</tr>
</tbody>
</table>

**KEY, bits [31:0]**
Lock Access control. Writing the key value 0xC5ACCE55 to this field unlocks the lock, enabling write accesses to this component's registers through a memory-mapped interface.
Writing any other value to this register locks the lock, disabling write accesses to this component's registers through a memory mapped interface.

**Accessing the PMLAR:**
PMLAR can be accessed through a memory-mapped access to the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFB0</td>
</tr>
</tbody>
</table>
I3.3.24 PMLSR, Performance Monitors Lock Status Register

The PMLSR characteristics are:

Purpose

Indicates the current status of the software lock for Performance Monitors registers.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

Configurations

PMLSR is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

If OPTIONAL memory-mapped access to the external debug interface is supported then an OPTIONAL Software Lock can be implemented as part of CoreSight compliance.

PMLSR is RAZ if the Software Lock is not implemented and is RAZ for other accesses to the external debug interface.

The Software Lock provides a lock to prevent memory-mapped writes to the Performance Monitors registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Performance Monitors registers. It does not, and cannot, prevent all accidental or malicious damage.

Software uses PMLAR to set or clear the lock, and PMLSR to check the current status of the lock.

Attributes

PMLSR is a 32-bit register.

Field descriptions

The PMLSR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES0 | SLI | SLK | nTT |

Bits [31:3]

Reserved, RES0.

nTT, bit [2]

Not thirty-two bit access required. RAZ.

SLK, bit [1]

Software Lock status for this component. For an access to LSR that is not a memory-mapped access, or when the Software Lock is not implemented, this field is RES0.
For memory-mapped accesses when the software lock is implemented, possible values of this field are:

0  Lock clear. Writes are permitted to this component's registers.
1  Lock set. Writes to this component's registers are ignored, and reads have no side effects.

When this register has an architecturally-defined reset value, this field resets to 1.

SLI, bit [0]

Software Lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is IMPLEMENTATION DEFINED. Permitted values are:

0  Software Lock not implemented or not memory-mapped access.
1  Software Lock implemented and memory-mapped access.

Accessing the PMLSR:

PMLSR can be accessed through a memory-mapped access to the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFB4</td>
</tr>
</tbody>
</table>
I3.3.25  PMOVSCLR_EL0, Performance Monitors Overflow Flag Status Clear register

The PMOVSCLR_EL0 characteristics are:

Purpose

Contains the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0, and each of the implemented event counters PMEVCNTR<n>. Writing to this register clears these bits.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
<td></td>
</tr>
</tbody>
</table>

Configurations

External register PMOVSCLR_EL0 is architecturally mapped to AArch64 System register PMOVSCLR_EL0.

External register PMOVSCLR_EL0 is architecturally mapped to AArch32 System register PMOVSR.

PMOVSCLR_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

Attributes

PMOVSCLR_EL0 is a 32-bit register.

Field descriptions

The PMOVSCLR_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>31 30</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>P&lt;n&gt;, bit [n]</td>
<td></td>
</tr>
</tbody>
</table>

C, bit [31]

PMCCNTR_EL0 overflow bit. Possible values are:

0    When read, means the cycle counter has not overflowed. When written, has no effect.
1    When read, means the cycle counter has overflowed. When written, clears the overflow bit to 0.

PMCR_EL0.LC controls whether an overflow is detected from PMCCNTR_EL0[31] or from PMCCNTR_EL0[63].

This field resets to a value that is architecturally UNKNOWN.

P<n>, bit [n], for n = 0 to 30

Event counter overflow clear bit for PMEVCNTR<n>_EL0.

Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.

Possible values of each bit are:

0    When read, means that PMEVCNTR<n>_EL0 has not overflowed. When written, has no effect.
1    When read, means that PMEVCNTR<n>_EL0 has overflowed. When written, clears the PMEVCNTR<n>_EL0 overflow bit to 0.
This field resets to a value that is architecturally **UNKNOWN**.

**Accessing the PMOVSCLR_EL0:**

PMOVSCLR_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xC80</td>
</tr>
</tbody>
</table>
I3.3.26 PMOVSSET_EL0, Performance Monitors Overflow Flag Status Set register

The PMOVSSET_EL0 characteristics are:

**Purpose**

Sets the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0, and each of the implemented event counters PMEVCNTR<\(n\)>.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMOVSSET_EL0 is architecturally mapped to AArch64 System register PMOVSSET_EL0.

External register PMOVSSET_EL0 is architecturally mapped to AArch32 System register PMOVSSET.

PMOVSSET_EL0 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.

**Attributes**

PMOVSSET_EL0 is a 32-bit register.

**Field descriptions**

The PMOVSSET_EL0 bit assignments are:

<table>
<thead>
<tr>
<th>C, bit [31]</th>
<th>P&lt;(n)&gt;, bit [n]</th>
</tr>
</thead>
</table>

**C, bit [31]**

PMCCNTR_EL0 overflow bit. Possible values are:

| 0 | When read, means the cycle counter has not overflowed. When written, has no effect. |
| 1 | When read, means the cycle counter has overflowed. When written, sets the overflow bit to 1. |

This field resets to a value that is architecturally UNKNOWN.

**P<\(n\)>, bit [n], for \(n = 0 \text{ to } 30**

Event counter overflow set bit for PMEVCNTR<\(n\)>_EL0.

Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.

Possible values are:

| 0 | When read, means that PMEVCNTR<\(n\)>_EL0 has not overflowed. When written, has no effect. |
| 1 | When read, means that PMEVCNTR<\(n\)>_EL0 has overflowed. When written, sets the PMEVCNTR<\(n\)>_EL0 overflow bit to 1. |

This field resets to a value that is architecturally UNKNOWN.
Accessing the PMOVSET_EL0:

PMOVSET_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xCC0</td>
</tr>
</tbody>
</table>
### PMPIDR0, Performance Monitors Peripheral Identification Register 0

The PMPIDR0 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMPIDR0 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

PMPIDR0 is a 32-bit register.

**Field descriptions**

The PMPIDR0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PART_0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**PART_0, bits [7:0]**

Part number, least significant byte.

**Accessing the PMPIDR0:**

PMPIDR0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFE0</td>
</tr>
</tbody>
</table>
### I3.3.28 PMPIDR1, Performance Monitors Peripheral Identification Register 1

The PMPIDR1 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMPIDR1 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

PMPIDR1 is a 32-bit register.

**Field descriptions**

The PMPIDR1 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>8:7</td>
<td>DES_0</td>
</tr>
<tr>
<td>4:3</td>
<td>PART_1</td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**DES_0, bits [7:4]**

Designer, least significant nibble of JEP106 ID code. For ARM Limited, this field is 0b1011.

**PART_1, bits [3:0]**

Part number, most significant nibble.

**Accessing the PMPIDR1:**

PMPIDR1 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFE4</td>
</tr>
</tbody>
</table>
I3.3.29   PMPIDR2, Performance Monitors Peripheral Identification Register 2

The PMPIDR2 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

PMPIDR2 is in the Debug power domain.

Implementation of this register is OPTIONAL.

This register is required for CoreSight compliance.

**Attributes**

PMPIDR2 is a 32-bit register.

**Field descriptions**

The PMPIDR2 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>REVISION</td>
<td>DES_1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**REVISION, bits [7:4]**

Part major revision. Parts can also use this field to extend Part number to 16-bits.

**JEDEC, bit [3]**

RAO. Indicates a JEP106 identity code is used.

**DES_1, bits [2:0]**

Designer, most significant bits of JEP106 ID code. For ARM Limited, this field is 0b011.

**Accessing the PMPIDR2:**

PMPIDR2 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFE8</td>
</tr>
</tbody>
</table>
I3.3.30   **PMPIDR3, Performance Monitors Peripheral Identification Register 3**

The PMPIDR3 characteristics are:

**Purpose**  
Provides information to identify a Performance Monitor component.  
For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**  
This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**  
PMPIDR3 is in the Debug power domain.  
Implementation of this register is OPTIONAL.  
This register is required for CoreSight compliance.

**Attributes**  
PMPIDR3 is a 32-bit register.

**Field descriptions**  
The PMPIDR3 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RES0</td>
<td>REVAND</td>
<td>CMOD</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits [31:8]**  
Reserved, RES0.

**REVAND, bits [7:4]**  
Part minor revision. Parts using PMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number.

**CMOD, bits [3:0]**  
Customer modified. Indicates someone other than the Designer has modified the component.

**Accessing the PMPIDR3:**  
PMPIDR3 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFEC</td>
</tr>
</tbody>
</table>
### I3.3.31 PMPIDR4, Performance Monitors Peripheral Identification Register 4

The PMPIDR4 characteristics are:

**Purpose**

Provides information to identify a Performance Monitor component.

For more information see *About the Peripheral identification scheme* on page K2-5504.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

**Configurations**

- PMPIDR4 is in the Debug power domain.
- Implementation of this register is OPTIONAL.
- This register is required for CoreSight compliance.

**Attributes**

- PMPIDR4 is a 32-bit register.

**Field descriptions**

The PMPIDR4 bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
</tr>
<tr>
<td>8-7</td>
<td>SIZE, bits [7:4]</td>
</tr>
<tr>
<td>4-3</td>
<td>DES_2, bits [3:0]</td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**SIZE, bits [7:4]**

Size of the component. RAZ. Log2 of the number of 4KB pages from the start of the component to the end of the component ID registers.

**DES_2, bits [3:0]**

Designer, JEP106 continuation code, least significant nibble. For ARM Limited, this field is 0b0100.

**Accessing the PMPIDR4:**

PMPIDR4 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xFD0</td>
</tr>
</tbody>
</table>
### I3.3.32 PMSWINC_EL0, Performance Monitors Software Increment register

The PMSWINC_EL0 characteristics are:

**Purpose**

Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see SW_INCR.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>SLK</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>Error</td>
<td>WI</td>
<td>WO</td>
</tr>
</tbody>
</table>

**Configurations**

External register PMSWINC_EL0 is architecturally mapped to AArch64 System register PMSWINC_EL0.

External register PMSWINC_EL0 is architecturally mapped to AArch32 System register PMSWINC.

PMSWINC_EL0 is in the Core power domain.

Implementation of this register is OPTIONAL.

If this register is implemented, use of it is deprecated.

If 1 is written to bit [n] from the external debug interface, it is CONSTRAINED UNPREDICTABLE whether or not a SW_INCR event is created for counter n. This is consistent with not implementing the register in the external debug interface.

**Attributes**

PMSWINC_EL0 is a 32-bit register.

**Field descriptions**

The PMSWINC_EL0 bit assignments are:

![](https://example.com/diagram)

**Bit [31]**

Reserved, RES0.

**P<n>, bit [n], for n = 0 to 30**

Event counter software increment bit for PMEVCNTR<n>_EL0.

P<n> is WI if n >= PMCR_EL0.N, the number of implemented counters.

Otherwise, the effects of writing to this bit are:

1. **0**: No action. The write to this bit is ignored.
2. **1**: It is CONSTRAINED UNPREDICTABLE whether a SW_INCR event is generated for event counter n.
Accessing the PMSWINC_EL0:

PMSWINC_EL0 can be accessed through the external debug interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMU</td>
<td>0xCA0</td>
</tr>
</tbody>
</table>
I3.4 Generic Timer memory-mapped registers overview

The Generic Timer memory-mapped registers are implemented as multiple register frames, with each register frame having its own base address, as follows:

- A single CNTCTLBase register frame, at base address CNTCTLBase.
- Between one and seven CNTBaseN register frames, each with its own base address CNTBaseN.
- For each CNTBaseN register frame, if required, a CNTEL0BaseN register frame, at base address CNTEL0BaseN, that provides an EL0 view of the CNTBaseN register frame.

For more information, see:

- Memory-mapped timer components on page I1-5128.
- The CNTBaseN and CNTEL0BaseN frames on page I1-5130. This section includes the memory map of the CNTBaseN and CNTBaseN register frames.
- The CNTCTLBase frame on page I1-5129. This section includes the memory map of the CNTCTLBase register frame.
- Providing a complete set of counter and timer features on page I1-5132.
I3.5  Generic Timer memory-mapped register descriptions

This section describes the Generic Timer registers. *Generic Timer memory-mapped registers overview on page I3-5198* gives an overview of these registers, and includes links to their memory maps.
I3.5.1 CNTACR<\text{n}>, Counter-timer Access Control Registers, \(n = 0 - 7\)

The CNTACR<\text{n}> characteristics are:

**Purpose**

Provides top-level access controls for the elements of a timer frame. CNTACR<\text{n}> provides the controls for frame CNTBaseN.

In addition to the CNTACR<\text{n}> control:
- CNTNSAR controls whether CNTACR<\text{n}> is accessible by Non-secure accesses.
- If frame CNTEL0BaseN is implemented, the CNTEL0ACR in frame CNTBaseN provides additional control of accesses to frame CNTEL0BaseN.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RW</th>
</tr>
</thead>
</table>

In a system that implements both Secure and Non-secure states:
- CNTACR<\text{n}> is always accessible by Secure accesses.
- CNTNSAR.NS<\text{n}> determines whether CNTACR<\text{n}> is accessible by Non-secure accesses.

**Configurations**

The power domain of CNTACR<\text{n}> is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which it is implemented, RW fields in this register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Implemented only if the value of CNTTIDR.Frame<\text{n}> is 1.

An implementation of the counters might not provide configurable access to some or all of the features. In this case, the associated field in the CNTACR<\text{n}> register is:
- RAZ/WI if access is always denied.
- RAO/WI if access is always permitted.

**Attributes**

CNTACR<\text{n}> is a 32-bit register.

**Field descriptions**

The CNTACR<\text{n}> bit assignments are:
Bits [31:6]

Reserved, RES0.

RWPT, bit [5]

Read/write access to the EL1 Physical Timer registers CNTP_CVAL, CNTP_TVAL, and CNTP_CTL, in frame <n>. The possible values of this bit are:

0  No access to the EL1 Physical Timer registers in frame <n>. The registers are RES0.
1  Read/write access to the EL1 Physical Timer registers in frame <n>.

RWVT, bit [4]

Read/write access to the Virtual Timer register CNTV_CVAL, CNTV_TVAL, and CNTV_CTL, in frame <n>. The possible values of this bit are:

0  No access to the Virtual Timer registers in frame <n>. The registers are RES0.
1  Read/write access to the Virtual Timer registers in frame <n>.

RVOFF, bit [3]

Read-only access to CNTVOFF, in frame <n>. The possible values of this bit are:

0  No access to CNTVOFF in frame <n>. The register is RES0.
1  Read-only access to CNTVOFF in frame <n>.

RFRQ, bit [2]

Read-only access to CNTFRQ, in frame <n>. The possible values of this bit are:

0  No access to CNTFRQ in frame <n>. The register is RES0.
1  Read-only access to CNTFRQ in frame <n>.

RVCT, bit [1]

Read-only access to CNTVCT, in frame <n>. The possible values of this bit are:

0  No access to CNTVCT in frame <n>. The register is RES0.
1  Read-only access to CNTVCT in frame <n>.

RPCT, bit [0]

Read-only access to CNTPCT, in frame <n>. The possible values of this bit are:

0  No access to CNTPCT in frame <n>. The register is RES0.
1  Read-only access to CNTPCT in frame <n>.

Accessing the CNTACR<n>:

CNTACR<n> can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTCTLBase</td>
<td>0x040 + 4n</td>
</tr>
</tbody>
</table>
I3.5.2 CNTCR, Counter Control Register

The CNTCR characteristics are:

Purpose

Enables the counter, controls the counter frequency setting, and controls counter behavior during debug.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RW</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In a system that implements both Secure and Non-secure states, this register is only writable by Secure accesses.

Configurations

The power domain of CNTCR is IMPLEMENTATION DEFINED.

Some or all fields in this register have defined reset values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Attributes

CNTCR is a 32-bit register.

Field descriptions

The CNTCR bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>18</th>
<th>17</th>
<th>8</th>
<th>7</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>FREQ</td>
<td>RES0</td>
<td>EN</td>
<td>HDBG</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits [31:18]

Reserved, RES0.

FCREQ, bits [17:8]

Frequency change request. Indicates the number of the entry in the Frequency modes table to select. Selecting an unimplemented entry, or an entry that contains 0, has no effect on the counter.

The maximum number of entries in the Frequency modes table is IMPLEMENTATION DEFINED up to a maximum of 1004 entries, see The Frequency modes table on page I1-5125. An implementation is only required to implement an FCREQ field that can hold values from 0 to the highest supported Frequency modes table entry. Any unrequired most-significant bits of FCREQ can be implemented as RES0.

When this register has an architecturally-defined reset value, this field resets to 0.

Bits [7:2]

Reserved, RES0.
HDBG, bit [1]

Halt-on-debug. Controls whether a Halt-on-debug signal halts the system counter:

0  System counter ignores Halt-on-debug.
1  Asserted Halt-on-debug signal halts system counter update.

This field resets to a value that is architecturally UNKNOWN.

EN, bit [0]

Enables the counter:

0  System counter disabled.
1  System counter enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the CNTCR:

CNTCR can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0x000</td>
</tr>
</tbody>
</table>
I3.5.3 CNTCV, Counter Count Value register

The CNTCV characteristics are:

**Purpose**
Indicates the current count value.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RW in CNTControlBase, RO in CNTReadBase</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTControlBase</td>
<td>RW</td>
</tr>
<tr>
<td>CNTReadBase</td>
<td>RO</td>
</tr>
</tbody>
</table>

A write to CNTCV must be visible in the CNTPCT register of each running processor in a finite time.

For the writable copy of the register:
- If the counter is enabled, the effect of writing to the register is UNKNOWN.
- If the system implements both Secure and Non-secure states, the register is writable only by Secure accesses.

In an implementation that supports 64-bit atomic memory accesses, this register must be accessible using a 64-bit atomic access.

**Configurations**
The power domain of CNTCV is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

**Attributes**
CNTCV is a 64-bit register.

**Field descriptions**
The CNTCV bit assignments are:

<table>
<thead>
<tr>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CountValue</td>
</tr>
</tbody>
</table>

**CountValue, bits [63:0]**
Indicates the counter value.
Accessing the CNTCV:

CNTCV[31:0] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0x008</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTReadBase</td>
<td>0x000</td>
</tr>
</tbody>
</table>

CNTCV[63:32] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0x00C</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTReadBase</td>
<td>0x004</td>
</tr>
</tbody>
</table>
I3.5.4 CNTEL0ACR, Counter-timer EL0 Access Control Register

The CNTEL0ACR characteristics are:

Purpose

An implementation of CNTEL0ACR in the frame at CNTHBaseN controls whether the CNTPCT, CNTVT, CNTFRQ, EL1 Physical Timer, and Virtual Timer registers are visible in the frame at CNTEL0BaseN.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RW</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td></td>
</tr>
</tbody>
</table>

If CNTEL0ACR is implemented, it is implemented as a RW register in the CNTHBaseN frame when the value of bit[0] of CNTTIDR.Frame<n> is 1, otherwise the encoding is RES0.

If CNTEL0ACR is not implemented:

- The register location is RAZ/WI.
- The registers CNTFRQ, CNTP_CTL, CNTP_CVAL, CNTP_TV, CNTPCT, CNTV_CTL, CNTV_CVAL, CNTV_TV, and CNTVCT are not visible in the corresponding CNTEL0BaseN frame.

Configurations

The power domain of CNTEL0ACR is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which it is implemented, RW fields in this register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Implementation of this register is OPTIONAL.

Attributes

CNTEL0ACR is a 32-bit register.

Field descriptions

The CNTEL0ACR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>10:0</td>
<td>Reserved, RES0</td>
</tr>
</tbody>
</table>

Bits [31:10]

Reserved, RES0.
EL0PTEN, bit [9]

Second view read/write access control for the EL1 Physical Timer registers. This bit controls whether the CNTP_CVAL, CNTP_TVVAL, and CNTP_CTL registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame. The possible values of this bit are:

0  No access. Registers are RES0 in the second view.
1  Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.

EL0VTEN, bit [8]

Second view read/write access control for the Virtual Timer registers. This bit controls whether the CNTV_CVAL, CNTV_TVVAL, and CNTV_CTL registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame. The possible values of this bit are:

0  No access. Registers are RES0 in the second view.
1  Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.

The definition of this bit means that, if the Virtual Timer registers are not implemented in the current CNTBaseN frame, then the Virtual Timer register addresses are RES0 in the corresponding CNTEL0BaseN frame, regardless of the value of this bit.

Bits [7:2]

Reserved, RES0.

EL0VCTEN, bit [1]

Second view read access control for CNTVCT and CNTFRQ. The possible values of this bit are:

0  CNTVCT is not visible in the second view.

If EL0PCTEN is set to 0, CNTFRQ is not visible in the second view.

1  Access permitted. If CNTVCT and CNTFRQ are visible in the current frame then they are visible in the second view.

EL0PCTEN, bit [0]

Second view read access control for CNTPCT and CNTFRQ. The possible values of this bit are:

0  CNTPCT is not visible in the second view.

If EL0VCTEN is set to 0, CNTFRQ is not visible in the second view.

1  Access permitted. If CNTPCT and CNTFRQ are visible in the current frame then they are visible in the second view.

Accessing the CNTEL0ACR:

CNTEL0ACR can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x014</td>
</tr>
</tbody>
</table>
I3.5.5   CNTFID0, Counter Frequency ID

The CNTFID0 characteristics are:

Purpose
Indicates the base frequency of the system counter.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO or RW</th>
</tr>
</thead>
</table>

Configurations

The power domain of CNTFID0 is IMPLEMENTATION DEFINED.

If this register is implemented as an RW register, on a reset of the reset domain in which it is implemented, RW fields in this register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

The possible frequencies for the system counter are stored in the Frequency modes table as 32-bit words starting with the base frequency, CNTFID0, see The Frequency modes table on page I1-5125.

The final entry in the Frequency modes table must be followed by a 32-bit word of zero value, to mark the end of the table.

Typically, the Frequency modes table will be in read-only memory. However, a system implementation might use read/write memory for the table, and initialize the table entries as part of its start-up sequence.

If the Frequency modes table is in read/write memory, ARM strongly recommends that the table is not updated once the system is running.

Attributes

CNTFID0 is a 32-bit register.

Field descriptions

The CNTFID0 bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td></td>
</tr>
</tbody>
</table>

Frequency, bits [31:0]
The base frequency of the system counter, in Hz.

Accessing the CNTFID0:

CNTFID0 can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0x020</td>
</tr>
</tbody>
</table>
I3.5.6 CNTFID<n>, Counter Frequency IDs, n > 0

The CNTFID<n> characteristics are:

Purpose

Indicates alternative system counter update frequencies.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO or RW</td>
</tr>
</tbody>
</table>

Configurations

The power domain of CNTFID<n> is IMPLEMENTATION DEFINED.

If this register is implemented as an RW register, on a reset of the reset domain in which it is implemented, RW fields in this register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

The possible frequencies for the system counter are stored in the Frequency modes table as 32-bit words starting with the base frequency, CNTFID0, see The Frequency modes table on page I1-5125.

The number of CNTFID<n> registers is IMPLEMENTATION DEFINED, and the only required CNTFID<n> register is CNTFID0.

The final entry in the Frequency modes table must be followed by a 32-bit word of zero value, to mark the end of the table.

Typically, the Frequency modes table will be in read-only memory. However, a system implementation might use read/write memory for the table, and initialise the table entries as part of its start-up sequence.

If the Frequency modes table is in read/write memory, ARM strongly recommends that the is not updated once the system is running.

Attributes

CNTFID<n> is a 32-bit register.

Field descriptions

The CNTFID<n> bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Frequency</td>
</tr>
</tbody>
</table>

Frequency, bits [31:0]

A system counter update frequency, in Hz. Must be an exact divisor of the base frequency. ARM strongly recommends that all frequency values in the Frequency modes table are integer power-of-two divisors of the base frequency.

When the system timer is operating at a lower frequency than the base frequency, the increment applied at each counter update is given by:

\[ \text{increment} = (\text{base frequency}) / (\text{selected frequency}) \]
Accessing the CNTFID<n>:

CNTFID<n> can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0x020 + 4n</td>
</tr>
</tbody>
</table>
I3.5.7 CNTFRQ, Counter-timer Frequency

The CNTFRQ characteristics are:

Purpose

This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTCTLB</td>
<td>RW</td>
</tr>
<tr>
<td>CNTBaseN</td>
<td>Config-RO</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

For the CNTBaseN and CNTEL0BaseN frames:

- A RO copy of CNTFRQ is implemented in the CNTBaseN frame when both:
  - CNTACR<\text{n}>.RFREQ is 1.
  - Bit[0] of CNTTIDR.Frame<\text{n}> is 1.
  - Otherwise the encoding in CNTBaseN is RES0.

- When CNTFRQ is RO in the CNTBaseN frame, it is also RO in the CNTEL0BaseN frame if bit[2] of CNTTIDR.Frame<\text{n}> is 1 and either:
  - The value of CNTEL0ACR.EL0VCTEN is 1.
  - The value of CNTEL0ACR.EL0PCTEN is 1.
  - Otherwise the CNTFRQ encoding in CNTEL0BaseN frame is RES0.

In a system that implements both Secure and Non-secure states, this register is only accessible by Secure accesses.

Configurations

The power domain of CNTFRQ is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Attributes

CNTFRQ is a 32-bit register.

Field descriptions

The CNTFRQ bit assignments are:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

Clock frequency

Bits [31:0]

Clock frequency. Indicates the system counter clock frequency, in Hz.
## Accessing the CNTFRQ:

CNTFRQ can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x010</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTL0BaseN</td>
<td>0x010</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTCTLBase</td>
<td>0x000</td>
</tr>
</tbody>
</table>
### I3.5.8 CNTNSAR, Counter-timer Non-secure Access Register

The CNTNSAR characteristics are:

**Purpose**

Provides the highest-level control of whether frames CNTBaseN and CNTEL0BaseN are accessible by Non-secure accesses.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RW</th>
</tr>
</thead>
</table>

In a system that implements both Secure and Non-secure states, this register is only accessible by Secure accesses.

**Configurations**

The power domain of CNTNSAR is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which it is implemented, RW fields in this register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see `Power and reset domains for the system level implementation of the Generic Timer` on page I1-5122.

**Attributes**

CNTNSAR is a 32-bit register.

**Field descriptions**

The CNTNSAR bit assignments are:

<table>
<thead>
<tr>
<th>Bit assignments</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>30-8</td>
</tr>
<tr>
<td>7</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

**Bits [31:8]**

Reserved, RES0.

**NS<n>, bit [n], for n = 0 to 7**

Non-secure access to frame n. The possible values of this bit are:

- 0: Secure access only. Behaves as RES0 to Non-secure accesses.
- 1: Secure and Non-secure accesses permitted.

This bit also determines whether, in the CNTCTLBase frame, CNTACR<n> and CNTVOFF<n> are accessible to Non-secure accesses.
If frame CNTBase<n>:
- Is not implemented, then NS<n> is RES0.
- Is not Configurable access, and is accessible only by Secure accesses, then NS<n> is RES0.
- Is not Configurable access, and is accessible by both Secure and Non-secure accesses, then NS<n> is RES1.

**Accessing the CNTNSAR:**

CNTNSAR can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTCTLB</td>
<td>0x004</td>
</tr>
</tbody>
</table>
### I3.5.9 CNTP_CTL, Counter-timer Physical Timer Control

The CNTP_CTL characteristics are:

**Purpose**

Control register for the physical timer.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTPBaseN</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

CNTP_CTL is implemented as a RW register in the CNTPBaseN frame when both:
- The value of CNTACR<\text{n}>.RWPT is 1.
- Bit[0] of CNTTIDR.Frame<\text{n}> is 1.

Otherwise the encoding in the CNTPBaseN frame is RES0.

When CNTP_CTL is implemented as a RW register in the CNTPBaseN frame, it is also implemented as a RW register in the CNTEL0BaseN frame if both:
- The value of CNTEL0ACR.EL0PTEN is 1.
- Bit[2] of CNTTIDR.Frame<\text{n}> is 1.

Otherwise the CNTP_CTL register in the CNTEL0BaseN frame is RES0.

**Configurations**

The power domain of CNTP_CTL is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see *Power and reset domains for the system level implementation of the Generic Timer* on page I1-5122.

**Attributes**

CNTP_CTL is a 32-bit register.

**Field descriptions**

The CNTP_CTL bit assignments are:

```
31 32 31 30 3 2 1 0

RES0
```

**Bits [31:3]**

Reserved, RES0.
ISTATUS, bit [2]
The status of the timer. This bit indicates whether the timer condition is met:
0 Timer condition is not met.
1 Timer condition is met.

When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see Operation of the CompareValue views of the timers on page D6-1884 and Operation of the TimerValue views of the timers on page D6-1885.

This bit is read-only.

IMASK, bit [1]
Timer interrupt mask bit. Permitted values are:
0 Timer interrupt is not masked by the IMASK bit.
1 Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

ENABLE, bit [0]
Enables the timer. Permitted values are:
0 Timer disabled.
1 Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTP_TVAL continues to count down.

--- Note ---
Disabling the output signal might be a power-saving option.

Accessing the CNTP_CTL:

CNTP_CTL can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x02C</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x02C</td>
</tr>
</tbody>
</table>
I3.5.10   CNTP_CVAL, Counter-ti mer Physical Timer CompareValue

The CNTP_CVAL characteristics are:

Purpose

Holds the 64-bit compare value for the EL1 physical timer.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

CNTP_CVAL is implemented as a RW register in the CNTBaseN frame when both:

- The value of CNTACR<n>.RWPT is 1.
- Bit[0] of CNTTIDR.Frame<n> is 1.

Otherwise the encoding in the CNTBaseN frame is RES0.

When CNTP_CVAL is implemented as a RW register in the CNTBaseN frame, it is also implemented as a RW register in the CNTEL0BaseN frame if both:

- The value of CNTEL0ACR.EL0PTEN is 1.

Otherwise the CNTP_CVAL register in the CNTEL0BaseN frame is RES0.

If the implementation supports 64-bit atomic accesses, then the CNTP_CVAL register must be accessible as an atomic 64-bit value.

Configurations

The power domain of CNTP_CVAL is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Attributes

CNTP_CVAL is a 64-bit register.

Field descriptions

The CNTP_CVAL bit assignments are:

<table>
<thead>
<tr>
<th>Bits [63:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL1 physical timer compare value</td>
</tr>
</tbody>
</table>

EL1 physical timer compare value.
Accessing the CNTP_CVAL:

CNTP_CVAL[31:0] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x020</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x020</td>
</tr>
</tbody>
</table>

CNTP_CVAL[63:32] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x024</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x024</td>
</tr>
</tbody>
</table>
I3.5.11  CNTP_TVAL, Counter-timer Physical Timer TimerValue

The CNTP_TVAL characteristics are:

**Purpose**

Holds the timer value for the EL1 physical timer. This provides a 32-bit downcounter.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

CNTP_TVAL is implemented as a RW register in the CNTBaseN frame when both:

- The value of CNTACR<n>.RWPT is 1.
- Bit[0] of CNTTIDR.Frame<n> is 1.

Otherwise the encoding in the CNTBaseN frame is RES0.

When CNTP_TVAL is implemented as a RW register in the CNTBaseN frame, it is also implemented as RW in the CNTEL0BaseN frame if both:

- The value of CNTEL0ACR.EL0PTEN is 1.

Otherwise the CNTP_TVAL register in the CNTEL0BaseN frame is RES0.

**Configurations**

The power domain of CNTP_TVAL is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see *Power and reset domains for the system level implementation of the Generic Timer* on page I1-5122.

**Attributes**

CNTP_TVAL is a 32-bit register.

**Field descriptions**

The CNTP_TVAL bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-0</td>
<td>EL1 physical timer value</td>
</tr>
</tbody>
</table>

**Bits [31:0]**

EL1 physical timer value.
**Accessing the CNTP_TVAL:**

CNTP_TVAL can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x028</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTELOBaseN</td>
<td>0x028</td>
</tr>
</tbody>
</table>
### I3.5.12 CNTPCT, Counter-timer Physical Count

The CNTPCT characteristics are:

**Purpose**

Holds the 64-bit physical count value.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RO</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

CNTPCT is implemented as a RO register in the CNTBaseN frame when both:

- The value of CNTACR<\text{n}>.RPCT is 1.
- Bit[0] of CNTTIDR.Frame<\text{n}> is 1.

Otherwise the encoding in the CNTBaseN frame is res0.

When CNTPCT is implemented as a RO register in the CNTBaseN frame, it is also implemented as a RO register in the CNTEL0BaseN frame if both:

- The value of CNTEL0ACR.EL0PCTEN is 1.
- Bit[2] of CNTTIDR.Frame<\text{n}> is 1.

Otherwise the CNTPCT register in the CNTEL0BaseN frame is res0.

If the implementation supports 64-bit atomic accesses, then the CNTPCT register must be accessible as an atomic 64-bit value.

**Configurations**

The power domain of CNTPCT is IMPLEMENTATION DEFINED.

For more information see *Power and reset domains for the system level implementation of the Generic Timer* on page I1-5122.

**Attributes**

CNTPCT is a 64-bit register.

**Field descriptions**

The CNTPCT bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>Physical count value</td>
</tr>
<tr>
<td>62</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits [63:0]

Physical count value.
Accessing the CNTPCT:

CNTPCT[31:0] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x000</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x000</td>
</tr>
</tbody>
</table>

CNTPCT[63:32] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x004</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x004</td>
</tr>
</tbody>
</table>
I3.5.13  CNTSR, Counter Status Register

The CNTSR characteristics are:

**Purpose**

Provides counter frequency status information.

**Usage constraints**

This register is accessible as follows:

| Default | RO |

**Configurations**

The power domain of CNTSR is IMPLEMENTATION DEFINED.

Some or all fields in this register have defined reset values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain. For more information see *Power and reset domains for the system level implementation of the Generic Timer* on page I1-5122.

**Attributes**

CNTSR is a 32-bit register.

**Field descriptions**

The CNTSR bit assignments are:

```
<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCACK</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**FCACK, bits [31:8]**

Frequency change acknowledge. Indicates the currently selected entry in the Frequency modes table, see *The Frequency modes table* on page I1-5125.

When this register has an architecturally-defined reset value, this field resets to 0.

**Bits [7:2]**

Reserved, RES0.

**DBGH, bit [1]**

Indicates whether the counter is halted because the Halt-on-Debug signal is asserted:

- 0  Counter is not halted.
- 1  Counter is halted.

This field resets to a value that is architecturally UNKNOWN.

**Bit [0]**

Reserved, RES0.
Accessing the CNTSR:

CNTSR can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0x004</td>
</tr>
</tbody>
</table>
### I3.5.14 CNTTIDR, Counter-timer Timer ID Register

The CNTTIDR characteristics are:

**Purpose**

Indicates the implemented timers in the memory map, and their features. For each value of N from 0 to 7 it indicates whether:

- Frame CNTBaseN is a view of an implemented timer.
- Frame CNTBaseN has a second view, CNTEL0BaseN.
- Frame CNTBaseN has a virtual timer capability.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

This register is accessible by both Secure and Non-secure accesses.

**Configurations**

The power domain of CNTTIDR is IMPLEMENTATION DEFINED.

For more information see *Power and reset domains for the system level implementation of the Generic Timer* on page I1-5122.

**Attributes**

CNTTIDR is a 32-bit register.

**Field descriptions**

The CNTTIDR bit assignments are:

<table>
<thead>
<tr>
<th>Frame7</th>
<th>Frame6</th>
<th>Frame5</th>
<th>Frame4</th>
<th>Frame3</th>
<th>Frame2</th>
<th>Frame1</th>
<th>Frame0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>24</td>
<td>23</td>
<td>20</td>
<td>19</td>
<td>16</td>
</tr>
</tbody>
</table>

**Frame<n>, bits [4n+3:4n], for n = 0 to 7**

A 4-bit field indicating the features of frame CNTBase<n>.

Bit[3] of the field is RES0.

Bit[2] indicates whether frame CNTBase<n> has a second view, CNTEL0Base<n>. The possible values of this bit are:

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Frame &lt;n&gt; does not have a second view. CNTEL0Base&lt;n&gt; is RES0.</td>
</tr>
<tr>
<td>1</td>
<td>Frame &lt;n&gt; has a second view, CNTEL0Base&lt;n&gt;.</td>
</tr>
</tbody>
</table>

If bit[0] is 0, bit[2] is RES0.

Bit[1] indicates whether both:

- Frame CNTBase<n> implements the virtual timer registers CNTV_CV AL, CNTV_TVAL, and CNTV_CTL.
This CNTCTLBase frame implements the virtual timer offset register CNTVOFF<\text{n}>. The possible values of bit[1] are:

<table>
<thead>
<tr>
<th>Bit[1]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Frame &lt;\text{n}&gt; does not have virtual capability. The virtual time and offset registers are RES0.</td>
</tr>
<tr>
<td>1</td>
<td>Frame &lt;\text{n}&gt; has virtual capability. The virtual time and offset registers are implemented.</td>
</tr>
</tbody>
</table>

If bit[0] is 0, bit[1] is RES0.

Bit[0] indicates whether frame CNTBase<\text{n}> is implemented. The possible values of this bit are:

<table>
<thead>
<tr>
<th>Bit[0]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Frame &lt;\text{n}&gt; not implemented. All registers associated with the frame are RES0.</td>
</tr>
<tr>
<td>1</td>
<td>Frame &lt;\text{n}&gt; is implemented.</td>
</tr>
</tbody>
</table>

### Accessing the CNTTIDR:

CNTTIDR can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTCTLBase</td>
<td>0x008</td>
</tr>
</tbody>
</table>
I3.5.15 CNTV_CTL, Counter-timer Virtual Timer Control

The CNTV_CTL characteristics are:

**Purpose**
Control register for the virtual timer.

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

If CNTV_CTL is implemented, it is implemented as a RW register in the CNTBaseN frame when both:

- The value of CNTACR<n>.RWVT is 1.
- Bits[1:0] of CNTTIDR.Frame<n> are 1.

Otherwise the encoding in the CNTBaseN frame is RES0.

When CNTV_CTL is implemented as a RW register in the CNTBaseN frame, it is also implemented as a RW register in the CNTEL0BaseN frame if both:

- The value of CNTEL0ACR.EL0VTEN is 1.

Otherwise the CNTV_CTL register in the CNTEL0BaseN frame is RES0.

If CNTV_CTL is not implemented, the register location is RAZ/WI.

**Configurations**
The power domain of CNTV_CTL is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see *Power and reset domains for the system level implementation of the Generic Timer* on page I1-5122.

Implementation of this register is OPTIONAL.

**Attributes**
CNTV_CTL is a 32-bit register.

**Field descriptions**
The CNTV_CTL bit assignments are:

```
  31  3  2  1  0
    RES0
```

- **ENABLE**
- **IMASK**
- **ISTATUS**
Bits [31:3]

Reserved, RES0.

ISTATUS, bit [2]

The status of the timer. This bit indicates whether the timer condition is met:

0 Timer condition is not met.
1 Timer condition is met.

When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.

When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.

For more information see Operation of the CompareValue views of the timers on page D6-1884 and Operation of the TimerValue views of the timers on page D6-1885.

This bit is read-only.

IMASK, bit [1]

Timer interrupt mask bit. Permitted values are:

0 Timer interrupt is not masked by the IMASK bit.
1 Timer interrupt is masked by the IMASK bit.

For more information, see the description of the ISTATUS bit.

ENABLE, bit [0]

Enables the timer. Permitted values are:

0 Timer disabled.
1 Timer enabled.

Setting this bit to 0 disables the timer output signal, but the timer value accessible from CNTV_TV AL continues to count down.

Note

Disabling the output signal might be a power-saving option.

Accessing the CNTV_CTL:

CNTV_CTL can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x03C</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTELOBaseN</td>
<td>0x03C</td>
</tr>
</tbody>
</table>

---

**Note**

Disabling the output signal might be a power-saving option.
I3.5.16 CNTV_CVALID, Counter-timer Virtual Timer CompareValue

The CNTV_CVALID characteristics are:

Purpose

Holds the 64-bit compare value for the virtual timer.

Usage constraints

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

If CNTV_CVALID is implemented, it is implemented as a RW register in the CNTBaseN frame when both:

- The value of CNTACR<n>.RWVT is 1.
- Bits[1:0] of CNTTIDR.Frame<n> are 1.

Otherwise the encoding in the CNTBaseN frame is RES0.

When CNTV_CVALID is implemented as a RW register in the CNTBaseN frame, it is also implemented as a RW register in the CNTEL0BaseN frame if both:

- The value of CNTEL0ACR.EL0VTEN is 1.

Otherwise the CNTV_CVALID register in the CNTEL0BaseN frame is RES0.

If CNTV_CVALID is not implemented, the register location is RAZ/WI.

If the implementation supports 64-bit atomic accesses, then the CNTV_CVALID register must be accessible as an atomic 64-bit value.

Configurations

The power domain of CNTV_CVALID is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Implementation of this register is OPTIONAL.

Attributes

CNTV_CVALID is a 64-bit register.

Field descriptions

The CNTV_CVALID bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>Virtual timer compare value</td>
</tr>
</tbody>
</table>

Virtual timer compare value.
**Accessing the CNTV_CVAL:**

CNTV_CVAL[31:0] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x030</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x030</td>
</tr>
</tbody>
</table>

CNTV_CVAL[63:32] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x034</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x034</td>
</tr>
</tbody>
</table>
I3.5.17 CNTV_TVAL, Counter-timer Virtual Timer

The CNTV_TVAL characteristics are:

Purpose
Holds the timer value for the virtual timer.

Usage constraints
This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RW</td>
</tr>
</tbody>
</table>

If CNTV_TVAL is implemented, it is implemented as a RW register in the CNTBaseN frame when both:
- The value of CNTACR<n>.RWVT is 1.
- Bits[1:0] of CNTTIDR.Frame<n> are 1.

Otherwise the encoding in the CNTBaseN frame is RES0.

When CNTV_TVAL is implemented as a RW register in the CNTBaseN frame, it is also implemented as RW in the CNTEL0BaseN frame if both:
- The value of CNTEL0ACR.EL0VTEN is 1.

Otherwise the CNTV_TVAL register in the CNTEL0BaseN frame is RES0.

If CNTV_TVAL is not implemented, the register location is RAZ/WI.

Configurations
The power domain of CNTV_TVAL is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Implementation of this register is OPTIONAL.

Attributes
CNTV_TVAL is a 32-bit register.

Field descriptions
The CNTV_TVAL bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Virtual timer value

Bits [31:0]
Virtual timer value.
Accessing the CNTV_TVAL:

CNTV_TVAL can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x038</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x038</td>
</tr>
</tbody>
</table>
I3.5.18 CNTVCT, Counter-timer Virtual Count

The CNTVCT characteristics are:

**Purpose**

Holds the 64-bit virtual count value.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTBaseN</td>
<td>Config-RO</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

CNTVCT is implemented as a RO register in the CNTBaseN frame when both:

- The value of CNTACR\(<n>\).RVCT is 1.
- Bit[0] of CNTTIDR.Frame\(<n>\) is 1.

Otherwise the encoding in the CNTBaseN frame is RES0.

When CNTVCT is implemented as a RO register in the CNTBaseN frame, it is also implemented as a RO register in the CNTEL0BaseN frame if both:

- The value of CNTEL0ACR.EL0VCTEN is 1.
- Bit[2] of CNTTIDRFrame\(<n>\) is 1.

Otherwise the CNTVCT register in the CNTEL0BaseN frame is RES0.

If the implementation supports 64-bit atomic accesses, then the CNTVCT register must be accessible as an atomic 64-bit value.

**Configurations**

The power domain of CNTVCT is IMPLEMENTATION DEFINED.

For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

**Attributes**

CNTVCT is a 64-bit register.

**Field descriptions**

The CNTVCT bit assignments are:

![Virtual count value](image)

**Bits [63:0]**

Virtual count value.
Accessing the CNTVCT:

CNTVCT[31:0] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x008</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x008</td>
</tr>
</tbody>
</table>

CNTVCT[63:32] can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0x00C</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTEL0BaseN</td>
<td>0x00C</td>
</tr>
</tbody>
</table>
I3.5.19 CNTVOFF{<n>}, Counter-timer Virtual Offset

The CNTVOFF{<n>} characteristics are:

**Purpose**

Holds the 64-bit virtual offset.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Frame</th>
<th>Mnemonic</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTCTLBse</td>
<td>CNTVOFF{&lt;n&gt;}, n = 1 to 7</td>
<td>Config-RW</td>
</tr>
<tr>
<td>CNTBaseN</td>
<td>CNTVOFF</td>
<td>Config-RO</td>
</tr>
<tr>
<td>CNTEL0BaseN</td>
<td>CNTVOFF</td>
<td>Config-RO</td>
</tr>
</tbody>
</table>

In an implementation that supports 64-bit atomic accesses, then the CNTVOFF{<n>} register must be accessible as an atomic 64-bit value.

For each implemented CNTBaseN frame, it is IMPLEMENTATION DEFINED whether the timer distinguishes between real time and virtual time.

If the frame<n> timer supports this distinction and bits[1:0] of CNTTIDR.Frame<n> are 1, CNTVOFF{<n>} is implemented as a RW register in the CNTCTLBse frame. When bit[1] of CNTTIDR.Frame<n> is 0, the encoding in the CNTCTLBse frame is RES0.

In a system that implements both Secure and Non-secure states:

- CNTVOFF{<n>} is always accessible by Secure accesses.
- CNTNSAR.NS<n> determines whether CNTVOFF{<n>} is accessible by Non-secure accesses.

If CNTVOFF{<n>} is not implemented, the register location is RAZ/WI.

CNTVOFF is implemented as a RO register in the CNTBaseN frame when the value of CNTACR<n>.RVOFF is 1, otherwise the encoding in the CNTBaseN frame is RES0.

If CNTVOFF is implemented as a RO register in the CNTBaseN frame, and bit[2] of CNTTIDR.Frame<n> is 1, CNTVOFF is also implemented as a RO register in the CNTEL0BaseN frame. When CNTVOFF is not implemented in the CNTBaseN frame, or when bit[2] of CNTTIDR.Frame<n> is 0, the encoding in CNTEL0BaseN is RES0.

**Configurations**

The power domain of CNTVOFF is IMPLEMENTATION DEFINED.

On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to UNKNOWN values. The register is not affected by a reset of any other reset domain. For more information see Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.

Implementation of CNTVOFF{<n>} is OPTIONAL.

CNTACR<n>.RVOFF enables access to this register for frame CNTBase<n>.

**Attributes**

CNTVOFF{<n>} is a 64-bit register.

**Field descriptions**

The CNTVOFF{<n>} bit assignments are:
Bits [63:0]

Virtual offset.

Accessing the CNTVOFF{<n>}:

CNTVOFF{<n>} can be accessed through the memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Mnemonic</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTVOFF{&lt;n&gt;}[31:0]</td>
<td>CNTCTLBase</td>
<td>0x080 + 8n</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTVOFF{&lt;n&gt;}[63:32]</td>
<td>CNTCTLBase</td>
<td>0x084 + 8n</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTVOFF[31:0]</td>
<td>CNTBaseN</td>
<td>0x018</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTVOFF[64:32]</td>
<td>CNTBaseN</td>
<td>0x01C</td>
</tr>
</tbody>
</table>
### I3.5.20 CounterID<n>, Counter ID registers, n = 0 - 11

The CounterID<n> characteristics are:

**Purpose**

IMPLEMENTATION DEFINED identification registers 0 to 11 for the memory-mapped Generic Timer.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>Default</th>
<th>RO</th>
</tr>
</thead>
</table>

These registers are accessible by both Secure and Non-secure accesses.

**Configurations**

The power domain of CounterID<n> is IMPLEMENTATION DEFINED.

For more information see *Power and reset domains for the system level implementation of the Generic Timer on page I1-5122.*

These registers are implemented independently in each of the frames accessed through the different memory maps.

If the implementation of the Counter ID registers requires an architecture version, the value for this version of the ARM Generic Timer is version 0.

The Counter ID registers can be implemented as a set of CoreSight ID registers, comprising Peripheral ID Registers and Component ID Registers. An implementation of these registers for the Generic Timer must use a Component class value of 0xF.

**Attributes**

CounterID<n> is a 32-bit register.

**Field descriptions**

The CounterID<n> bit assignments are:

31 - 0

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED, bits [31:0]

IMPLEMENTATION DEFINED.

**Accessing the CounterID<n>:**

CounterID<n> can be accessed through its memory-mapped interface:

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTControlBase</td>
<td>0xF00 + 4n</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTReadBase</td>
<td>0xF00 + 4n</td>
</tr>
</tbody>
</table>
### Timer Control Register Descriptions

<table>
<thead>
<tr>
<th>Component</th>
<th>Frame</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer</td>
<td>CNTBaseN</td>
<td>0xF00 + 4n</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTELOBaseN</td>
<td>0xF00 + 4n</td>
</tr>
<tr>
<td>Timer</td>
<td>CNTCTLBase</td>
<td>0xF00 + 4n</td>
</tr>
</tbody>
</table>
Part J

Architectural Pseudocode
Chapter J1
ARMv8 Pseudocode

This chapter contains pseudocode that describes many features of the ARMv8 architecture. It contains the following sections:

- Pseudocode for AArch64 operations on page J1-5242.
- Pseudocode for AArch32 operation on page J1-5302.
- Shared pseudocode on page J1-5374.
J1.1 Pseudocode for AArch64 operations

This section holds the pseudocode for execution in AArch64 state. Functions that are listed in this section are identified as AArch64.FunctionName. Some of these functions have an equivalent AArch32 function, AArch32.FunctionName. This section is organized by functional groups, with the functional groups being indicated by hierarchical path names, for example aarch64/debug/breakpoint.

The top-level sections of the AArch64 pseudocode hierarchy are:

- aarch64/debug.
- aarch64/exceptions on page J1-5248.
- aarch64/functions on page J1-5265.
- aarch64/instrs on page J1-5279.
- aarch64/translation on page J1-5287.

J1.1.1 aarch64/debug

This section includes the following pseudocode functions:

- aarch64/debug/breakpoint/AArch64.BreakpointMatch.
- aarch64/debug/breakpoint/AArch64.BreakpointValueMatch on page J1-5243.
- aarch64/debug/breakpoint/AArch64.StateMatch on page J1-5244.
- aarch64/debug/enable/AArch64.GenerateDebugExceptions on page J1-5245.
- aarch64/debug/enable/AArch64.GenerateDebugExceptionsFrom on page J1-5245.
- aarch64/debug/pmu/AArch64.CheckForPMUOverflow on page J1-5245.
- aarch64/debug/pmu/AArch64.CountEvents on page J1-5246.
- aarch64/debug/takeexceptiondbg/AArch64.TakeExceptionInDebugState on page J1-5246.
- aarch64/debug/watchpoint/AArch64.WatchpointByteMatch on page J1-5247.
- aarch64/debug/watchpoint/AArch64.WatchpointMatch on page J1-5247.

aarch64/debug/breakpoint/AArch64.BreakpointMatch

// AArch64.BreakpointMatch()
// =========================
// Breakpoint matching in an AArch64 translation regime.

boolean AArch64.BreakpointMatch(integer n, bits(64) vaddress, integer size)
assert !ELUsingAArch32(S1TranslationRegime());
assert n <= UInt(ID_AA64DFR0_EL1.BRPs);

enabled = DBGBCR_EL1[n].E == '1';
ispriv = PSTATE.EL != EL0;
linked = DBGBCR_EL1[n].BT == '0x01';
isbreakpnt = TRUE;
linked_to = FALSE;

state_match = AArch64.StateMatch(DBGBCR_EL1[n].SSC, DBGBCR_EL1[n].HMC, DBGBCR_EL1[n].PMC,
linked, DBGBCR_EL1[n].LBN, isbreakpnt, ispriv);

value_match = AArch64.BreakpointValueMatch(n, vaddress, linked_to);

if HaveAnyAArch32() && size == 4 then // Check second halfword
// If the breakpoint address and BAS of an Address breakpoint match the address of the
// second halfword of an instruction, but not the address of the first halfword, it is
// CONSTRAINED UNPREDICTABLE whether or not this breakpoint generates a Breakpoint debug
// event.
match_i = AArch64.BreakpointValueMatch(n, vaddress + 2, linked_to);
if !value_match && match_i then
  value_match = ConstrainUnpredictableBool();

if vaddress>0 == '1' & DBGBCR_EL1[n].BAS == '1111' then
// The above notwithstanding, if DBGBCR_EL1[n].BAS == '1111', then it is CONSTRAINED
// UNPREDICTABLE whether or not a Breakpoint debug event is generated for an instruction
// at the address DBGVR_EL1[n]+2.
if value_match then value_match = ConstrainUnpredictableBool();

match = value_match && state_match && enabled;

return match;

arch64/debug/breakpoint/AArch64.BreakpointValueMatch

// AArch64.BreakpointValueMatch()
// ================

boolean AArch64.BreakpointValueMatch(integer n, bits(64) vaddress, boolean linked_to)

// "n" is the identity of the breakpoint unit to match against
// "vaddress" is the current instruction address, ignored if linked_to is TRUE and for Context
// matching breakpoints.
// "linked_to" is TRUE if this is a call from StateMatch for linking.

if n > UInt(ID_AA64DFR0_EL1.BRPs) then
    (c, n) = ConstrainUnpredictableInteger(0, UInt(ID_AA64DFR0_EL1.BRPs));
    assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
    if c == Constraint_DISABLED then return FALSE;

// If this breakpoint is not enabled, it cannot generate a match. (This could also happen on a
// call from StateMatch for linking.)
if DBGCR_EL1[n].E == '0' then return FALSE;

context_aware = (n >= UInt(ID_AA64DFR0_EL1.BRPs) - UInt(ID_AA64DFR0_EL1.CTX_CMPs));

// If BT is set to a reserved type, behaves either as disabled or as a not-reserved type.
type = DBGCR_EL1[n].BT;

if (type == 'x1xx') ||
    (type != '0x0x' && !context_aware) ||
    (type == '1xxx' && !HaveEL(EL2)) then
    (c, type) = ConstrainUnpredictableBits();
    assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
    if c == Constraint_DISABLED then return FALSE;

// Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value

// Determine what to compare against.
match_addr = (type == '0x0x');
match_vmid = (type == '10xx');
match_cid  = (type == 'x01x');
linked     = (type == 'xxx1');

// If this is a call from StateMatch, return FALSE if the breakpoint is not programmed for a
// VMID and/or context ID match, of if not context-aware. The above assertions mean that the
// code can just test for match_addr == TRUE to confirm all these things.
if linked_to && (!linked || match_addr) then return FALSE;

// If called from BreakpointMatch return FALSE for Linked context ID and/or VMID matches.
if !linked_to && linked && !match_addr then return FALSE;

// Do the comparison.
if match_addr then
    byte = UInt(vaddress<1:0>);
    if HaveAnyAArch32() then
        // T32 instructions can be executed at EL0 in an AArch64 translation regime.
        assert byte IN [0,2]; // "vaddress" is halfword aligned.
        byte_select_match = (DBGCR_EL1[n].BAS<byte> == '1');
    else
        assert byte == 0; // "vaddress" is word aligned
        byte_select_match = TRUE; // DBGCR_EL1[n].BAS<byte> is RES1

    top = AddrTop(vaddress, PSTATE.EL);

else
    // "vaddress" is word aligned
    byte = vaddress;
    byte_select_match = TRUE; // DBGCR_EL1[n].BAS<byte> is RES1

    top = AddrTop(vaddress, PSTATE.EL);


BVR_match = vaddress<top:2> == DBGVR_EL1[n]<top:2> && byte_select_match;
elsif match_cid then
BVR_match = (PSTATE.EL IN {EL0,EL1} && CONTEXTIDR_EL1 == DBGVR_EL1[n]<31:0>);
if match_vmid then
BXVR_match = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
VTTR_EL2.VMID == DBGVR_EL1[n]<39:32>);

bvr_match_valid = (match_addr || match_cid);
bxvr_match_valid = match_vmid;
match = (!bxvr_match_valid || BXVR_match) && (!bvr_match_valid || BVR_match);

return match;

aarch64/debug/breakpoint/AArch64.StateMatch

// AArch64.StateMatch()
// ===============
// Determine whether a breakpoint or watchpoint is enabled in the current mode and state.

boolean AArch64.StateMatch(bits(2) SSC, bit HMC, bits(2) PxC, boolean linked, bits(4) LBN,
boolean isbreakpnt, boolean ispriv)
// "SSC", "HMC", "PxC" are the control fields from the DBGBCR[n] or DBGWCR[n] register.
// "linked" is TRUE if this is a linked breakpoint/watchpoint type.
// "LBN" is the linked breakpoint number from the DBGBCR[n] or DBGWCR[n] register.
// "isbreakpnt" is TRUE for breakpoints, FALSE for watchpoints.
// "ispriv" is valid for watchpoints, and selects between privileged and unprivileged accesses.

// If parameters are set to a reserved type, behaves as either disabled or a defined type
if ((HMC:SSC:PxC) IN {'011xx','100x0','101x0','11010','11101','1111x'} ||       // Reserved
(HMC == '0' && PxC == '00' && (!isbreakpnt || !HaveAArch32EL(EL1))) ||    // Usr/Svc/Sys
(SSC IN {'01','10'} && !HaveEL(EL3)) ||                                   // No EL3
(HMC:SSC != '000' && HMC:SSC != '111' && !HaveEL(EL2))) || // No EL2
(HMC:SSC:PxC == '11100' && !HaveEL(EL2))) then                            // No EL2
(c, <HMC,SSC,PxC>) = ConstrainUnpredictableBits();
assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
if c == Constraint_DISABLED then return FALSE;
// Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
EL3_match = HaveEL(EL3) && HMC == '1' && SSC<0> == '0';
EL2_match = HaveEL(EL2) && HMC == '1';
EL1_match = PxC<0> == '1';
EL0_match = PxC<1> == '1';

case PSTATE.EL of
when EL3  priv_match = EL3_match;
when EL2  priv_match = EL2_match;
when EL1  priv_match = if ispriv || isbreakpnt then EL1_match else EL0_match;
when EL0  priv_match = EL0_match;

case SSC of
when '00'  security_state_match = TRUE;  // Both
when '01'  security_state_match = !IsSecure();  // Non-secure only
when '10'  security_state_match = IsSecure();  // Secure only
when '11'  security_state_match = TRUE;  // Both

if linked then
// "LBN" must be an enabled context-aware breakpoint unit. If it is not context-aware then
// it is CONSTRAINED UNPREDICTABLE whether this gives no match, or LBN is mapped to some
// UNKNOWN breakpoint that is context-aware.
LBN = UInt(LBN);
first_ctx_cmp = (UInt(ID_AA64DFR0_EL1.BRPs) - UInt(ID_AA64DFR0_EL1.CTX_CMPs));
last_ctx_cmp = UInt(ID_AA64DFR0_EL1.BRPs);
if (LBN < first_ctx_cmp || LBN > last_ctx_cmp) then
(c, LBN) = ConstrainUnpredictableInteger(first_ctx_cmp, last_ctx_cmp);
assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
case c of
when Constraint_DISABLED  return FALSE;  // Disabled
when Constraint_NONE  linked = FALSE;  // No linking
// Otherwise ConstrainUnpredictableInteger returned a context-aware breakpoint
if linked then
  vaddress = bits(64) UNKNOWN;
  linked_to = TRUE;
  linked_match = AArch64.BreakpointValueMatch(lbn, vaddress, linked_to);
return priv_match && security_state_match && (!linked || linked_match);

aarch64/debug/enables/AArch64.GenerateDebugExceptions

// AArch64.GenerateDebugExceptions()
// =================================

boolean AArch64.GenerateDebugExceptions()
return AArch64.GenerateDebugExceptionsFrom(PSTATE.EL, IsSecure(), PSTATE.D);

aarch64/debug/enables/AArch64.GenerateDebugExceptionsFrom

// AArch64.GenerateDebugExceptionsFrom()
// =====================================

boolean AArch64.GenerateDebugExceptionsFrom(bits(2) from, boolean secure, bit mask)
if OSLSR_EL1.OSLK == '1' || DoubleLockStatus() || Halted() then
  return FALSE;

route_to_el2 = HaveEL(EL2) && !secure && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1');
if HaveEL(EL3) && secure then
  enabled = MDCR_EL3.SDD == '0' && from != EL3;
else
  enabled = TRUE;

if route_to_el2 then EL2 else EL1;
if from == target then
  enabled = enabled && MDSCR_EL1.KDE == '1' && mask == '0';
return enabled;

aarch64/debug/pmu/AArch64.CheckForPMUOverflow

// AArch64.CheckForPMUOverflow()
// =============================
// Signal Performance Monitors overflow IRQ and CTI overflow events

boolean AArch64.CheckForPMUOverflow()

pmuirq = (PMCR_EL0.E == '1' && PMINTENSEL_EL1<31> == '1' && PMVSETSET_EL0<31> == '1');
for n = 0 to UInt(PMCR_EL0.N) - 1
  if HaveEL(EL2) then
    E = (if n < UInt(MDCR_EL2.HPMN) then PMCR_EL0.E else MDCR_EL2.HPME);
  else
    E = PMCR_EL0.E;
  if E == '1' && PMINTENSEL_EL1<n> == '1' && PMVSETSET_EL0<n> == '1' then pmuirq = TRUE;
SetInterruptRequestLevel(InterruptID_PMUIRQ, if pmuirq then HIGH else LOW);
CTI_SetEventLevel(CrossTriggerIn_PMUOverflow, if pmuirq then HIGH else LOW);
// The request remains set until the condition is cleared. (For example, an interrupt handler
// or cross-triggered event handler clears the overflow status flag by writing to PMOVSCLR_EL0.)
return pmuirq;
aarch64/debug/pmu/AArch64.CountEvents

// AArch64.CountEvents()
// =====================
// Return TRUE if counter "n" should count its event. For the cycle counter, n == 31.

boolean AArch64.CountEvents(integer n)
assert (n == 31 || n < UInt(PMCR_EL0.N));
// Event counting is disabled in Debug state
dbg = Halted();
// In Non-secure state, some counters are reserved for EL2
if HaveEL(EL2) then
    E = (if n < UInt(MDCR_EL2.HPMN) || n == 31 then PMCR_EL0.E else MDCR_EL2.HPME);
else
    E = PMCR_EL0.E;
enabled = (E == '1' && PMCINTENSET_EL0<n> == '1');
if !IsSecure() then
    prohibited = FALSE;
else
    // Event counting in Secure state is prohibited unless any one of:
    // * EL3 is not implemented
    // * EL3 is using AArch64 and MDCR_EL3.SPME == 1
    prohibited = (HaveEL(EL3) && MDCR_EL3.SPME == '0');
// The IMPLEMENTATION DEFINED authentication interface might override software controls
if ExternalSecureNonInvasiveDebugEnabled() then prohibited = FALSE;
// For the cycle counter, PMCR_EL0.DP enables counting when otherwise prohibited
if prohibited && n == 31 then prohibited = (PMCR_EL0.DP == '1');
// Event counting can be filtered by the {P, U, NSK, NSU, NSH, M} bits
filter = (if n == 31 then PMCCFILTR_EL0<31:26> else PMEVTYPER_EL0[n]<31:26>);
M = if !HaveEL(EL3) then '0' else (filter<5> EOR filter<0>);
H = if !HaveEL(EL2) then '0' else filter<1>;
P = filter<5>;  U = filter<4>;
if !IsSecure() && HaveEL(EL3) then
    P = P EOR filter<3>;  U = U EOR filter<2>;
case PSTATE.EL of
    when EL0 filtered = U == '1';
    when EL1 filtered = P == '1';
    when EL2 filtered = H == '0';
    when EL3 filtered = M == '1';
return !dbg && enabled && !prohibited && !filtered;

aarch64/debug/takeexceptiondbg/AArch64.TakeExceptionInDebugState

// AArch64.TakeExceptionInDebugState()
// ===================================
// Take an exception in Debug state to an Exception Level using AArch64.

AArch64.TakeExceptionInDebugState(bits(2) target_el, ExceptionRecord exception)
assert HaveEL(target_el) && !ELUsingAArch32(target_el) && UInt(target_el) >= UInt(PSTATE.EL);
// If coming from AArch32 state, the top parts of the X[] registers might be set to zero
from_32 = UsingAArch32();
if from_32 then AArch64.MaybeZeroRegisterUppers();
AArch64.ReportException(exception, target_el);
PSTATE.EL = target_el;  PSTATE.nRW = '0';  PSTATE.SP = '1';
SPSR[] = bits(32) UNKNOWN;
ELR[] = bits(64) UNKNOWN;

// PSTATE.{SS,D,A,I,F} are not observable and ignored in Debug state, so behave as if UNKNOWN.
PSTATE.<SS,D,A,I,F> = bits(5) UNKNOWN;
DLR_EL0 = bits(64) UNKNOWN;
DSPSR_EL0 = bits(32) UNKNOWN;
PSTATE.IL = '0';
if from_32 then // Coming from AArch32
  PSTATE.IT = '00000000';  PSTATE.T = '0'; // PSTATE.J is RES0
EDSCR.ERR = '1';
UpdateEDSCRFields(); // Update EDSCR processor state flags.
EndOfInstruction();

aarch64/debug/watchpoint/AArch64.WatchpointByteMatch

// AArch64.WatchpointByteMatch()
// =============================

boolean AArch64.WatchpointByteMatch(integer n, bits(64) vaddress)

  top = AddrTop(vaddress, PSTATE.EL);
  bottom = if DBGWVR_EL1[n]<2> == '1' then 2 else 3; // Word or doubleword
  byte_select_match = (DBGWCR_EL1[n].BAS<UInt(vaddress<bottom-1:0>)> != '0');
  mask = UInt(DBGWCR_EL1[n].MASK);

  // If DBGWCR_EL1[n].MASK is non-zero value and DBGWCR_EL1[n].BAS is not set to '11111111', or
  // DBGWCR_EL1[n].BAS specifies a non-contiguous set of bytes behavior is CONSTRAINED
  // UNPREDICTABLE.
  if mask > 0 && !IsOnes(DBGWCR_EL1[n].BAS) then
    byte_select_match = ConstrainUnpredictableBool();
  else
    LSB = (DBGWCR_EL1[n].BAS AND NOT(DBGWCR_EL1[n].BAS - 1));  MSB = (DBGWCR_EL1[n].BAS + LSB);
    if !IsZero(MSB AND (MSB - 1)) then // Not contiguous
      byte_select_match = ConstrainUnpredictableBool();
    bottom = 3; // For the whole doubleword
  // If the address mask is set to a reserved value, the behavior is CONSTRAINED UNPREDICTABLE.
  if mask > 0 && mask <= 2 then
    (c, mask) = ConstrainUnpredictableInteger(3, 31);
    assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
    case c of
      when ConstraintDISABLED return FALSE; // Disabled
      when Constraint_NONE mask = 0; // No masking
      // Otherwise the value returned by ConstrainUnpredictableInteger is a not-reserved value
    if mask > bottom then
      WVR_match = (vaddress<top:mask> == DBGWVR_EL1[n]<top:mask>);
      // If masked bits of DBGWVR_EL1[n] are not zero, the behavior is CONSTRAINED UNPREDICTABLE.
      if WVR_match && !IsZero(DBGWVR_EL1[n]<mask-1:bottom>) then
        WVR_match = ConstrainUnpredictableBool();
      else
        WVR_match = vaddress<top:bottom> == DBGWVR_EL1[n]<top:bottom>;
      return WVR_match && byte_select_match;

aarch64/debug/watchpoint/AArch64.WatchpointMatch

// AArch64.WatchpointMatch()
// =========================

// Watchpoint matching in an AArch64 translation regime.

boolean AArch64.WatchpointMatch(integer n, bits(64) vaddress, integer size, boolean ispriv, boolean iswrite)

  assert !ELUsingAArch32(S1TranslationRegime());
  assert n <= UInt(ID_AA64DPFR0_EL1.WRPs);
// “ispriv” is FALSE for LDTR/STTR instructions executed at EL1 and all
// load/stores at EL0, TRUE for all other load/stores. “iswrite” is TRUE for stores, FALSE for
// loads.
enabled = DBGWCR_EL1[n].E == '1';
linked = DBGWCR_EL1[n].WT == '1';
isbreakpt = FALSE;
state_match = AArch64.StateMatch(DBGWCR_EL1[n].SSC, DBGWCR_EL1[n].HMC, DBGWCR_EL1[n].PAC,
linked, DBGWCR_EL1[n].LBN, isbreakpt, ispriv);
ls_match = (DBGWCR_EL1[n].LSC<(if iswrite then 1 else 0)> == '1');
value_match = FALSE;
for byte = 0 to size - 1
value_match = value_match || AArch64.WatchpointByteMatch(n, vaddress + byte);
return value_match && state_match && ls_match && enabled;

J1.1.2 aarch64/exceptions
This section includes the following pseudocode functions:
• aarch64/exceptions/aborts/AArch64.Abort on page J1-5249.
• aarch64/exceptions/aborts/AArch64.AbortSyndrome on page J1-5249.
• aarch64/exceptions/aborts/AArch64.CheckPCAlignment on page J1-5249.
• aarch64/exceptions/aborts/AArch64.DataAbort on page J1-5250.
• aarch64/exceptions/aborts/AArch64.InstructionAbort on page J1-5250.
• aarch64/exceptions/aborts/AArch64.PCAlignmentFault on page J1-5250.
• aarch64/exceptions/aborts/AArch64.SPAlignmentFault on page J1-5251.
• aarch64/exceptions/asynch/AArch64.TakePhysicalFIQException on page J1-5251.
• aarch64/exceptions/asynch/AArch64.TakePhysicalIRQException on page J1-5251.
• aarch64/exceptions/asynch/AArch64.TakePhysicalSErrorException on page J1-5251.
• aarch64/exceptions/asynch/AArch64.TakeVirtualFIQException on page J1-5252.
• aarch64/exceptions/asynch/AArch64.TakeVirtualIRQException on page J1-5252.
• aarch64/exceptions/asynch/AArch64.TakeVirtualSErrorException on page J1-5252.
• aarch64/exceptions/debug/AArch64.BreakpointException on page J1-5253.
• aarch64/exceptions/debug/AArch64.SoftwareBreakpoint on page J1-5253.
• aarch64/exceptions/debug/AArch64.SoftwareStepException on page J1-5254.
• aarch64/exceptions/debug/AArch64.VectorCatchException on page J1-5254.
• aarch64/exceptions/debug/AArch64.WatchpointException on page J1-5254.
• aarch64/exceptions/exceptions/AArch64.ExceptionClass on page J1-5255.
• aarch64/exceptions/exceptions/AArch64.ReportException on page J1-5255.
• aarch64/exceptions/exceptions/AArch64.ResetControlRegisters on page J1-5256.
• aarch64/exceptions/exceptions/AArch64.TakeReset on page J1-5256.
• aarch64/exceptions/ieeefp/AArch64.FPTrappedException on page J1-5257.
• aarch64/exceptions/syscalls/AArch64.CallHypervisor on page J1-5257.
• aarch64/exceptions/syscalls/AArch64.CallSecureMonitor on page J1-5257.
• aarch64/exceptions/syscalls/AArch64.CallSupervisor on page J1-5258.
• aarch64/exceptions/traps/AArch64.TakeException on page J1-5258.
• aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrap on page J1-5259.
• aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrapSyndrome on page J1-5259.
• aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap on page J1-5260.
• aarch64/exceptions/traps/AArch64.CheckAArch32SystemAccess on page J1-5260.
• aarch64/exceptions/traps/AArch64.CheckAArch32SystemAccessTraps on page J1-5261.
• aarch64/exceptions/traps/AArch64.CheckCP15InstrCoarseTraps on page J1-5261.
• aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled on page J1-5262.
aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap on page J1-5262.
aarch64/exceptions/traps/AArch64.CheckForSMCTrap on page J1-5262.
aarch64/exceptions/traps/AArch64.CheckForWFxTrap on page J1-5263.
aarch64/exceptions/traps/AArch64.CheckIllegalState on page J1-5263.
aarch64/exceptions/traps/AArch64.MonitorModeTrap on page J1-5263.
aarch64/exceptions/traps/AArch64.SystemRegisterTrap on page J1-5263.
aarch64/exceptions/traps/AArch64.UndefinedFault on page J1-5264.
aarch64/exceptions/traps/AArch64.WFxTrap on page J1-5264.
aarch64/exceptions/traps/CheckFPAdvSIMDEnabled64 on page J1-5264.

aarch64/exceptions/aborts/AArch64.Abort

// AArch64.Abort()
// ===============
// Abort and Debug exception handling in an AArch64 translation regime.

AArch64.Abort(bits(64) vaddress, FaultRecord fault)

if IsDebugException(fault) then
  if fault.acctype == AccType_IFETCH then
    if UsingAArch32() && fault.debugmoe == DebugException_VectorCatch then
      AArch64.VectorCatchException(fault);
    else
      AArch64.BreakpointException(fault);
    else
      AArch64.WatchpointException(vaddress, fault);
  elsif fault.acctype == AccType_IFETCH then
    AArch64.InstructionAbort(vaddress, fault);
  else
    AArch64.DataAbort(vaddress, fault);

aarch64/exceptions/aborts/AArch64.AbortSyndrome

// AArch64.AbortSyndrome()
// =======================
// Creates an exception syndrome record for Abort and Watchpoint exceptions
// from an AArch64 translation regime.

ExceptionRecord AArch64.AbortSyndrome(Exception type, FaultRecord fault, bits(64) vaddress)

exception = ExceptionSyndrome(type);

d_side = type IN {Exception_DataAbort, Exception_Watchpoint};

exception.syndrome = AArch64.FaultSyndrome(d_side, fault);
exception.vaddress = ZeroExtend(vaddress);
if IPAValid(fault) then
  exception.ipavalid = TRUE;
else
  exception.ipavalid = FALSE;
return exception;

aarch64/exceptions/aborts/AArch64.CheckPCAlignment

// AArch64.CheckPCAlignment()
// ==========================

AArch64.CheckPCAlignment();
bits(64) pc = ThisInstrAddr();
if pc<32Btí='00' then
    AArch64.PCAlignmentFault();

aarch64/exceptions/aborts/AArch64.DataAbort

    // AArch64.DataAbort()
    // ====================

        AArch64.DataAbort(bits(64) vaddress, FaultRecord fault)
        route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1' && IsExternalAbort(fault);
        route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                        (HCR_EL2.TGE == '1' || IsSecondStage(fault)));
        bits(64) preferred_exception_return = ThisInstrAddr();
        vect_offset = 0x0;
        exception = AArch64.AbortSyndrome(Exception_DataAbort, fault, vaddress);
        if PSTATE.EL == EL3 || route_to_el3 then
            AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
        elsif PSTATE.EL == EL2 || route_to_el2 then
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
        else
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/aborts/AArch64.InstructionAbort

    // AArch64.InstructionAbort()
    // =======================

        AArch64.InstructionAbort(bits(64) vaddress, FaultRecord fault)
        route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1' && IsExternalAbort(fault);
        route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                        (HCR_EL2.TGE == '1' || IsSecondStage(fault)));
        bits(64) preferred_exception_return = ThisInstrAddr();
        vect_offset = 0x0;
        exception = AArch64.AbortSyndrome(Exception_InstructionAbort, fault, vaddress);
        if PSTATE.EL == EL3 || route_to_el3 then
            AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
        elsif PSTATE.EL == EL2 || route_to_el2 then
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
        else
            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/aborts/AArch64.PCAlignmentFault

    // AArch64.PCAlignmentFault()
    // =========================

    // Called on unaligned program counter in AArch64 state.

        AArch64.PCAlignmentFault()
        bits(64) preferred_exception_return = ThisInstrAddr();
        vect_offset = 0x0;
        exception = ExceptionSyndrome(Exception_PCAlignment);
        exception.vaddress = ThisInstrAddr();
        if UInt(PSTATE.EL) > UInt(EL1) then
            AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
        elsif HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1' then
            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/aborts/AArch64.SPAlignmentFault

// AArch64.SPAlignmentFault()
// =========================
// Called on an unaligned stack pointer in AArch64 state.

AArch64.SPAlignmentFault()

  bits(64) preferred_exception_return = ThisInstrAddr();
  vect_offset = 0x0;
  exception = ExceptionSyndrome(Exception_SPAlignment);

  if UInt(PSTATE.EL) > UInt(EL1) then
    AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
  elsif HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1' then
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
  else
    AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/asynch/AArch64.TakePhysicalFIQException

// AArch64.TakePhysicalFIQException()
// ==================================

AArch64.TakePhysicalFIQException()

  route_to_el3 = HaveEL(EL3) && SCR_EL3.FIQ == '1';
  route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                  (HCR_EL2.TGE == '1' || HCR_EL2.IMO == '1'));

  bits(64) preferred_exception_return = ThisInstrAddr();
  vect_offset = 0x100;
  exception = ExceptionSyndrome(Exception_FIQ);

  if route_to_el3 then
    AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
  elsif PSTATE.EL == EL2 || route_to_el2 then
    assert PSTATE.EL != EL3;
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
  else
    assert PSTATE.EL IN {EL0,EL1};
    AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/asynch/AArch64.TakePhysicalIRQException

// AArch64.TakePhysicalIRQException()
// ==================================
// Take an enabled physical IRQ exception.

AArch64.TakePhysicalIRQException()

  route_to_el3 = HaveEL(EL3) && SCR_EL3.IRQ == '1';
  route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                  (HCR_EL2.TGE == '1' || HCR_EL2.IMO == '1'));

  bits(64) preferred_exception_return = ThisInstrAddr();
  vect_offset = 0x80;
  exception = ExceptionSyndrome(Exception_IRQ);

  if route_to_el3 then
    AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
  elsif PSTATE.EL == EL2 || route_to_el2 then
    assert PSTATE.EL != EL3;
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
assert PSTATE.EL != EL3;
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
assert PSTATE.EL IN {EL0,EL1};
AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/asynch/AArch64.TakePhysicalSErrorException

// AArch64.TakePhysicalSErrorException()
// =====================================

AArch64.TakePhysicalSErrorException(boolean syndrome_valid, bits(24) syndrome)

route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1';
route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
(HCR_EL2.TGE == '1' || HCR_EL2.AMO == '1'));
bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x180;

exception = ExceptionSyndrome(Exception_SError);
if syndrome_valid then
exception.syndrome<24> = '1';
exception.syndrome<23:0> = syndrome;
else
exception.syndrome<24> = '0';

ClearPendingPhysicalSError();
if PSTATE.EL == EL3 || route_to_el3 then
AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
elsif PSTATE.EL == EL2 || route_to_el2 then
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/asynch/AArch64.TakeVirtualFIQException

// AArch64.TakeVirtualFIQException()
// =================================

AArch64.TakeVirtualFIQException()

assert HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1};
assert HCR_EL2.TGE == '0' && HCR_EL2.FMO == '1';  // Virtual IRQ enabled if TGE==0 and FMO==1

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x100;

exception = ExceptionSyndrome(Exception_FIQ);
AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/asynch/AArch64.TakeVirtualIRQException

// AArch64.TakeVirtualIRQException()
// =================================

AArch64.TakeVirtualIRQException()

assert HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1};
assert HCR_EL2.TGE == '0' && HCR_EL2.IMO == '1';  // Virtual IRQ enabled if TGE==0 and IMO==1

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x80;

exception = ExceptionSyndrome(Exception_IRQ);
AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);
aarch64/exceptions/asynch/AArch64.TakeVirtualSErrorException

// AArch64.TakeVirtualSErrorException()
// ===============================

AArch64.TakeVirtualSErrorException(boolean syndrome_valid, bits(24) syndrome)
assert HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1};
assert HCR_EL2.TGE == '0' && HCR_EL2.AMO == '1';  // Virtual SError enabled if TGE==0 and AMO==1

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x180;

exception = ExceptionSyndrome(Exception_SError);
if syndrome_valid then
  exception.syndrome<24> = '1';
  exception.syndrome<23:0> = syndrome;
else
  exception.syndrome<24> = '0';

HCR_EL2.VSE = '0';
AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/debug/AArch64.BreakpointException

// AArch64.BreakpointException()
// =============================

AArch64.BreakpointException(FaultRecord fault)
assert PSTATE.EL != EL3;
route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
  (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;

vaddress = bits(64) UNKNOWN;
exception = AArch64.AbortSyndrome(Exception_Breakpoint, fault, vaddress);
if PSTATE.EL == EL2 || route_to_el2 then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/debug/AArch64.SoftwareBreakpoint

// AArch64.SoftwareBreakpoint()
// ============================

AArch64.SoftwareBreakpoint(bits(16) immediate)
route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
  (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;

exception = ExceptionSyndrome(Exception_SoftwareBreakpoint);
exception.syndrome<15:0> = immediate;
if UInt(PSTATE.EL) > UInt(EL1) then
  AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
elsif route_to_el2 then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
    AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/debug/AArch64.SoftwareStepException

// AArch64.SoftwareStepException()
// ---------------------------------------------
AArch64.SoftwareStepException()
assert PSTATE.EL != EL3;

route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));

bits(64) preferred_exception_return = ThisInstrAddr();
vec_offset = 0x0;

exception = ExceptionSyndrome(Exception_SoftwareStep);
if SoftwareStep_DidNotStep() then
  exception.syndrome<24> = '0';
else
  exception.syndrome<24> = '1';
  exception.syndrome<6> = if SoftwareStep_SteppedEX() then '1' else '0';

if PSTATE.EL == EL2 || route_to_el2 then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/debug/AArch64.VectorCatchException

// AArch64.VectorCatchException()
// ---------------------------------------------
// Vector Catch taken from EL0 or EL1 to EL2. This can only be called when debug exceptions are
// being routed to EL2, as Vector Catch is a legacy debug event.
AArch64.VectorCatchException(FaultRecord fault)
assert PSTATE.EL != EL2;
assert HaveEL(EL2) && !IsSecure() && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));

bits(64) preferred_exception_return = ThisInstrAddr();
vec_offset = 0x0;

vaddress = bits(64) UNKNOWN;
exception = AArch64.AbortSyndrome(Exception_VectorCatch, fault, vaddress);
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/debug/AArch64.WatchpointException

// AArch64.WatchpointException()
// ---------------------------------------------
AArch64.WatchpointException(bits(64) vaddress, FaultRecord fault)
assert PSTATE.EL != EL3;

route_to_el2 = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));

bits(64) preferred_exception_return = ThisInstrAddr();
vec_offset = 0x0;

exception = AArch64.AbortSyndrome(Exception_Watchpoint, fault, vaddress);
if PSTATE.EL == EL2 || route_to_el2 then
  AArch64.WatchpointException(EL2, exception, preferred_exception_return, vect_offset);
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/exceptions/AArch64.ExceptionClass

// AArch64.ExceptionClass()
// ========================
// Return the Exception Class and Instruction Length fields for reported in ESR
(int,bit) AArch64.ExceptionClass(Exception type, bits(2) target_el)

il = if ThisInstrLength() == 32 then '1' else '0';
from_32 = UsingAArch32();
assert from_32 || il == '1'; /* AArch64 instructions always 32-bit

case type of
when Exception_Uncategorized ec = 0x00; il = '1';
when Exception_WFxTrap ec = 0x01;
when Exception_CP15RTTrap ec = 0x03; assert from_32;
when Exception_CP15RRTTrap ec = 0x04; assert from_32;
when Exception_CP14RTTrap ec = 0x05; assert from_32;
when Exception_CP14DRTTrap ec = 0x06; assert from_32;
when Exception_AdvSIMDFPAccessTrap ec = 0x07;
when Exception_FPIDTrap ec = 0x08;
when Exception_CP14RTTrap ec = 0x0C; assert from_32;
when Exception_IllegalState ec = 0x0E; il = '1';
when Exception_SupervisorCall ec = 0x11;
when Exception_HypervisorCall ec = 0x12;
when Exception_MonitorCall ec = 0x13;
when Exception_SystemRegisterTrap ec = 0x18; assert !from_32;
when Exception_InstructionAbort ec = 0x20; il = '1';
when Exception_PCAlignment ec = 0x22; il = '1';
when Exception_DataAbort ec = 0x24;
when Exception_SPAlignment ec = 0x26; il = '1'; assert !from_32;
when Exception_FPTrappedException ec = 0x28;
when ExceptionSError ec = 0x2F; il = '1';
when Exception_Breakpoint ec = 0x30; il = '1';
when Exception_SoftwareStep ec = 0x32; il = '1';
when Exception_Watchpoint ec = 0x34; il = '1';
when Exception_SoftwareBreakpoint ec = 0x38;
when Exception_VectorCatch ec = 0x3A; il = '1'; assert from_32;
otherwise Unreachable();

if ec IN {0x20,0x24,0x30,0x32,0x34} && target_el == PSTATE.EL then
    ec = ec + 1;
if ec IN {0x11,0x12,0x13,0x28,0x38} && !from_32 then
    ec = ec + 4;
return (ec,il);

aarch64/exceptions/exceptions/AArch64.ReportException

// AArch64.ReportException()
// =========================
// Report syndrome information for exception taken to AArch64 state.
AArch64.ReportException(ExceptionRecord exception, bits(2) target_el)

Exception type = exception.type;
(ec,il) = AArch64.ExceptionClass(type, target_el);
iss = exception.syndrome;

// IL is not valid for Data Abort exceptions without valid instruction syndrome information
if ec IN {0x24,0x25} && iss<24> == '0' then
  il = '1';

ESR[target_el] = ec<5:0>:il:iss;

if type IN {Exception/InstructionAbort, Exception/PCAlignment, Exception/DataAbort,
            Exception/Watchpoint} then
  FAR[target_el] = exception.vaddress;
else
  FAR[target_el] = bits(64) UNKNOWN;

if target_el == EL2 then
  if exception.ipavalid then
    HPFAR_EL2<39:4> = exception.ipaddress<47:12>;
  else
    HPFAR_EL2<39:4> = bits(36) UNKNOWN;

return;

aarch64/exceptions/exceptions/AArch64.ResetControlRegisters

// Resets System registers and memory-mapped control registers that have architecturally-defined
// reset values to those values.
AArch64.ResetControlRegisters(boolean cold_reset);

aarch64/exceptions/exceptions/AArch64.TakeReset

// AArch64.TakeReset()
// ================
// Reset into AArch64 state
AArch64.TakeReset(boolean cold_reset)
  assert !HighestELUsingAArch32();

  // Enter the highest implemented Exception level in AArch64 state
  PSTATE.nRW = '0';
  if HaveEL(EL3) then
    PSTATE.EL = EL3;
  elsif HaveEL(EL2) then
    PSTATE.EL = EL2;
  else
    PSTATE.EL = EL1;

  // Reset the system registers and other system components
  AArch64.ResetControlRegisters(cold_reset);

  // Reset all other PSTATE fields
  PSTATE.SP = '1';              // Select stack pointer
  PSTATE.<D,A,I,F>  = '1111';   // All asynchronous exceptions masked
  PSTATE.SS = '0';              // Clear software step bit
  PSTATE.IL = '0';              // Clear Illegal Execution state bit

  // All registers, bits and fields not reset by the above pseudocode or by the BranchTo() call
  // below are UNKNOWN bitstrings after reset. In particular, the return information registers
  // ELR_ELx and SPSR_ELx have UNKNOWN values, so that it
  // is impossible to return from a reset in an architecturally defined way.
  AArch64.ResetGeneralRegisters();
  AArch64.ResetSIMDFPRegisters();
  AArch64.ResetSpecialRegisters();
  ResetExternalDebugRegisters(cold_reset);

  bits(64) rv;                      // IMPLEMENTATION DEFINED reset vector

  if HaveEL(EL3) then
    rv = RVBAR_EL3;
  elsif HaveEL(EL2) then
rv = RVBAR_EL2;
else
rv = RVBAR_EL1;
// The reset vector must be correctly aligned
assert IsZero(rv<63:PAMax()>) && IsZero(rv<1:0>);
BranchTo(rv, BranchType_UNKNOWN);

aarch64/exceptions/ieeefp/AArch64.FPTrappedException

// AArch64.FPTrappedException()
// ==================================
AArch64.FPTrappedException(boolean is_ase, integer element, bits(8) accumulated_exceptions)
exception = ExceptionSyndrome(Exception_FPTrappedException);
exception.syndrome<23> = '1';                               // TFV
if is_ase then exception.syndrome<10:8> = element<2:0>;    // VECITR
exception.syndrome<7:4:0> = accumulated_exceptions<7:4:0>; // IDF,IXF,UFF,OFF,DZF,IOF
route_to_el2 = HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1';
bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;
if UInt(PSTATE.EL) > UInt(EL1) then
  AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
elsif route_to_el2 then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/syscalls/AArch64.CallHypervisor

// AArch64.CallHypervisor()
// ========================
// Performs a HVC call
AArch64.CallHypervisor(bits(16) immediate)
assert HaveEL(EL2);
if UsingAArch32() then AArch32.ITAdvance();
SSAdvance();
bits(64) preferred_exception_return = NextInstrAddr();
vect_offset = 0x0;
exception = ExceptionSyndrome(Exception_HypervisorCall);
exception.syndrome<15:0> = immediate;
if PSTATE.EL == EL3 then
  AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/syscalls/AArch64.CallSecureMonitor

// AArch64.CallSecureMonitor()
// ===========================
AArch64.CallSecureMonitor(bits(16) immediate)
assert HaveEL(EL3) && !ELUsingAArch32(EL3);
if UsingAArch32() then AArch32.ITAdvance();
SSAdvance();
bits(64) preferred_exception_return = NextInstrAddr();
vect_offset = 0x0;
exception = ExceptionSyndrome(Exception_MonitorCall);
exception.syndrome<15:0> = immediate;

AArch64.TakeException(El3, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/syscalls/AArch64.CallSupervisor

// AArch64.CallSupervisor()
// ========================
// Calls the Supervisor
AArch64.CallSupervisor(bits(16) immediate)

if UsingAArch32() then AArch32.ITAdvance();
SSAdvance();
route_to_el2 = HaveEL(EL2) && !IsSecure() && PSTATE.EL == EL0 && HCR_EL2.TGE == '1';

bits(64) preferred_exception_return = NextInstrAddr();
vect_offset = 0x0;

exception = ExceptionSyndrome(Exception_SupervisorCall);
exception.syndrome<15:0> = immediate;

if UInt(PSTATE.EL) > UInt(EL1) then
    AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
elsif route_to_el2 then
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
    AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/takeexception/AArch64.TakeException

// AArch64.TakeException()
// =======================
// Take an exception to an Exception Level using AArch64.
AArch64.TakeException(bits(2) target_el, ExceptionRecord exception,
bits(64) preferred_exception_return, integer vect_offset)
assert HaveEL(target_el) && !ELUsingAArch32(target_el) && UInt(target_el) >= UInt(PSTATE.EL);

if UInt(target_el) > UInt(PSTATE.EL) then
    boolean lower_32;
    if target_el == EL3 then
        if !IsSecure() && HaveEL(EL2) then
            lower_32 = ELUsingAArch32(EL2);
        else
            lower_32 = ELUsingAArch32(EL1);
        else
            lower_32 = ELUsingAArch32(target_el - 1);
    vect_offset = vect_offset + (if lower_32 then 0x600 else 0x400);
elsif PSTATE.SP == '1' then
    vect_offset = vect_offset + 0x200;
spsr = GetPSRFromPSTATE();
if !(exception.type IN {Exception_IRQ, Exception_FIQ}) then
    AArch64.ReportException(exception, target_el);
PSTATE.EL = target_el; PSTATE.mRW = '0'; PSTATE.SP = '1';
SPSR[] = spsr;
ELR[] = preferred_exception_return;
PSTATE.SS = '0';
PSTATE.<D,A,I,F> = '1111';
if from_32 then // Coming from AArch32
  PSTATE.IT = '00000000'; // PSTATE.J is RES0
BranchTo(VBAR[] + vect_offset, BranchType_EXCEPTION);
EndOfInstruction();

aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrap

// AArch64.AArch32SystemAccessTrap()
// =================================
// Trapped AArch32 System register access other than due to CPTR_EL2 or CPACR_EL1.
AArch64.AArch32SystemAccessTrap(bits(2) target_el, bits(32) aarch32_instr)
  assert HaveEL(target_el) && target_el != EL0 && UInt(target_el) >= UInt(PSTATE.EL);

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;

exception = AArch64.AArch32SystemAccessTrapSyndrome(aarch32_instr);
if target_el == EL1 && HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1' then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrapSyndrome

// AArch64.AArch32SystemAccessTrapSyndrome()
// =========================================
// Return the syndrome information for traps on AArch32 MCR, MCRR, MRC, MRRC, and VMRS instructions,
// other than traps that are due to HCPTR or CPACR.
ExceptionRecord AArch64.AArch32SystemAccessTrapSyndrome(bits(32) instr)

ExceptionRecord exception;
cpnum = UInt(instr<11:8>);
bits(20) iss = Zeros();
if instr<27:24> == '1110' && instr<4> == '1' && instr<31:28> != '1111' then
  // MRC/MCR
  case cpnum of
    when 10    exception = ExceptionSyndrome(Exception_FPIDTrap);
    when 14    exception = ExceptionSyndrome(Exception_CP14RTTrap);
    when 15    exception = ExceptionSyndrome(Exception_CP15RTTrap);
    otherwise
      Unreachable();
  endcase
  iss<19:17> = instr<7:5>; // opc2
  iss<16:14> = instr<23:21>; // opc1
  iss<13:10> = instr<19:16>; // Crn
  iss<9:5> = LookUpRIndex(UInt(instr<15:12>), PSTATE.M)<4:0>; // Rt
  iss<4:1> = instr<3:0>; // Crm
elsif instr<27:21> == '1100010' && instr<31:28> != '1111' then
  // MRRC/MCRR
  case cpnum of
    when 14    exception = ExceptionSyndrome(Exception_CP14RRTTrap);
    when 15    exception = ExceptionSyndrome(Exception_CP15RRTTrap);
    otherwise
      Unreachable();
  endcase
  iss<19:16> = instr<7:4>; // opc1
  iss<14:10> = LookUpRIndex(UInt(instr<19:16>), PSTATE.M)<4:0>; // Rt2
  iss<9:5> = LookUpRIndex(UInt(instr<15:12>), PSTATE.M)<4:0>; // Rt
  iss<4:1> = instr<3:0>; // Crm
elsif instr<27:25> == '110' && instr<31:28> != '1111' then
// LDC/STC
assert cpnum == 14;
exception = ExceptionSyndrome(Exception_CPI4DTTrap);
iss<19:12> = instr<7:0>;      // imm8
iss<4> = instr<23>;         // U
iss<2:1> = instr<24,21>;    // P,W
if instr<19:16> == '1111' then // Literal addressing
  iss<9:5> = bits(5) UNKNOWN;
  iss<3> = '1';
else
  iss<9:5> = LookUpRIndex(UInt(instr<19:16>), PSTATE.M)<4:0>; // Rn
  iss<3> = '0';
else
  Unreachable();
iss<0> = instr<20>;               // Direction
exception.syndrome<24:20> = ConditionSyndrome();
exception.syndrome<19:0>  = iss;
return exception;

aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap

// AArch64.AdvSIMDFPAccessTrap()
// =============================
// Trapped access to Advanced SIMD or FP registers due to CPACR[].
AArch64.AdvSIMDFPAccessTrap(bits(2) target_el)

  bits(64) preferred_exception_return = ThisInstrAddr();
  vect_offset = 0x0;

  route_to_el2 = (target_el == EL1 & HaveEl(EL2) & !IsSecure() & HCR_EL2.TGE == '1');

  if route_to_el2 then
    exception = ExceptionSyndrome(Exception_Uncategorized);
    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
  else
    exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
    exception.syndrome<24:20> = ConditionSyndrome();
    AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);
  return;

aarch64/exceptions/traps/AArch64.CheckAArch32SystemAccess

// AArch64.CheckAArch32SystemAccess()
// ==================================
// Check AArch32 System register access instruction for enables and disables
AArch64.CheckAArch32SystemAccess(bits(32) instr)

  cp_num = UInt(instr<11:8>);
  assert cp_num IN {14,15};

  // Decode the AArch32 System register access instruction
  if instr<31:28> != '1111' & instr<27:24> == '1110' & instr<4> == '1' then // MRC/MCR
    cprt = TRUE;  cpdt = FALSE;  nreg = 1;
    opc1 = UInt(instr<23:21>);
    opc2 = UInt(instr<7:5>);
    Crn = UInt(instr<19:16>);
    Crm = UInt(instr<3:0>);
  elsif instr<31:28> != '1111' & instr<27:21> == '1100010' then // MRR/MCRR
    cprt = TRUE;  cpdt = FALSE;  nreg = 2;
    opc1 = UInt(instr<7:4>);
    Crn = UInt(instr<19:16>);
  elsif instr<31:28> != '1111' & instr<27:25> == '1100010' then // LDC/STC
    cprt = TRUE;  cpdt = FALSE;  nreg = 2;
    opc1 = UInt(instr<7:4>);
    Crn = UInt(instr<19:16>);
  else
    Unreachable();

  return;
cprt = FALSE; cpdt = TRUE; nreg = 0;
opc1 = 0;
CRn = UInt(instr<15:12>);
else
allocated = FALSE;

//
// Coarse-grain decode into CP14 or CP15 encoding space. Each of the CPxxxInstrDecode functions
// returns TRUE if the instruction is allocated at the current Exception level, FALSE otherwise.
if cp_num == 14 then
// LDC and STC only supported for c5 in CP14 encoding space
if cpdt && CRn != 5 then
allocated = FALSE;
else
// Coarse-grained decode of CP14 based on opc1 field
case opc1 of
  when 0 allocated = CP14DebugInstrDecode(instr);
  when 1 allocated = CP14TraceInstrDecode(instr);
  when 7 allocated = CP14JazelleInstrDecode(instr); // JIDR only
  otherwise allocated = FALSE; // All other values are unallocated
elsif cp_num == 15 then
// LDC and STC not supported in CP15 encoding space
if !cprt then
allocated = FALSE;
else
allocated = CP15InstrDecode(instr);
// Coarse-grain traps to EL2 have a higher priority than exceptions generated because
// the access instruction is UNDEFINED
if AArch64.CheckCP15InstrCoarseTraps(CRn, nreg, CRm) then
// For a coarse-grain trap, if it is IMPLEMENTATION DEFINED whether an access from
// Non-secure User mode is UNDEFINED when the trap is disabled, then it is
// IMPLEMENTATION DEFINED whether the same access is UNDEFINED or generates a trap
// when the trap is enabled.
if PSTATE.EL == EL0 && !IsSecure() && !allocated then
  if boolean IMPLEMENTATION_DEFINED "UNDEF unallocated CP15 access at NS EL0" then
    UNDEFINED;
    AArch64.AArch32SystemAccessTrap(EL2, instr);
else
  allocated = FALSE;
if !allocated then
  UNDEFINED;
// If the instruction is not UNDEFINED, it might be disabled or trapped to a higher EL.
AArch64.CheckAArch32SystemAccessTraps(instr);
return;
else
allocated = FALSE;
if !allocated then
  UNDEFINED;
// Check for configurable disables or traps to a higher EL of an AArch32 System register access.
AArch64.CheckAArch32SystemAccessTraps(bits(32) instr);

aarch64/exceptions/traps/AArch64.CheckAArch32SystemAccessTraps

// Check for configurable disables or traps to a higher EL of an AArch32 System register access.
AArch64.CheckAArch32SystemAccessTraps(bits(32) instr);

aarch64/exceptions/traps/AArch64.CheckCP15InstrCoarseTraps

// AArch64.CheckCP15InstrCoarseTraps()
// __________________________
// Check for coarse-grained AArch32 CP15 traps in HSTR_EL2 and HCR_EL2.
boolean AArch64.CheckCP15InstrCoarseTraps(integer CRn, integer nreg, integer CRm)

// Check for coarse-grained Hyp traps
if HaveEL(EL2) && !IsSecure() && PSTATE.EL IN [EL0,EL1] then
// Check for MCR, MRCR and MRRC disabled by HSTR_EL2<CRn/CRm>
major = if nreg == 1 then CRn else CRm;
if !(major IN {4,14}) && HSTR_EL2<major> == '1' then
return TRUE;

// Check for MRC and MCR disabled by HCR_EL2.TIDCP
if (HCR_EL2.TIDCP == '1' && nreg == 1 &&
(CRn == 9 && CRm IN {0,1,2, 5,6,7,8 }) ||
(CRn == 10 && CRm IN {0,1, 4, 8 }) ||
(CRn == 11 && CRm IN {0,1,2,3,4,5,6,7,8,15})) then
return TRUE;

return FALSE;

aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled

// AArch64.CheckFPAdvSIMDEnabled()
// ===============================
// Check against CPACR[]
AArch64.CheckFPAdvSIMDEnabled()
if PSTATE.EL IN {EL0, EL1} then
// Check if access disabled in CPACR_EL1
case CPACR[].FPEN of
  when 'x0'  disabled = TRUE;
  when '01'  disabled = PSTATE.EL == EL0;
  when '11'  disabled = FALSE;
if disabled then AArch64.AdvSIMDFPAccessTrap(EL1);
AArch64.CheckFPAdvSIMDTrap(); // Also check against CPTR_EL2 and CPTR_EL3

aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap

// AArch64.CheckFPAdvSIMDTrap()
// ============================
// Check against CPTR_EL2 and CPTR_EL3.
AArch64.CheckFPAdvSIMDTrap()

if HaveEL(EL2) && !IsSecure() then
// Check if access disabled in CPTR_EL2
if CPTR_EL2.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL2);
if HaveEL(EL3) then
// Check if access disabled in CPTR_EL3
if CPTR_EL3.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL3);
return;

aarch64/exceptions/traps/AArch64.CheckForSMCTrap

// AArch64.CheckForSMCTrap()
// =========================
// Check for trap on SMC instruction
AArch64.CheckForSMCTrap(bits(16) imm)

route_to_el2 = HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} && HCR_EL2.TSC == '1';
if route_to_el2 then
bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;
exception = ExceptionSyndrome(Exception_MonitorCall);
exception.syndrome<15:0> = imm;
AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
aarch64/exceptions/traps/AArch64.CheckForWFxTrap

// AArch64.CheckForWFxTrap()
// =========================
// Check for trap on WFE or WFI instruction

AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)
    assert HaveEL(target_el);
    case target_el of
        when EL1 trap = (if is_wfe then SCTLR[].nTWE else SCTLR[].nTWI) == '0';
        when EL2 trap = (if is_wfe then HCR_EL2.TWE else HCR_EL2.TWI) == '1';
        when EL3 trap = (if is_wfe then SCR_EL3.TWE else SCR_EL3.TWI) == '1';
            if trap then
                AArch64.WFxTrap(target_el, is_wfe);

aarch64/exceptions/traps/AArch64.CheckIllegalState

// AArch64.CheckIllegalState()
// ===========================
// Check PSTATE.IL bit and generate Illegal Execution state exception if set.

AArch64.CheckIllegalState()

if PSTATE.IL == '1' then
    route_to_el2 = HaveEL(EL2) && !IsSecure() && PSTATE.EL == EL0 && HCR_EL2.TGE == '1';
    bits(64) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x0;
    exception = ExceptionSyndrome(Exception_IllegalState);
    if UInt(PSTATE.EL) > UInt(EL1) then
        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
    elseif route_to_el2 then
        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
    else
        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/traps/AArch64.MonitorModeTrap

// AArch64.MonitorModeTrap()
// =========================
// Trapped use of Monitor mode features in a Secure EL1 AArch32 mode

AArch64.MonitorModeTrap()

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;
exception = ExceptionSyndrome(Exception_Uncategorized);
AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/traps/AArch64.SystemRegisterTrap

// AArch64.SystemRegisterTrap()
// ============================
// Trapped system register access other than due to CPTR_EL2 and CPACR_EL1

AArch64.SystemRegisterTrap(bits(2) target_el, bits(2) op0, bits(3) op2, bits(3) op1, bits(4) crn, bits(5) rt, bits(4) crm, bit dir)
    assert UInt(target_el) >= UInt(PSTATE.EL);
    bits(64) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x0;
exception = ExceptionSyndrome(Exception_SystemRegisterTrap);
extension.syndrome<21:20> = op0;
extension.syndrome<19:17> = op2;
extension.syndrome<16:14> = op1;
extension.syndrome<13:10> = crn;
extension.syndrome<9:5>   = rt;
extension.syndrome<4:1>   = crm;
extension.syndrome<0>     = dir;

if target_el == EL1 && HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1' then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/traps/AArch64.UndefinedFault

// AArch64.UndefinedFault()
// ==============
AArch64.UndefinedFault()

route_to_el2 = HaveEL(EL2) && !IsSecure() && PSTATE.EL == EL0 && HCR_EL2.TGE == '1';
bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;

exception = ExceptionSyndrome(Exception_Uncategorized);

if UInt(PSTATE.EL) > UInt(EL1) then
  AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
elsif route_to_el2 then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/traps/AArch64.WFxTrap

// AArch64.WFxTrap()
// =============
AArch64.WFxTrap(bits(2) target_el, boolean is_wfe)
assert UInt(target_el) > UInt(PSTATE.EL);

bits(64) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0;

exception = ExceptionSyndrome(Exception_WFxTrap);
extension.syndrome<24:20> = ConditionSyndrome();
extension.syndrome<0> = if is_wfe then '1' else '0';

if target_el == EL1 && HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1' then
  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
else
  AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);

aarch64/exceptions/traps/CheckFPAdvSIMDEnabled64

// CheckFPAdvSIMDEnabled64()
// ===============
// AArch64 instruction wrapper

CheckFPAdvSIMDEnabled64()
AArch64.CheckFPAdvSIMDEnabled();
J1.3 aarch64/functions

This section includes the following pseudocode functions:

- `aarch64/functions/aborts/AArch64.CreateFaultRecord`
- `aarch64/functions/aborts/AArch64.FaultSyndrome` on page J1-5266.
- `aarch64/functions/exclusive/AArch64.ExclusiveMonitorsPass` on page J1-5266.
- `aarch64/functions/exclusive/AArch64.IsExclusiveVA` on page J1-5267.
- `aarch64/functions/exclusive/AArch64.MarkExclusiveVA` on page J1-5267.
- `aarch64/functions/exclusive/AArch64.SetExclusiveMonitors` on page J1-5267.
- `aarch64/functions/fusedrstep/FPRSqrtStepFused` on page J1-5268.
- `aarch64/functions/fusedrstep/FPRecipStepFused` on page J1-5268.
- `aarch64/functions/memory/AArch64.CheckAlignment` on page J1-5269.
- `aarch64/functions/memory/AArch64.MemSingle` on page J1-5269.
- `aarch64/functions/memory/AArch64.MemSingleAlignment` on page J1-5270.
- `aarch64/functions/memory/AArch64.Mem` on page J1-5270.
- `aarch64/functions/memory/AArch64.MaybeZeroRegisterUppers` on page J1-5271.
- `aarch64/functions/memory/AArch64.ResetGeneralRegisters` on page J1-5271.
- `aarch64/functions/memory/AArch64.ResetSIMDFPRegisters` on page J1-5272.
- `aarch64/functions/memory/AArch64.ResetSpecialRegisters` on page J1-5272.
- `aarch64/functions/memory/AArch64.ResetSystemRegisters` on page J1-5272.
- `aarch64/functions/memory/AArch64.SetExclusiveMonitors` on page J1-5272.
- `aarch64/functions/memory/AArch64.SP` on page J1-5273.
- `aarch64/functions/memory/AArch64.V` on page J1-5273.
- `aarch64/functions/memory/AArch64.Vpart` on page J1-5274.
- `aarch64/functions/memory/AArch64.X` on page J1-5274.
- `aarch64/functions/sysregisters/AArch64.CNTKCTL` on page J1-5274.
- `aarch64/functions/sysregisters/AArch64.CNTKCTLType` on page J1-5274.
- `aarch64/functions/sysregisters/AArch64.CPACR` on page J1-5275.
- `aarch64/functions/sysregisters/AArch64.CPACRType` on page J1-5275.
- `aarch64/functions/sysregisters/AArch64.ELR` on page J1-5275.
- `aarch64/functions/sysregisters/AArch64.ESR` on page J1-5275.
- `aarch64/functions/sysregisters/AArch64.ESRType` on page J1-5276.
- `aarch64/functions/sysregisters/AArch64.FAR` on page J1-5276.
- `aarch64/functions/sysregisters/AArch64.MAIR` on page J1-5277.
- `aarch64/functions/sysregisters/AArch64.MAIRTType` on page J1-5277.
- `aarch64/functions/sysregisters/AArch64.SCTLR` on page J1-5277.
- `aarch64/functions/sysregisters/AArch64.SCTLRType` on page J1-5277.
- `aarch64/functions/sysregisters/AArch64.VBAR` on page J1-5277.
- `aarch64/functions/sysregisters/AArch64.VBARType` on page J1-5277.
- `aarch64/functions/system/AArch64.CheckAdvSIMDFPSystemRegisterTraps` on page J1-5278.
- `aarch64/functions/system/AArch64.CheckSystemAccess` on page J1-5278.
- `aarch64/functions/system/AArch64.CheckSystemRegisterTraps` on page J1-5279.
- `aarch64/functions/system/AArch64.CheckUnallocatedSystemAccess` on page J1-5279.
- `aarch64/functions/system/AArch64.SysInstr` on page J1-5279.
- `aarch64/functions/system/AArch64.SysInstrWithResult` on page J1-5279.
- `aarch64/functions/system/AArch64.SysRegRead` on page J1-5279.
- `aarch64/functions/system/AArch64.SysRegWrite` on page J1-5279.

```cpp
// AArch64.CreateFaultRecord()
// ===========================
```
FaultRecord AArch64.CreateFaultRecord(Fault type, bits(48) ipaddress, integer level, AccType acctype, boolean write, bit extflag, boolean secondstage, boolean s2fs1walk)

FaultRecord fault;
fault.type = type;  
fault.domain = bits(4) UNKNOWN;  // Not used from AArch64  
fault.debugmoe = bits(4) UNKNOWN;  // Not used from AArch64  
fault.ipaddress = ipaddress;  
fault.level = level;  
fault.acctype = acctype;  
fault.write = write;  
fault.extflag = extflag;  
fault.secondstage = secondstage;  
fault.s2fs1walk = s2fs1walk;  
return fault;  

aarch64/functions/aborts/AArch64.FaultSyndrome

// AArch64.FaultSyndrome()
// =======================
// Creates an exception syndrome value for Abort and Watchpoint exceptions taken to
// an Exception Level using AArch64.
bits(25) AArch64.FaultSyndrome(boolean d_side, FaultRecord fault)
assert fault.type != Fault_None;
bits(25) iss = Zeros();
if d_side then
  if IsSecondStage(fault) && !fault.s2fs1walk then iss<24:14> = LSInstructionSyndrome();
  if fault.acctype IN {AccType_DC, AccType_IC, AccType_AT} then
    iss<8> = '1';  iss<6> = '1';
  else
    iss<6> = if fault.write then '1' else '0';
  if IsExternalAbort(fault) then iss<9> = fault.extflag;
  iss<7> = if fault.s2fs1walk then '1' else '0';
  iss<5:0> = EncodeLDFSC(fault.type, fault.level);
return iss;

aarch64/functions/exclusive/AArch64.ExclusiveMonitorsPass

// AArch64.ExclusiveMonitorsPass()
// ===============================
// Return TRUE if the Exclusive Monitors for the current PE include all of the addresses
// associated with the virtual address region of size bytes starting at address.
// The immediately following memory write must be to the same addresses.
boolean AArch64.ExclusiveMonitorsPass(bits(64) address, integer size)

// It is IMPLEMENTATION DEFINED whether the detection of memory aborts happens
// before or after the check on the local Exclusive Monitor. As a result a failure
// of the local monitor can occur on some implementations even if the memory
// access would give an memory abort.
acctype = AccType_ATOMIC;
iswrite = TRUE;
aligned = (address == Align(address, size));

if !aligned then
  secondstage = FALSE;
  AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
passed = AArch64.IsExclusiveVA(address, ProcessorID(), size);
if !passed then
    return FALSE;
memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, aligned, size);

    // Check for aborts or debug exceptions
    if IsFault(memaddrdesc) then
        AArch64.Abort(address, memaddrdesc.fault);
    passed = IsExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
    if passed then
        ClearExclusiveLocal(ProcessorID());
        if memaddrdesc.memattrs.shareable then
            passed = IsExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);

    return passed;

aarch64/functions/exclusive/AArch64.IsExclusiveVA

// An optional IMPLEMENTATION DEFINED test for an exclusive access to a virtual
// address region of size bytes starting at address.
//
// It is permitted (but not required) for this function to return FALSE and
// cause a store exclusive to fail if the virtual address region is not
// totally included within the region recorded by MarkExclusiveVA().
//
// It is always safe to return TRUE which will check the physical address only.
boolean AArch64.IsExclusiveVA(bits(64) address, integer processorid, integer size);

aarch64/functions/exclusive/AArch64.MarkExclusiveVA

// Optionally record an exclusive access to the virtual address region of size bytes
// starting at address for processorid.
AArch64.MarkExclusiveVA(bits(64) address, integer processorid, integer size);

aarch64/functions/exclusive/AArch64.SetExclusiveMonitors

// AArch64.SetExclusiveMonitors()
// ==============================
// Sets the Exclusive Monitors for the current PE to record the addresses associated
// with the virtual address region of size bytes starting at address.
AArch64.SetExclusiveMonitors(bits(64) address, integer size)

    acctype = AccType_ATOMIC;
    iswrite = FALSE;
    aligned = (address != Align(address, size));
    memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, aligned, size);

    // Check for aborts or debug exceptions
    if IsFault(memaddrdesc) then
        return;

    if memaddrdesc.memattrs.shareable then
        MarkExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);
        MarkExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
        AArch64.MarkExclusiveVA(address, ProcessorID(), size);
aarch64/functions/fusedrstep/FPRSqrtStepFused

    // FPRSqrtStepFused()
    // ==================

    bits(N) FPRSqrtStepFused(bits(N) op1, bits(N) op2)
    assert N IN {32, 64};
    bits(N) result;
    op1 = FPNeg(op1);
    (type1,sign1,value1) = FPUnpack(op1, FPCR);
    (type2,sign2,value2) = FPUnpack(op2, FPCR);
    (done,result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
    if !done then
        inf1 = (type1 == FPType_Infinity);
        inf2 = (type2 == FPType_Infinity);
        zero1 = (type1 == FPType_Zero);
        zero2 = (type2 == FPType_Zero);
        if (inf1 && zero2) || (zero1 && inf2) then
            result = FPOnePointFive('0');
        elsif inf1 || inf2 then
            result = FPInfinity(sign1 EOR sign2);
        else
            // Fully fused multiply-add and halve
            result_value = (3.0 + (value1 * value2)) / 2.0;
            if result_value == 0.0 then
                // Sign of exact zero result depends on rounding mode
                sign = if FPRoundingMode(FPCR) == FPRounding_NEGINF then '1' else '0';
                result = FPZero(sign);
            else
                result = FPRound(result_value, FPCR);
            return result;
    aarch64/functions/fusedrstep/FPRecipStepFused

    // FPRecipStepFused()
    // ==================

    bits(N) FPRecipStepFused(bits(N) op1, bits(N) op2)
    assert N IN {32, 64};
    bits(N) result;
    op1 = FPNeg(op1);
    (type1,sign1,value1) = FPUnpack(op1, FPCR);
    (type2,sign2,value2) = FPUnpack(op2, FPCR);
    (done,result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
    if !done then
        inf1 = (type1 == FPType_Infinity);
        inf2 = (type2 == FPType_Infinity);
        zero1 = (type1 == FPType_Zero);
        zero2 = (type2 == FPType_Zero);
        if (inf1 && zero2) || (zero1 && inf2) then
            result = FPTwo('0');
        elsif inf1 || inf2 then
            result = FPInfinity(sign1 EOR sign2);
        else
            // Fully fused multiply-add
            result_value = 2.0 + (value1 * value2);
            if result_value == 0.0 then
                // Sign of exact zero result depends on rounding mode
                sign = if FPRoundingMode(FPCR) == FPRounding_NEGINF then '1' else '0';
                result = FPZero(sign);
            else
                result = FPRound(result_value, FPCR);
            return result;
aarch64/functions/memory/AArch64.CheckAlignment

// AArch64.CheckAlignment()
// ================

boolean AArch64.CheckAlignment(bits(64) address, integer alignment, AccType acctype, boolean iswrite)

aligned = (address == Align(address, alignment));
check = (acctype == AccType_ATOMIC || acctype == AccType_ORDERED || SCTLR[].A == '1');

if check && !aligned then
    secondstage = FALSE;
    AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));

return aligned;

aarch64/functions/memory/AArch64.MemSingle

// AArch64.MemSingle[] - non-assignment (read) form
// ================================================
// Perform an atomic, little-endian read of 'size' bytes.

bits(size*8) AArch64.MemSingle[bits(64) address, integer size, AccType acctype, boolean wasaligned]
assert size IN {1, 2, 4, 8, 16};
assert address == Align(address, size);

AddressDescriptor memaddrdesc;
bits(size*8) value;
iswrite = FALSE;

// MMU or MPU
memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
// Check for aborts or debug exceptions
if IsFault(memaddrdesc) then
    AArch64.Abort(address, memaddrdesc.fault);

// Memory array access
value = _Mem[memaddrdesc, size, acctype];
return value;

// AArch64.MemSingle[] - assignment (write) form
// =============================================
// Perform an atomic, little-endian write of 'size' bytes.

AArch64.MemSingle[bits(64) address, integer size, AccType acctype, boolean wasaligned] = bits(size*8) value
assert size IN {1, 2, 4, 8, 16};
assert address == Align(address, size);

AddressDescriptor memaddrdesc;
iswrite = TRUE;

// MMU or MPU
memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
// Check for aborts or debug exceptions
if IsFault(memaddrdesc) then
    AArch64.Abort(address, memaddrdesc.fault);

// Effect on exclusives
if memaddrdesc.memattrs.shareable then
    ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);

// Memory array access
_Mem[memaddrdesc, size, acctype] = value;
return;
aarch64/functions/memory/CheckSPAlignment

// CheckSPAlignment()
// ================
// Check correct stack pointer alignment for AArch64 state.

CheckSPAlignment()
bits(64) sp = SP[];
if PSTATE.EL == EL0 then
    stack_align_check = (SCTLR[].SA0 != '0');
else
    stack_align_check = (SCTLR[].SA != '0');
if stack_align_check && sp != Align(sp, 16) then
    AArch64.SPAlignmentFault();
return;

aarch64/functions/memory/Mem

// Mem[] - non-assignment (read) form
// =================================
// Perform a read of 'size' bytes. The access byte order is reversed for a big-endian access.
// Instruction fetches would call AArch64.MemSingle directly.

bits(size*8) Mem[bits(64) address, integer size, AccType acctype]
assert size IN {1, 2, 4, 8, 16};
bits(size*8) value;
integer i;
boolean iswrite = FALSE;
aligned = AArch64.CheckAlignment(address, size, acctype, iswrite);
if size != 16 || !(acctype IN {AccType_VEC, AccType_VECSTREAM}) then
    atomic = aligned;
else
    // 128-bit SIMD&FP loads are treated as a pair of 64-bit single-copy atomic accesses
    // 64-bit aligned.
    atomic = address == Align(address, 8);
if !atomic then
    assert size > 1;
    value<7:0> = AArch64.MemSingle[address, 1, acctype, aligned];
    // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory access will generate an Alignment Fault, as to get this far means the first byte did not, so we must be changing to a new translation page.
    if !aligned then
        c = ConstrainUnpredictable();
        assert c IN {Constraint_FAULT, Constraint_NONE};
        if c == Constraint_NONE then aligned = TRUE;
    for i = 1 to size-1
        value<8*i+7:8*i> = AArch64.MemSingle[address+i, 1, acctype, aligned];
    elsif size == 16 && acctype IN {AccType_VEC, AccType_VECSTREAM} then
        value<63:0> = AArch64.MemSingle[address, 8, acctype, aligned];
        value<127:64> = AArch64.MemSingle[address+8, 8, acctype, aligned];
    else
        value = AArch64.MemSingle[address, size, acctype, aligned];
    if BigEndian() then
        value = BigEndianReverse(value);
    return value;

// Mem[] - assignment (write) form
// ===============================
// Perform a write of 'size' bytes. The byte order is reversed for a big-endian access.
Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value
integer i;
boolean iswrite = TRUE;

if BigEndian() then
  value = BigEndianReverse(value);

aligned = AArch64.CheckAlignment(address, size, acctype, iswrite);
if size != 16 || !(acctype IN {AccType_VEC, AccType_VECSTREAM}) then
  atomic = aligned;
else
  // 128-bit SIMD&FP stores are treated as a pair of 64-bit single-copy atomic accesses
  // 64-bit aligned.
  atomic = address == Align(address, 8);

if nonatomic then
  assert size > 1;
  AArch64.MemSingle[address, 1, acctype, aligned] = value<7:0>;

  // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
  // access will generate an Alignment Fault, as to get this far means the first byte did
  // not, so we must be changing to a new translation page.
  if nonatomic then
    c = ConstrainUnpredictable();
    assert c IN {Constraint_FAULT, Constraint_NONE};
    if c == Constraint_NONE then aligned = TRUE;
  
  for i = 1 to size-1
    AArch64.MemSingle[address+i, 1, acctype, aligned] = value<8*i+7:8*i>;

elsif size == 16 && acctype IN {AccType_VEC, AccType_VECSTREAM} then
  AArch64.MemSingle[address, 8, acctype, aligned] = value<63:0>;
  AArch64.MemSingle[address+8, 8, acctype, aligned] = value<127:64>;
else
  AArch64.MemSingle[address, size, acctype, aligned] = value;
  return;

aarch64/functions/registers/AArch64.MaybeZeroRegisterUppers

// AArch64.MaybeZeroRegisterUppers()
// ==================================
// On taking an exception to AArch64 from AArch32, it is CONSTRAINED UNPREDICTABLE whether the top
// 32 bits of registers visible at any lower Exception level using AArch32 are set to zero.

AArch64.MaybeZeroRegisterUppers()
assert UsingAArch32();         // Always called from AArch32 state before entering AArch64 state

if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) then
  first = 0;  last = 14;  include_R15 = FALSE;
elsif PSTATE.EL IN {EL0,EL1} && HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
  first = 0;  last = 30;  include_R15 = FALSE;
else
  first = 0;  last = 30;  include_R15 = TRUE;

for n = first to last
  if (n != 15 || include_R15) && ConstrainUnpredictableBool() then
    _R[n]<63:32> = Zeros();

return;

aarch64/functions/registers/AArch64.ResetGeneralRegisters

// AArch64.ResetGeneralRegisters()
// =================================

AArch64.ResetGeneralRegisters()
J1 ARMv8 Pseudocode
J1.1 Pseudocode for AArch64 operations

for i = 0 to 30
    X[i] = bits(64) UNKNOWN;

return;

aarch64/functions/registers/AArch64.ResetSIMDFPRegisters

// AArch64.ResetSIMDFPRegisters()
// ==============================
AArch64.ResetSIMDFPRegisters()

for i = 0 to 31
    V[i] = bits(128) UNKNOWN;

return;

aarch64/functions/registers/AArch64.ResetSpecialRegisters

// AArch64.ResetSpecialRegisters()
// ===============================
AArch64.ResetSpecialRegisters()

// AArch64 special registers
SP_EL0 = bits(64) UNKNOWN;
SP_EL1 = bits(64) UNKNOWN;
SPSR_EL1 = bits(32) UNKNOWN;
ELR_EL1  = bits(64) UNKNOWN;
if HaveEL(EL2) then
    SP_EL2 = bits(64) UNKNOWN;
    SPSR_EL2 = bits(32) UNKNOWN;
    ELR_EL2  = bits(64) UNKNOWN;
if HaveEL(EL3) then
    SP_EL3 = bits(64) UNKNOWN;
    SPSR_EL3 = bits(32) UNKNOWN;
    ELR_EL3  = bits(64) UNKNOWN;

// AArch32 special registers that are not architecturally mapped to AArch64 registers
if HaveAArch32EL(EL1) then
    SPSR_fiq = bits(32) UNKNOWN;
    SPSR_irq = bits(32) UNKNOWN;
    SPSR_abt = bits(32) UNKNOWN;
    SPSR_und = bits(32) UNKNOWN;

// External debug special registers
DLR_EL0 = bits(64) UNKNOWN;
DSPSR_EL0 = bits(32) UNKNOWN;

return;

aarch64/functions/registers/AArch64.ResetSystemRegisters

AArch64.ResetSystemRegisters(boolean cold_reset);

aarch64/functions/registers/PC

// PC - non-assignment form
// ========================
// Read program counter.

bits(64) PC[]
return _PC;
aarch64/functions/registers/SP

// SP[] - assignment form
//=======================
// Write to stack pointer from either a 32-bit or a 64-bit value.

SP[] = bits(width) value
assert width IN {32,64};
if PSTATE.SP == '0' then
    SP_EL0 = ZeroExtend(value);
else
    case PSTATE.EL of
        when EL0    SP_EL0 = ZeroExtend(value);
        when EL1    SP_EL1 = ZeroExtend(value);
        when EL2    SP_EL2 = ZeroExtend(value);
        when EL3    SP_EL3 = ZeroExtend(value);
    return;

// SP[] - non-assignment form
//=========================
// Read stack pointer with implicit slice of 8, 16, 32 or 64 bits.

bits(width) SP[]
assert width IN {8,16,32,64};
if PSTATE.SP == '0' then
    return SP_EL0<width-1:0>;
else
    case PSTATE.EL of
        when EL0    return SP_EL0<width-1:0>;
        when EL1    return SP_EL1<width-1:0>;
        when EL2    return SP_EL2<width-1:0>;
        when EL3    return SP_EL3<width-1:0>;
    return;

aarch64/functions/registers/V

// V[] - assignment form
//=======================
// Write to SIMD&FP register with implicit extension from 8, 16, 32, 64 or 128 bits.

V[integer n] = bits(width) value
assert n >= 0 && n <= 31;
assert width IN {8,16,32,64,128};
_V[n] = ZeroExtend(value);
return;

// V[] - non-assignment form
//=========================
// Read from SIMD&FP register with implicit slice of 8, 16, 32 or 64 bits.

bits(width) V[integer n]
assert n >= 0 && n <= 31;
assert width IN {8,16,32,64,128};
return _V[n]<width-1:0>;

aarch64/functions/registers/Vpart

// Vpart[] - non-assignment form
//=================================
// Reads a 128-bit SIMD&FP register in up to two parts:
// part 0 returns the bottom 8, 16, 32 or 64 bits of the register;
// part 1 returns only the top 64 bits of the register.

bits(width) Vpart[integer n, integer part]
assert n >= 0 && n <= 31;
assert part IN {0, 1};
if part == 0 then
    assert width IN {8,16,32,64};
    return _V[n]<width-1:0>;
else
    assert width == 64;
    return _V[n]<127:64>;

// Vpart[] - assignment form
// ================
// Write a 128-bit SIMDAPP register in up to two parts:
// part 0 zero extends a 8, 16, 32, or 64-bit value to fill the whole register;
// part 1 inserts a 64-bit value into the top 64 bits of the register.

Vpart[integer n, integer part] = bits(width) value
assert n >= 0 && n <= 31;
assert part IN {0, 1};
if part == 0 then
    assert width IN {8,16,32,64};
    _V[n] = ZeroExtend(value);
else
    assert width == 64;
    _V[n]<127:64> = value<63:0>;

aarch64/functions/registers/X

// X[] - assignment form
// ===============
// Write to general-purpose register from either a 32-bit or a 64-bit value.

X[integer n] = bits(width) value
assert n >= 0 && n <= 31;
assert width IN {32,64};
if n != 31 then
    _R[n] = ZeroExtend(value);
else
    return;

// X[] - non-assignment form
// ===============
// Read from general-purpose register with implicit slice of 8, 16, 32 or 64 bits.

bits(width) X[integer n]
assert n >= 0 && n <= 31;
assert width IN {8,16,32,64};
if n != 31 then
    return _R[n]<width-1:0>;
else
    return Zeros(width);

aarch64/functions/sysregisters/CNTKCTL

// CNTKCTL[] - non-assignment form
// ===============================

CNTKCTLType CNTKCTL[]
return CNTKCTL_EL1;

daarch64/functions/sysregisters/CNTKCTLType
type CNTKCTLType;
aarch64/functions/sysregisters/CPACR

// CPACR[] - non-assignment form
// ==================================

CPACRType CPACR[]
return CPACR_EL1;

aarch64/functions/sysregisters/CPACRType
type CPACRType;

aarch64/functions/sysregisters/ELR

// ELR[] - non-assignment form
// ===========================

bits(64) ELR[bits(2) el]
bits(64) r;
case el of
  when EL1  r = ELR_EL1;
  when EL2  r = ELR_EL2;
  when EL3  r = ELR_EL3;
  otherwise Unreachable();
return r;

// ELR[] - non-assignment form
// ===========================

bits(64) ELR[]
assert PSTATE.EL != EL0;
return ELR[PSTATE.EL];

// ELR[] - assignment form
// =========================

ELR[bits(2) el] = bits(64) value
bits(64) r = value;
case el of
  when EL1  ELR_EL1 = r;
  when EL2  ELR_EL2 = r;
  when EL3  ELR_EL3 = r;
  otherwise Unreachable();
return;

// ELR[] - assignment form
// =========================

ELR[] = bits(64) value
assert PSTATE.EL != EL0;
ELR[PSTATE.EL] = value;
return;

aarch64/functions/sysregisters/ESR

// ESR[] - non-assignment form
// ===========================

ESRType ESR[bits(2) regime]
bits(32) r;
case regime of
  when EL1  r = ESR_EL1;
  when EL2  r = ESR_EL2;
  when EL3  r = ESR_EL3;
  otherwise Unreachable();
return r;
// ESR[] - non-assignment form
// ===========================

ESRTyp e ESR[]
     return ESR[S1TranslationRegime()];

// ESR[] - assignment form
// =======================

ESR[bits(2) regime] = ESRTyp e value
    bits(32) r = value;
    case regime of
        when EL1  ESR_EL1 = r;
        when EL2  ESR_EL2 = r;
        when EL3  ESR_EL3 = r;
        otherwise Unreachable();
    return;

// ESR[] - assignment form
// =======================

ESR[] = ESRTyp e value
    ESR[S1TranslationRegime()] = value;

aarch64/functions/sysregisters/ESRTyp e
type ESRTyp e;

aarch64/functions/sysregisters/FAR

// FAR[] - non-assignment form
// ===========================

bits(64) FAR[bits(2) regime]
    bits(64) r;
    case regime of
        when EL1  r = FAR_EL1;
        when EL2  r = FAR_EL2;
        when EL3  r = FAR_EL3;
        otherwise Unreachable();
    return r;

// FAR[] - non-assignment form
// ===========================

bits(64) FAR[]
    return FAR[S1TranslationRegime()];

// FAR[] - assignment form
// =======================

FAR[bits(2) regime] = bits(64) value
    bits(64) r = value;
    case regime of
        when EL1  FAR_EL1 = r;
        when EL2  FAR_EL2 = r;
        when EL3  FAR_EL3 = r;
        otherwise Unreachable();
    return;

// FAR[] - assignment form
// =======================
FAST[] = bits(64) value
    FAST[SITranslationRegime()] = value;
    return;

aarch64/functions/sysregisters/MAIR

    // MAIR[] - non-assignment form
    // ----------------------------------

    MAIRTType MAIR[bits(2) regime]
        bits(64) r;
        case regime of
            when EL1  r = MAIR_EL1;
            when EL2  r = MAIR_EL2;
            when EL3  r = MAIR_EL3;
            otherwise Unreachable();
        return r;

    // MAIR[] - non-assignment form
    // ----------------------------------

    MAIRTType MAIR[]
        return MAIR[SITranslationRegime()];

aarch64/functions/sysregisters/MAIRTType

type MAIRTType;

aarch64/functions/sysregisters/SCTLR

    // SCTLR[] - non-assignment form
    // ----------------------------------

    SCTLRType SCTLR[bits(2) regime]
        bits(32) r;
        case regime of
            when EL1  r = SCTLR_EL1;
            when EL2  r = SCTLR_EL2;
            when EL3  r = SCTLR_EL3;
            otherwise Unreachable();
        return r;

    // SCTLR[] - non-assignment form
    // ----------------------------------

    SCTLRType SCTLR[]
        return SCTLR[SITranslationRegime()];

aarch64/functions/sysregisters/SCTLRType

type SCTLRType;

aarch64/functions/sysregisters/VBAR

    // VBAR[] - non-assignment form
    // ----------------------------------

    bits(64) VBAR[bits(2) regime]
        bits(64) r;
        case regime of
            when EL1  r = VBAR_EL1;
            when EL2  r = VBAR_EL2;
            when EL3  r = VBAR_EL3;
            otherwise Unreachable();
return r;

// VBAR[] - non-assignment form
// ============================

defined(unsigned long long) VBAR[]
return VBAR[S1TranslationRegime()];

aarch64/functions/system/AArch64.CheckAdvSIMDFPSystemRegisterTraps

// Checks if an AArch64 MSR, MRS or SYS instruction on a SIMD or floating-point
// register is trapped under the current configuration. Returns a boolean which
// is TRUE if trapping occurs, plus a binary value that specifies the Exception
// level trapped to.
(boolean, bits(2)) AArch64.CheckAdvSIMDFPSystemRegisterTraps(bits(2) op0, bits(3) op1, bits(4) crn,
bits(4) crm, bits(3) op2, bit read);

aarch64/functions/system/AArch64.CheckSystemAccess

// AArch64.CheckSystemAccess()
// ===========================

AArch64.CheckSystemAccess(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm, bits(3) op2, bits(5) rt,
bit read)
// Checks if an AArch64 MSR, MRS or SYS instruction is UNALLOCATED or trapped at the current
// exception level, security state and configuration, based on the opcode's encoding.
boolean unallocated = FALSE;
boolean need_secure = FALSE;
bits(2) min_EL;

// Check for traps by HCR_EL2.TIDCP
if HaveEL(EL2) && !IsSecure() && HCR_EL2.TIDCP == 1 && op0 == 'x1' && crn == '1x11' then
  // At Non-secure EL0, it is IMPLEMENTATION_DEFINED whether attempts to execute system
  // register access instructions with reserved encodings are trapped to EL2 or UNDEFINED
  rcs_el0_trap = boolean IMPLEMENTATION_DEFINED "Reserved Control Space EL0 Trapped";
else if PSTATE.EL == EL0 && rcs_el0_trap then
  AArch64.SystemRegisterTrap(EL2, op0, op2, op1, crn, rt, crm, read);
elsif PSTATE.EL == EL1 then
  AArch64.SystemRegisterTrap(EL2, op0, op2, op1, crn, rt, crm, read);

// Check for unallocated encodings
case op1 of
  when '00x', '010'
    min_EL = EL1;
  when '011'
    min_EL = EL0;
  when '100'
    min_EL = EL2;
  when '101'
    UnallocatedEncoding();
  when '110'
    min_EL = EL3;
  when '111'
    min_EL = EL1;
    need_secure = TRUE;
  if UInt(PSTATE.EL) < UInt(min_EL) then
    UnallocatedEncoding();
elsif need_secure && !IsSecure() then
  UnallocatedEncoding();
elsif AArch64.CheckUnallocatedSystemAccess(op0, op1, crn, crm, op2, read) then
  UnallocatedEncoding();

// Check for traps on accesses to SIMD or floating-point registers
(take_trap, target_el) = AArch64.CheckAdvSIMDFPSystemRegisterTraps(op0, op1, crn, crm, op2);
if take_trap then
  AArch64.AdvSIMDFPAccessTrap(target_el);
// Check for traps on access to all other system registers
(take_trap, target_el) = AArch64.CheckSystemRegisterTraps(op0, op1, crn, crm, op2, read);
if take_trap then
    AArch64.SystemRegisterTrap(target_el, op0, op2, op1, crn, rt, crm, read);

aarch64/functions/system/AArch64.CheckSystemRegisterTraps
// Checks if an AArch64 MSR, MRS or SYS instruction on a system register is trapped
// under the current configuration. Returns a boolean which is TRUE if trapping
// occurs, plus a binary value that specifies the Exception level trapped to.
(boolean, bits(2)) AArch64.CheckSystemRegisterTraps(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm,
bits(3) op2, bit read);

aarch64/functions/system/AArch64.CheckUnallocatedSystemAccess
// Checks if an AArch64 MSR, MRS or SYS instruction is unallocated under the current
// configuration.
boolean AArch64.CheckUnallocatedSystemAccess(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm, bits(3)
op2, bit read);

aarch64/functions/system/AArch64.SysInstr
// Execute a system instruction with write (source operand).
AArch64.SysInstr(integer op0, integer op1, integer crn, integer crm, integer op2, bits(64) val);

aarch64/functions/system/AArch64.SysInstrWithResult
// Execute a system instruction with read (result operand).
// Returns the result of the instruction.
bits(64) AArch64.SysInstrWithResult(integer op0, integer op1, integer crn, integer crm, integer op2);

aarch64/functions/system/AArch64.SysRegRead
// Read from a system register and return the contents of the register.
bits(64) System_Get(integer op0, integer op1, integer crn, integer crm, integer op2);

aarch64/functions/system/AArch64.SysRegWrite
// Write to a system register.
AArch64.SysRegWrite(integer op0, integer op1, integer crn, integer crm, integer op2, bits(64) val);

J1.1.4 aarch64/instrs

This section includes the following pseudocode functions:
- aarch64/instrs/branch/eret/AArch64.ExceptionReturn on page J1-5280.
- aarch64/instrs/counttop/CountOp on page J1-5280.
- aarch64/instrs/extendreg/DecodeRegExtend on page J1-5281.
- aarch64/instrs/extendreg/ExtendReg on page J1-5281.
- aarch64/instrs/extendreg/ExtendType on page J1-5281.
- aarch64/instrs/float/arithmetic/max-min/fpmaxminop/FPMaxMinOp on page J1-5281.
- aarch64/instrs/float/convert/fpconvop/FPCnvOp on page J1-5282.
- aarch64/instrs/integer/bitfield/bfxpreferred/BFXPreferred on page J1-5282.
- aarch64/instrs/integer/bitmasks/DecodeBitMasks on page J1-5282.
- aarch64/instrs/integer/logical/movwpreferred/MoveWidePreferred on page J1-5283.
aarch64/instrs/branch/eret/AArch64.ExceptionReturn

// AArch64.ExceptionReturn()
// =========================
AArch64.ExceptionReturn(bits(64) new_pc, bits(32) spsr)

// Attempts to change to an illegal state will invoke the Illegal Execution state mechanism
SetPSTATEFromPSR(spsr);
ClearExclusiveLocal(ProcessorID());
EventRegisterSet();

if spsr<4> == '1' then
    // For an attempted to change to AArch32 state, align PC[1:0] according
    // to the target instruction set state. If the exception return is illegal,
    // it is IMPLEMENTATION DEFINED whether this alignment takes place.
    align_pc = boolean IMPLEMENTATION_DEFINED "Align PC on illegal exception return";
    if PSTATE.IL == '0' || align_pc then
        if spsr<5> == '1' then // T32
            new_pc = Align(new_pc, 2);
        else // A32
            new_pc = Align(new_pc, 4);
    // If the return was illegal, the 32 MSBs of the target PC might be zeroed
    if PSTATE.IE == '1' && ConstrainUnpredictableBool() then
        new_pc<63:32> = Zeros();

if UsingAAArch32() then
    // 32 most significant bits are ignored
    BranchTo(new_pc<31:0>, BranchType_UNKNOWN);
else
    // For an illegal exception return it is IMPLEMENTATION DEFINED whether the return is
    // to the Exception level indicated by the SPSR, or to the Exception level
    // in which the exception return was executed.
    el_from_spsr = boolean IMPLEMENTATION_DEFINED "EL from SPSR on illegal exception return";
    if PSTATE.IE == '1' && el_from_spsr then
        (new_pc, target_el) = ELFromSPSR(spsr);
        new_pc = BranchAddr(new_pc, target_el);
        BranchToAddr(new_pc, BranchType_ERET);

aarch64/instrs/countop/CountOp

aarch64/instrs/extendreg/DecodeRegExtend

// DecodeRegExtend()
// ================
// Decode a register extension option

ExtendType DecodeRegExtend(bits(3) op)
  case op of
    when '000' return ExtendType_UXTB;
    when '001' return ExtendType_UXTH;
    when '010' return ExtendType_UXTW;
    when '011' return ExtendType_UXTX;
    when '100' return ExtendType_SXTB;
    when '101' return ExtendType_SXTH;
    when '110' return ExtendType_SXTW;
    when '111' return ExtendType_SXTX;

aarch64/instrs/extendreg/ExtendReg

// ExtendReg()
// =========
// Perform a register extension and shift

bits(N) ExtendReg(integer reg, ExtendType type, integer shift)
  assert shift >= 0 && shift <= 4;
  bits(N) val = X[reg];
  boolean unsigned;
  integer len;
  case type of
    when ExtendType_SXTB unsigned = FALSE; len = 8;
    when ExtendType_SXTH unsigned = FALSE; len = 16;
    when ExtendType_SXTW unsigned = FALSE; len = 32;
    when ExtendType_SXTX unsigned = FALSE; len = 64;
    when ExtendType_UXTB unsigned = TRUE; len = 8;
    when ExtendType_UXTH unsigned = TRUE; len = 16;
    when ExtendType_UXTW unsigned = TRUE; len = 32;
    when ExtendType_UXTX unsigned = TRUE; len = 64;
    len = Min(len, N - shift);
    return Extend(val<len-1:0> : Zeros(shift), N, unsigned);

aarch64/instrs/extendreg/ExtendType

enumeration ExtendType  {ExtendType_SXTB, ExtendType_SXTH, ExtendType_SXTW, ExtendType_SXTX,
                        ExtendType_UXTB, ExtendType_UXTH, ExtendType_UXTW, ExtendType_UXTX};

aarch64/instrs/float/arithmetic/max-min/fpmaxminop/FPMaxMinOp

enumeration FPMaxMinOp  {FPMaxMinOp_MAX, FPMaxMinOp_MIN,
                         FPMaxMinOp_MAXNUM, FPMaxMinOp_MINNUM};

aarch64/instrs/float/arithmetic/unary/fpunaryop/FPUnaryOp

enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV,
                         FPUnaryOp_NEG, FPUnaryOp_SQRT};
aarch64/intrs/float/convert/fpconvop/FPConvOp

enumeration FPConvOp
    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF,
     FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF};

aarch64/intrs/integer/bitfield/bfxpreferred/BFXPreferred

// BFXPreferred()
// =============
//
// Return TRUE if UBFX or SBFX is the preferred disassembly of a
// UBFM or SBFM bitfield instruction. Must exclude more specific
// aliases UBFIZ, SBFIZ, UXT[BH], SXT[BHW], LSL, LSR and ASR.

boolean BFXPreferred(bit sf, bit uns, bits(6) imms, bits(6) immr)
    integer S = UInt(imms);
    integer R = UInt(immr);

    // must not match UBFIZ/SBFIX alias
    if UInt(imms) < UInt(immr) then
        return FALSE;

    // must not match LSR/ASR/LSL alias (imms == 31 or 63)
    if imms == sf:'11111' then
        return FALSE;

    // must not match UXTx/SXTx alias
    if immr == '000000' then
        // must not match 32-bit UXT[BH] or SXT[BH]
        if sf == '0' && imms IN {'000111', '001111'} then
            return FALSE;

        // must not match 64-bit SXT[BHW]
        if sf:uns == '10' && imms IN {'000111', '001111', '011111'} then
            return FALSE;

        // must be UBFX/SBFX alias
        return TRUE;

aarch64/intrs/integer/bitmasks/DecodeBitMasks

// DecodeBitMasks()
// ================

// Decode AArch64 bitfield and logical immediate masks which use a similar encoding structure

(bits(M), bits(M)) DecodeBitMasks(bit immN, bits(6) imms, bits(6) immr, boolean immediate)
    bits(M) tmask, wmask;
    bits(6) levels;

    // Compute log2 of element size
    // 2^len must be in range [2, M]
    len = HighestSetBit(immN:NOT(imms));
    if len < 1 then ReservedValue();
    assert M >= (1 << len);

    // Determine S, R and S - R parameters
    levels = ZeroExtend(Ones(len), 6);

    // For logical immediates an all-ones value of S is reserved
    // since it would generate a useless all-ones result (many times)
    if immediate && (imms AND levels) == levels then
        ReservedValue();

    S = UInt(imms AND levels);
    R = UInt(immr AND levels);
    diff = S - R;    // 6-bit subtract with borrow
esize = l << len;
d = UInt(diff-len-1:0);
welem = ZeroExtend(Onces(S + 1), esize);
telem = ZeroExtend(Onces(d + 1), esize);
wmask = Replicate(ROR(welem, R));
tmask = Replicate(telem);
return (wmask, tmask);

aarch64/instrs/integer/ins-ext/insert/movewide/movewideop/MoveWideOp


aarch64/instrs/integer/logical/movwpreferred/MoveWidePreferred

// MoveWidePreferred()
// ===============
// // Return TRUE if a bitmask immediate encoding would generate an immediate
// // value that could also be represented by a single MOVZ or MOVN instruction.
// // Used as a condition for the preferred MOV<->ORR alias.

boolean MoveWidePreferred(bit sf, bit immN, bits(6) imms, bits(6) immr)
    integer S = UInt(imms);
    integer R = UInt(immr);
    integer width = if sf == '1' then 64 else 32;
    // element size must equal total immediate size
    if sf == '1' && immN:imms != '1xxxxxx' then
        return FALSE;
    if sf == '0' && immN:imms != '00xxxxx' then
        return FALSE;
    // for MOVZ must contain no more than 16 ones
    if S < 16 then
        // ones must not span halfword boundary when rotated
        return (-R MOD 16) <= (15 - S);
    // for MOVN must contain no more than 16 zeros
    if S >= width - 15 then
        // zeros must not span halfword boundary when rotated
        return (R MOD 16) <= (S - (width - 15));
    return FALSE;

aarch64/instrs/integer/shiftreg/DecodeShift

// DecodeShift()
// ============
// Decode shift encodings

ShiftType DecodeShift(bits(2) op)
    case op of
        when '00' return ShiftType_LSL;
        when '01' return ShiftType_LSR;
        when '10' return ShiftType_ASR;
        when '11' return ShiftType_ROR;

aarch64/instrs/integer/shiftreg/ShiftReg

// ShiftReg()
// =========
// Perform shift of a register operand

bits(N) ShiftReg(integer reg, ShiftType type, integer amount)
bits(N) result = X[reg];
case type of
  when ShiftType_LSL result = LSL(result, amount);
  when ShiftType_LSR result = LSR(result, amount);
  when ShiftType_ASR result = ASR(result, amount);
  when ShiftType_ROR result = ROR(result, amount);
  return result;

aarch64/instrs/integer/shiftreg/ShiftType

enumeration ShiftType {ShiftType_LSL, ShiftType_LSR, ShiftType_ASR, ShiftType_ROR};

aarch64/instrs/logicalop/LogicalOp

enumeration LogicalOp {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR};

aarch64/instrs/memory/memop/MemOp

enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH};

aarch64/instrs/memory/prefetch/Prefetch

// Prefetch()
// =========

// Decode and execute the prefetch hint on ADDRESS specified by PRFOP

Prefetch(bits(64) address, bits(5) prfop)

PrefetchHint hint;
integer target;
boolean stream;

case prfop<4:3> of
  when '00' hint = Prefetch_READ; // PLD: prefetch for load
  when '01' hint = Prefetch_EXEC; // PLI: preload instructions
  when '10' hint = Prefetch_WRITE; // PST: prepare for store
  when '11' return; // unallocated hint
  target = UInt(prfop<2:1>); // target cache level
  stream = (prfop<0> != '0'); // streaming (non-temporal)
  Hint_Prefetch(address, hint, target, stream);
  return;

aarch64/instrs/system/barriers/barrierop/MemBarrierOp


aarch64/instrs/system/hints/syshintop/SystemHintOp


aarch64/instrs/system/register/cpsr/pstatefield/PSTATEField

enumeration PSTATEField {PSTATEField_DAIFSet, PSTATEField_DAIFClr, PSTATEField_SP};
SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)
   case op1:CRn:CRm:op2 of
      when '000 0111 1000 000' return Sys_AT;   // S1E1R
      when '100 0111 1000 000' return Sys_AT;   // S1E2R
      when '110 0111 1000 000' return Sys_AT;   // S1E3R
      when '000 0111 1000 001' return Sys_AT;   // S1E1W
      when '100 0111 1000 001' return Sys_AT;   // S1E2W
      when '110 0111 1000 001' return Sys_AT;   // S1E3W
      when '000 0111 1000 010' return Sys_AT;   // S1E0R
      when '000 0111 1000 011' return Sys_AT;   // S1E0W
      when '100 0111 1000 100' return Sys_AT;   // S12E1R
      when '100 0111 1000 101' return Sys_AT;   // S12E1W
      when '100 0111 1000 110' return Sys_AT;   // S12E0R
      when '100 0111 1000 111' return Sys_AT;   // S12E0W
      when '011 0111 0100 001' return Sys_DC;   // ZVA
      when '000 0111 0110 001' return Sys_DC;   // IVAC
      when '000 0111 0110 010' return Sys_DC;   // ISW
      when '011 0111 1010 001' return Sys_DC;   // CVAC
      when '000 0111 1010 010' return Sys_DC;   // CSW
      when '011 0111 1011 001' return Sys_DC;   // CVAU
      when '011 0111 1110 001' return Sys_DC;   // CIVAC
      when '000 0111 1110 010' return Sys_DC;   // CISW
      when '000 0111 0001 000' return Sys_IC;   // IALLUIS
      when '000 0111 0101 000' return Sys_IC;   // IALLU
      when '011 0111 0101 001' return Sys_IC;   // IVAU
      when '100 1000 0000 001' return Sys_TLBI; // IPAS2E1IS
      when '100 1000 0000 101' return Sys_TLBI; // IPAS2LE1IS
      when '000 1000 0011 000' return Sys_TLBI; // VMALLE1IS
      when '100 1000 0011 000' return Sys_TLBI; // ALLE2IS
      when '110 1000 0011 000' return Sys_TLBI; // ALLE3IS
      when '000 1000 0011 001' return Sys_TLBI; // VAE1IS
      when '100 1000 0011 001' return Sys_TLBI; // VAE2IS
      when '110 1000 0011 001' return Sys_TLBI; // VAE3IS
      when '100 1000 0011 100' return Sys_TLBI; // VMALLS12E1IS
      when '000 1000 0011 101' return Sys_TLBI; // VAALE1IS
      when '100 1000 0011 101' return Sys_TLBI; // VALLE1IS
      when '110 1000 0011 101' return Sys_TLBI; // VALE2IS
      when '100 1000 0011 110' return Sys_TLBI; // VMALLS12E1
      when '000 1000 0011 111' return Sys_TLBI; // VAALE1
      when '100 1000 0100 001' return Sys_TLBI; // IPAS2E1
      when '100 1000 0100 101' return Sys_TLBI; // IPAS2LE1
      when '000 1000 0111 000' return Sys_TLBI; // VMALLE1
      when '100 1000 0111 001' return Sys_TLBI; // VALLE1
      when '110 1000 0111 001' return Sys_TLBI; // VALE2
      when '100 1000 0111 100' return Sys_TLBI; // VMALLS12E1
      when '000 1000 0111 101' return Sys_TLBI; // VAALE1
      when '100 1000 0111 101' return Sys_TLBI; // VALE1
      when '100 1000 0111 110' return Sys_TLBI; // VALE2
      when '110 1000 0111 110' return Sys_TLBI; // VMALLS12E1
      when '100 1000 0111 111' return Sys_TLBI; // VALE3
      when '000 1000 0111 111' return Sys_TLBI; // VALE1
      when '100 1000 0000 001' return Sys_TLBI; // IPAS2E1
      when '100 1000 0000 101' return Sys_TLBI; // IPAS2LE1
      when '000 1000 0111 000' return Sys_TLBI; // VMALLE1
      when '100 1000 0111 001' return Sys_TLBI; // VALLE1
      when '110 1000 0111 001' return Sys_TLBI; // VALE2
      when '110 1000 0111 100' return Sys_TLBI; // VMALLS12E1
      when '100 1000 0111 101' return Sys_TLBI; // VALE1
      when '100 1000 0111 110' return Sys_TLBI; // VALE2
      when '110 1000 0111 110' return Sys_TLBI; // VMALLS12E1
      when '000 1000 0111 111' return Sys_TLBI; // VALE3
      when '100 1000 0111 111' return Sys_TLBI; // VALE1
      return Sys_SYS;
aarch64/instrs/vector/arithmetic/binary/uniform/logical/bls-eor/vbitop/VBitOp

enumeration VBitOp {VBitOp_VBIF, VBitOp_VBIT, VBitOp_VBSL, VBitOp_VEOR};

aarch64/instrs/vector/arithmetic/unary/cmp/compareop/CompareOp

enumeration CompareOp {CompareOp_GT, CompareOp_GE, CompareOp_EQ,
CompareOp_LE, CompareOp_LT};

aarch64/instrs/vector/crypto/enabled/CheckCryptoEnabled64

// CheckCryptoEnabled64()
// ================

CheckCryptoEnabled64()
    AArch64.CheckFPAdvSIMDEnabled();
    return;

aarch64/instrs/vector/logical/immediateop/ImmediateOp

enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI,
ImmediateOp_ORR, ImmediateOp_BIC};

aarch64/instrs/vector/reduce/reduceop/Reduce

// Reduce()
// ========

bits(esize) Reduce(ReduceOp op, bits(N) input, integer esize) 
    integer half; 
    bits(esize) hi; 
    bits(esize) lo; 
    bits(esize) result; 
    if N == esize then 
        return input; 
    half = N DIV 2; 
    hi = Reduce(op, input<N-1:half>, esize); 
    lo = Reduce(op, input<half-1:0>, esize); 
    case op of 
    when ReduceOp_FMINNUM 
        result = FPMinNum(lo, hi, FPCR); 
    when ReduceOp_FMAXNUM 
        result = FPMaxNum(lo, hi, FPCR); 
    when ReduceOp_FMIN 
        result = FPMin(lo, hi, FPCR); 
    when ReduceOp_FMAX 
        result = FPMax(lo, hi, FPCR); 
    when ReduceOp_FADD 
        result = FPAdd(lo, hi, FPCR); 
    when ReduceOp_ADD 
        result = lo + hi; 
    return result;

aarch64/instrs/vector/reduce/reduceop/ReduceOp

enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM,
ReduceOp_FMIN, ReduceOp_FMAX,
ReduceOp_FADD, ReduceOp_ADD};
This section includes the following pseudocode functions:

- `aarch64/translation/attrs/AArch64.InstructionDevice`
- `aarch64/translation/attrs/AArch64.S1AttrDecode`
- `aarch64/translation/checks/AArch64.CheckPermission`
- `aarch64/translation/checks/AArch64.CheckS2Permission`
- `aarch64/translation/debug/AArch64.CheckBreakpoint`
- `aarch64/translation/debug/AArch64.CheckDebug`
- `aarch64/translation/debug/AArch64.CheckWatchpoint`
- `aarch64/translation/faults/AArch64.AccessFlagFault`
- `aarch64/translation/faults/AArch64.AddressSizeFault`
- `aarch64/translation/faults/AArch64.AlignmentFault`
- `aarch64/translation/faults/AArch64.AsynchExternalAbort`
- `aarch64/translation/faults/AArch64.DebugFault`
- `aarch64/translation/faults/AArch64.NoFault`
- `aarch64/translation/faults/AArch64.PermissionFault`
- `aarch64/translation/faults/AArch64.TranslationFault`
- `aarch64/translation/translation/AArch64.FirstStageTranslate`
- `aarch64/translation/translation/AArch64.FullTranslate`
- `aarch64/translation/translation/AArch64.SecondStageTranslate`
- `aarch64/translation/translation/AArch64.SecondStageWalk`
- `aarch64/translation/walk/AArch64.TranslateAddress`
- `aarch64/translation/walk/AArch64.TranslationTableWalk`

### aarch64/translation/attrs/AArch64.InstructionDevice

```
// AArch64.InstructionDevice()
// ===========================
// Instruction fetches from memory marked as Device but not execute-never might generate a Permission Fault but are otherwise treated as if from Normal Non-cacheable memory.

AddressDescriptor AArch64.InstructionDevice(AddressDescriptor addrdesc, bits(64) vaddress, bits(48) ipaddress, integer level, AccType acctype, boolean iswrite, boolean secondstage, boolean s2fs1walk)

    c = ConstrainUnpredictable();
    assert c IN {Constraint_NONE, Constraint_FAULT};

    if c == Constraint_FAULT then
        addrdesc.fault = AArch64.PermissionFault(ipaddress, level, acctype, iswrite, secondstage, s2fs1walk);
    else
        addrdesc.memattrs.type = MemType_Normal;
        addrdesc.memattrs.inner.attrs = MemAttr_NC;
        addrdesc.memattrs.inner.hints = MemHint_No;
        addrdesc.memattrs.outer = addrdesc.memattrs.inner;
        addrdesc.memattrs = MemAttrDefaults(addrdesc.memattrs);

    return addrdesc;
```

### aarch64/translation/attrs/AArch64.S1AttrDecode

```
// AArch64.S1AttrDecode()
// ======================
// Converts the Stage 1 attribute fields, using the MAIR, to orthogonal attributes and hints.
```
MemoryAttributes AArch64.S1AttrDecode(bits(2) SH, bits(3) attr, AccType acctype)

    MemoryAttributes memattrs;
    mair = MAIR[];
    index = 8 * UInt(attr);
    attrfield = mair<index+7:index>;

    if ((attrfield<7:4> != '0000' && attrfield<3:0> == '0000') ||
       (attrfield<7:4> == '0000' && attrfield<3:0> != 'xx00')) then  
       // Reserved, maps to an allocated value
       {, attrfield} = ConstrainingUnpredictableBits();

    if attrfield<7:4> == '0000' then  // Device
       memattrs.type = MemType_Device;
       case attrfield<3:0> of
          when '0000'  memattrs.device = DeviceType_nGnRnE;
          when '0100'  memattrs.device = DeviceType_nGnRE;
          when '1000'  memattrs.device = DeviceType_nGRE;
          when '1100'  memattrs.device = DeviceType_GRE;
          otherwise    Unreachable();         // Reserved, handled above
       endcase;

    elsif attrfield<3:0> != '0000' then        // Normal
       memattrs.type = MemType_Normal;
       memattrs.outer = LongConvertAttrsHints(attrfield<7:4>, acctype);
       memattrs.inner = LongConvertAttrsHints(attrfield<3:0>, acctype);
       memattrs.shareable = SH<1> == '1';
       memattrs.outershareable = SH == '10';

    else
       Unreachable();                          // Reserved, handled above

    end

    return MemAttrDefaults(memattrs);

aarch64/translation/attrs/AArch64.TranslateAddressS1Off

    // AArch64.TranslateAddressS1Off()
    // -----------------------------
    // Called for stage 1 translations when translation is disabled to supply a default translation.
    // Note that there are additional constraints on instruction prefetching that are not described in
    // this pseudocode.

    TLBRecord AArch64.TranslateAddressS1Off(bits(64) vaddress, AccType acctype, boolean iswrite)
    assert !ELUsingAArch32(S1TranslationRegime());

    TLBRecord result;

    Top = AddrTop(vaddress, PSTATE.EL);
    if !IsZero(vaddress<Top:PAMax()>) then
       level = 0;
       ipaddress = bits(48) UNKNOWN;
       secondstage = FALSE;
       s2fs1walk = FALSE;
       result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
                                                   iswrite, secondstage, s2fs1walk);
       return result;

    default_cacheable = (HasS2Translation() && HCR_EL2.DC == '1');

    if default_cacheable then
       // Use default cacheable settings
       result.addrdesc.memattrs.type = MemType_Normal;
       result.addrdesc.memattrs.inner.attrs = MemAttr_WB;      // Write-back
       result.addrdesc.memattrs.inner.hints = MemHint_RWA;
       result.addrdesc.memattrs.shareable = FALSE;
       result.addrdesc.memattrs.outershareable = FALSE;
elsif acctype != AccType_IFETCH then
  // Treat data as Device
  result.addrdesc.memattrs.type = MemType_Device;
  result.addrdesc.memattrs.device = DeviceType_nGnRnE;
  result.addrdesc.memattrs.inner = MemAttrHints UNKNOWN;
else
  // Instruction cacheability controlled by SCTLR_ELx.I
  cacheable = SCTLR\[\].I == '1';
  result.addrdesc.memattrs.type = MemType_Normal;
  if cacheable then
    result.addrdesc.memattrs.inner.attrs = MemAttr_WT;
    result.addrdesc.memattrs.inner.hints = MemHint_RA;
  else
    result.addrdesc.memattrs.inner.attrs = MemAttr_NC;
    result.addrdesc.memattrs.inner.hints = MemHint_No;
  result.addrdesc.memattrs.shareable = TRUE;
  result.addrdesc.memattrsoutershareable = TRUE;
  result.addrdesc.memattrs.outer = result.addrdesc.memattrs.inner;
  result.addrdesc.memattrs = MemAttrDefaults(result.addrdesc.memattrs);
  result.perms.ap = bits(3) UNKNOWN;
  result.perms.xn = '0';
  result.perms.pxn = '0';
  result.nG = bit UNKNOWN;
  result.contiguous = boolean UNKNOWN;
  result.domain = bits(4) UNKNOWN;
  result.level = integer UNKNOWN;
  result.blocksize = integer UNKNOWN;
  result.addrdesc.paddress.physicaladdress = vaddress<47:0>;
  result.addrdesc.paddress.NS = if IsSecure() then '0' else '1';
  result.addrdesc.fault = AArch64.NoFault();
return result;

aarch64/translation/checks/AArch64.CheckPermission

  // AArch64.CheckPermission()
  // =========================
  // Function used for permission checking from AArch64 stage 1 translations

FaultRecord AArch64.CheckPermission(Permissions perms, bits(64) vaddress, integer level,
bit NS, AccType acctype, boolean iswrite)
assert !ELUsingAArch32(S1TranslationRegime());
wxn = SCTLR\[\].WXN == '1';
if PSTATE.EL IN \{EL0,EL1\} then
  priv_r = TRUE;
  priv_w = perms.ap<2> == '0';
  user_r = perms.ap<1> == '1';
  user_w = perms.ap<2:1> == '01';
if PSTATE.EL == EL0 then
  ispriv = FALSE;
else
  ispriv = (acctype != AccType_UNPRIV);
user_xn = perms.xn == '1' || (user_w && wxn);
priv_xn = perms.pxn == '1' || (priv_w && wxn) || user_w;
if ispriv then
  (r, w, xn) = (priv_r, priv_w, priv_xn);
else
  (r, w, xn) = (user_r, user_w, user_xn);
else
  // Access from EL2 or EL3
r = TRUE;
w = perms.ap<2> == '0';
 xn = perms.xn == '1' || (w && wxn);

// Restriction on Secure instruction fetch
if HaveEL(EL3) && IsSecure() && NS == '1' && SCR_EL3.SIF == '1' then
    xn = TRUE;

if acctype == AccType_IFETCH then
    fail = xn;
    failedread = TRUE;
elsif iswrite then
    fail = !w;
    failedread = FALSE;
else
    fail = !r;
    failedread = TRUE;

if fail then
    secondstage = FALSE;
s2fs1walk = FALSE;
ipaddress = bits(48) UNKNOWN;
return AArch64.PermissionFault(ipaddress, level, acctype,
    !failedread, secondstage, s2fs1walk);
else
    return AArch64.NoFault();

aarch64/translation/checks/AArch64.CheckS2Permission

// AArch64.CheckS2Permission()
// ===========================
// Function used for permission checking from AArch64 stage 2 translations

FaultRecord AArch64.CheckS2Permission(Permissions perms, bits(64) vaddress, bits(48) ipaddress,
    integer level, AccType acctype, boolean iswrite, boolean s2fs1walk)

assert HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HasS2Translation();
r = perms.apc<1> == '1';
w = perms.apc<2> == '1';
xn = perms.xn == '1';
// Stage 1 walk is checked as a read, regardless of the original type
if acctype == AccType_IFETCH && !s2fs1walk then
    fail = xn;
    failedread = TRUE;
elsif iswrite && !s2fs1walk then
    fail = !w;
    failedread = FALSE;
else
    fail = !r;
    failedread = !iswrite;

if fail then
    domain = bits(4) UNKNOWN;
    secondstage = TRUE;
return AArch64.PermissionFault(ipaddress, level, acctype,
    !failedread, secondstage, s2fs1walk);
else
    return AArch64.NoFault();

aarch64/translation/debug/AArch64.CheckBreakpoint

// AArch64.CheckBreakpoint()
// =========================
// Called before executing the instruction of length "size" bytes at "vaddress" in an AArch64
// The breakpoint can in fact be evaluated well ahead of execution, for example, at instruction
// fetch. This is the simple sequential execution of the program.

FaultRecord AArch64.CheckBreakpoint(bits(64) vaddress, integer size)
assert !ELUsingAArch32(S1TranslationRegime());
assert (UsingAArch32() && size IN {2,4}) || size == 4;
match = FALSE;
for i = 0 to UInt(ID_AA64DFR0_EL1.BRPs)
    match_i = AArch64.BreakpointMatch(i, vaddress, size);
    match = match || match_i;
if match && HaltOnBreakpointOrWatchpoint() then
    reason = DebugHalt_Breakpoint;
    Halt(reason);
elsif match && MDSCR_EL1.MDE == '1' && AArch64.GenerateDebugExceptions() then
    acctype = AccType_IFETCH;
    iswrite = FALSE;
    return AArch64.DebugFault(acctype, iswrite);
else
    return AArch64.NoFault();

aarch64/translation/debug/AArch64.CheckDebug

// AArch64.CheckDebug()
// ====================
// Called on each access to check for a debug exception or entry to Debug state.

FaultRecord AArch64.CheckDebug(bits(64) vaddress, AccType acctype, boolean iswrite, integer size)
FaultRecord fault = AArch64.NoFault();
d_side = (acctype != AccType_IFETCH);
generate_exception = AArch64.GenerateDebugExceptions() && MDSCR_EL1.MDE == '1';
halt = HaltOnBreakpointOrWatchpoint();
if generate_exception || halt then
    if d_side then
        fault = AArch64.CheckWatchpoint(vaddress, acctype, iswrite, size);
    else
        fault = AArch64.CheckBreakpoint(vaddress, size);
    return fault;

aarch64/translation/debug/AArch64.CheckWatchpoint

// AArch64.CheckWatchpoint()
// =========================
// Called before accessing the memory location of "size" bytes at "address".

FaultRecord AArch64.CheckWatchpoint(bits(64) vaddress, AccType acctype, boolean iswrite, integer size)
assert !ELUsingAArch32(S1TranslationRegime());
match = FALSE;
ispriv = PSTATE.EL != EL0 && !(PSTATE.EL == EL1 && acctype == AccType_UNPRIV);
for i = 0 to UInt(ID_AA64DFR0_EL1.WRPs)
    match = match || AArch64.WatchpointMatch(i, vaddress, size, ispriv, iswrite);
if match && HaltOnBreakpointOrWatchpoint() then
    reason = DebugHalt_Watchpoint;
    Halt(reason);
elsif match && MDSCR_EL1.MDE == '1' && AArch64.GenerateDebugExceptions() then
return AArch64.DebugFault(acctype, iswrite);
else
    return AArch64.NoFault();

aarch64/translation/faults/AArch64.AccessFlagFault

// AArch64.AccessFlagFault()
// =========================

FaultRecord AArch64.AccessFlagFault(bits(48) ipaddress, integer level,
AccType acctype, boolean iswrite, boolean secondstage,
boolean s2fs1walk)

extflag = bit UNKNOWN;
return AArch64.CreateFaultRecord(Fault_AccessFlag, ipaddress,  level, acctype, iswrite,
extflag, secondstage, s2fs1walk);

aarch64/translation/faults/AArch64.AddressSizeFault

// AArch64.AddressSizeFault()
// ==========================

FaultRecord AArch64.AddressSizeFault(bits(48) ipaddress, integer level,
AccType acctype, boolean iswrite, boolean secondstage,
boolean s2fs1walk)

extflag = bit UNKNOWN;
return AArch64.CreateFaultRecord(Fault_AddressSize, ipaddress,  level, acctype, iswrite,
extflag, secondstage, s2fs1walk);

aarch64/translation/faults/AArch64.AlignmentFault

// AArch64.AlignmentFault()
// ========================

FaultRecord AArch64.AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)

ipaddress = bits(48) UNKNOWN;
level = integer UNKNOWN;
extflag = bit UNKNOWN;
s2fs1walk = boolean UNKNOWN;
return AArch64.CreateFaultRecord(Fault_Alignment, ipaddress,  level, acctype, iswrite,
extflag, secondstage, s2fs1walk);

aarch64/translation/faults/AArch64.AsynchExternalAbort

// AArch64.AsynchExternalAbort()
// =============================

// Wrapper function for asynchronous external aborts

FaultRecord AArch64.AsynchExternalAbort(boolean parity, bit extflag)

type = if parity then Fault_AsyncParity else Fault_AsyncExternal;
ipaddress = bits(48) UNKNOWN;
level = integer UNKNOWN;
acctype = AccType_NORMAL;
iswrite = boolean UNKNOWN;
secondstage = FALSE;
s2fs1walk = FALSE;
return AArch64.CreateFaultRecord(type, ipaddress,  level, acctype, iswrite, extflag, secondstage, s2fs1walk);
aarch64/translation/faults/AArch64.DebugFault

// AArch64.DebugFault()
// ==============

FaultRecord AArch64.DebugFault(AccType acctype, boolean iswrite)

  ipaddress = bits(48) UNKNOWN;
  level = integer UNKNOWN;
  extflag = bit UNKNOWN;
  secondstage = FALSE;
  s2fs1walk = FALSE;

  return AArch64.CreateFaultRecord(Fault_Debug, ipaddress,  level, acctype, iswrite,
                                  extflag, secondstage, s2fs1walk);

aarch64/translation/faults/AArch64.NoFault

// AArch64.NoFault()
// =========

FaultRecord AArch64.NoFault()

  ipaddress = bits(48) UNKNOWN;
  level = integer UNKNOWN;
  acctype = AccType_NORMAL;
  iswrite = boolean UNKNOWN;
  extflag = bit UNKNOWN;
  secondstage = FALSE;
  s2fs1walk = FALSE;

  return AArch64.CreateFaultRecord(Fault_None, ipaddress,  level, acctype, iswrite,
                                  extflag, secondstage, s2fs1walk);

aarch64/translation/faults/AArch64.PermissionFault

// AArch64.PermissionFault()
// ===========

FaultRecord AArch64.PermissionFault(bits(48) ipaddress, integer level,
                                      AccType acctype, boolean iswrite, boolean secondstage,
                                      boolean s2fs1walk)

  extflag = bit UNKNOWN;

  return AArch64.CreateFaultRecord(Fault_Permission, ipaddress,  level, acctype, iswrite,
                                  extflag, secondstage, s2fs1walk);

aarch64/translation/faults/AArch64.TranslationFault

// AArch64.TranslationFault()
// ===========

FaultRecord AArch64.TranslationFault(bits(48) ipaddress, integer level,
                                       AccType acctype, boolean iswrite, boolean secondstage,
                                       boolean s2fs1walk)

  extflag = bit UNKNOWN;

  return AArch64.CreateFaultRecord(Fault_Translation, ipaddress,  level, acctype, iswrite,
                                  extflag, secondstage, s2fs1walk);

aarch64/translation/translation/AArch64.FirstStageTranslate

// AArch64.FirstStageTranslate()
// ===============

// Perform a stage 1 translation walk. The function used by Address Translation operations i
// similar except it uses the translation regime specified for the instruction.

AddressDescriptor AArch64.FirstStageTranslate(bits(64) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size)

if HasS2Translation() then
    s1_enabled = HCR_EL2.TGE == '0' && HCR_EL2.DC == '0' && SCTLR_EL1.M == '1';
else
    s1_enabled = SCTLR[].M == '1';

ipaddress = bits(48) UNKNOWN;
secondstage = FALSE;
s2fs1walk = FALSE;

if s1_enabled then  // First stage enabled
    S1 = AArch64.TranslationTableWalk(ipaddress, vaddress, acctype, iswrite, secondstage, s2fs1walk, size);
    permissioncheck = TRUE;
else
    S1 = AArch64.TranslateAddressS1Off(vaddress, acctype, iswrite);
    permissioncheck = FALSE;

// Check for unaligned data accesses to Device memory
if (!wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA)
    && S1.addrdesc.memattrs.type == MemType_Device && !IsFault(S1.addrdesc) then
    S1.addrdesc.fault = AArch64.AlignmentFault(acctype, iswrite, secondstage);
if !IsFault(S1.addrdesc) && permissioncheck then
    S1.addrdesc.fault = AArch64.CheckPermission(S1.perms, vaddress, S1.level, S1.addrdesc.paddress.NS, acctype, iswrite);

// Check for instruction fetches from Device memory not marked as execute-never. If there has
// not been a Permission Fault then the memory is not marked execute-never.
if (!IsFault(S1.addrdesc) && S1.addrdesc.memattrs.type == MemType_Device &&
    acctype == AccType_IFETCH) then
    S1.addrdesc = AArch64.InstructionDevice(S1.addrdesc, vaddress, ipaddress, S1.level, acctype, iswrite, secondstage, s2fs1walk);

return S1.addrdesc;

aarch64/translation/translation/AArch64.FullTranslate

// AArch64.FullTranslate()
// =======================
// Perform both stage 1 and stage 2 translation walks for the current translation regime. The
// function used by Address Translation operations is similar except it uses the translation
// regime specified for the instruction.

AddressDescriptor AArch64.FullTranslate(bits(64) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size)

// First Stage Translation
S1 = AArch64.FirstStageTranslate(vaddress, acctype, iswrite, wasaligned, size);
if !IsFault(S1) && HasS2Translation() then
    s2fs1walk = FALSE;
    result = AArch64.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fs1walk, size);
else
    result = S1;
return result;
aarch64/translation/translation/AArch64.SecondStageTranslate

// AArch64.SecondStageTranslate()
// ====================================
// Perform a stage 2 translation walk. The function used by Address Translation operations is
// similar except it uses the translation regime specified for the instruction.

AddressDescriptor AArch64.SecondStageTranslate(AddressDescriptor S1, bits(64) vaddress,
    AccType acctype, boolean iswrite, boolean wasaligned,
    boolean s2fs1walk, integer size)

    assert HasS2Translation();

    s2_enabled = HCR_EL2.VM == '1' || HCR_EL2.DC == '1';
    secondstage = TRUE;

    if s2_enabled then // Second stage enabled
        ipaddress = S1.paddress.physicaladdress<47:0>;

        S2 = AArch64.TranslationTableWalk(ipaddress, vaddress, acctype, iswrite, secondstage,
            s2fs1walk, size);

    // Check for unaligned data accesses to Device memory
    if ((!wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA))
        && S2.addrdesc.memattrs.type == MemType_Device && !IsFault(S2.addrdesc) then
            S2.addrdesc.fault = AArch64.AlignmentFault(acctype, iswrite, secondstage);

    // Check for instruction fetches from Device memory not marked as execute-never. As there
    // has not been a Permission Fault then the memory is not marked execute-never.
    if (!s2fs1walk && !IsFault(S2.addrdesc) && S2.addrdesc.memattrs.type == MemType_Device &&
        acctype == AccType_IFETCH) then
        S2.addrdesc = AArch64.InstructionDevice(S2.addrdesc, vaddress, ipaddress, S2.level,
            acctype, iswrite, secondstage, s2fs1walk);

    // Check for protected table walk
    if (s2fs1walk && !IsFault(S2.addrdesc) && HCR_EL2.PTW == '1' &&
        S2.addrdesc.memattrs.type == MemType_Device) then
        S2.addrdesc.fault = AArch64.PermissionFault(ipaddress, S2.level, acctype,
            iswrite, secondstage, s2fs1walk);

result = CombineS1S2Desc(S1, S2.addrdesc);
else
    result = S1;

return result;

aarch64/translation/translation/AArch64.SecondStageWalk

// AArch64.SecondStageWalk()
// =========================
// Perform a stage 2 translation on a stage 1 translation page table walk access.

AddressDescriptor AArch64.SecondStageWalk(AddressDescriptor S1, bits(64) vaddress, AccType acctype,
    boolean iswrite, integer size)

    assert HasS2Translation();

    s2fs1walk = TRUE;
    wasaligned = TRUE;
    return AArch64.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fs1walk,
        size);
aarch64/translation/translation/AArch64.TranslateAddress

// AArch64.TranslateAddress()
// ================
// Main entry point for translating an address

AddressDescriptor AArch64.TranslateAddress(bits(64) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size)

result = AArch64.FullTranslate(vaddress, acctype, iswrite, wasaligned, size);

if !(acctype IN {AccType_PTW, AccType_IC, AccType_AT}) && !IsFault(result) then
result.fault = AArch64.CheckDebug(vaddress, acctype, iswrite, size);

// Update virtual address for abort functions
result.vaddress = ZeroExtend(vaddress);

return result;

---

aarch64/translation/walk/AArch64.TranslationTableWalk

// AArch64.TranslationTableWalk()
// ==============================
// Returns a result of a translation table walk
//
// Implementations might cache information from memory in any number of non-coherent TLB
// caching structures, and so avoid memory accesses that have been expressed in this
// pseudocode. The use of such TLBs is not expressed in this pseudocode.

TLBRecord AArch64.TranslationTableWalk(bits(48) ipaddress, bits(64) vaddress, AccType acctype, boolean iswrite, boolean secondstage, boolean s2fs1walk, integer size)

if !secondstage then
  assert !ELUsingAArch32(S1TranslationRegime());
else
  assert HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HasS2Translation();

TLBRecord result;
AddressDescriptor descaddr;
bits(64) baseregister;
bits(64) inputaddr; // Input Address is 'vaddress' for stage 1, 'ipaddress' for stage 2
descaddr.memattrs.type = MemType_Normal;

// Derived parameters for the page table walk:
// grainsize = Log2(Size of Table) - Size of Table is 4KB, 16KB or 64KB in AArch64
// stride = Log2(Address per Level) - Bits of address consumed at each level
// firstBlockLevel = First level where a block entry is allowed
// ps = Physical Address size as encoded in TCR_EL1.IP5 or TCR_ELx/VTCR_EL2.PS
// inputsize = Log2(Size of Input Address) - Input Address size in bits
// level = Level to start walk from
// This means that the number of levels after start level = 3-level

if !secondstage then
  // First stage translation
  inputaddr = ZeroExtend(vaddress);
top = AddrTop(inputaddr, PSTATE.EL);
if PSTATE.EL == EL3 then
  largegrain = TCR_EL3.TG0 == '01';
  midgrain = TCR_EL3.TG0 == '10';
  inputsize = 64 - UInt(TCR_EL3.T0SZ);
if inputsize > 48 then
  c = ConstrainUnpredictable();
  assert c IN {Constraint_FORCE, Constraint_FAULT};
  if c == Constraint_FORCE then inputsize = 48;
if inputsize < 25 then
  c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 25;

ps = TCR_EL3.PS;
basefound = inputsize >= 25 && inputsize <= 48 && IsZero(inputaddr<top:inputsize>);
disabled = FALSE;
baseregister = TTBR0_EL3;
descaddr.memattrs = WalkAttrDecode(TCR_EL3.SH0, TCR_EL3.ORGN0, TCR_EL3.IRGN0, secondstage);
reversedescriptors = SCTLR_EL3.EE == '1';
lookupsecure = TRUE;
singlepriv = TRUE;
elsif PSTATE.EL == EL2 then
inputsize = 64 - UInt(TCR_EL2.T0SZ);
largegrain = TCR_EL2.TG0 == '01';
midgrain = TCR_EL2.TG0 == '10';
if inputsize > 48 then
c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 48;
if inputsize < 25 then
c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 25;
ps = TCR_EL2.PS;
basefound = inputsize >= 25 && inputsize <= 48 && IsZero(inputaddr<top:inputsize>);
disabled = FALSE;
baseregister = TTBR0_EL2;
descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH0, TCR_EL2.ORGN0, TCR_EL2.IRGN0, secondstage);
reversedescriptors = SCTLR_EL2.EE == '1';
lookupsecure = FALSE;
singlepriv = TRUE;
else
if inputaddr<top> == '0' then
inputsize = 64 - UInt(TCR_EL1.T0SZ);
largegrain = TCR_EL1.TG0 == '01';
midgrain = TCR_EL1.TG0 == '10';
if inputsize > 48 then
c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 48;
if inputsize < 25 then
c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 25;
basefound = inputsize >= 25 && inputsize <= 48 && IsZero(inputaddr<top:inputsize>);
disabled = TCR_EL1.EPD0 == '1';
baseregister = TTBR0_EL1;
descaddr.memattrs = WalkAttrDecode(TCR_EL1.SH0, TCR_EL1.ORGN0, TCR_EL1.IRGN0, secondstage);
else
inputsize = 64 - UInt(TCR_EL1.T1SZ);
largegrain = TCR_EL1.TG1 == '11'; // TG1 and TG0 encodings differ
midgrain = TCR_EL1.TG1 == '01';
if inputsize > 48 then
c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 48;
if inputsize < 25 then
c = ConstrainUnpredictable();
assert c IN {Constraint_FORCE, Constraint_FAULT}; if c == Constraint_FORCE then inputsize = 25;
basefound = inputsize >= 25 && inputsize <= 48 && IsOnes(inputaddr<top:inputsize>);
disabled = TCR_EL1.EPD1 == '1';
baseregister = TTBR1_EL1;
descaddr.memattrs = WalkAttrDecode(TCR_EL1.SH1, TCR_EL1.ORGN1, TCR_EL1.IRGN1, secondstage);
else
ps = TCR_EL1.IPS;
reversedescriptors = SCTLR_EL1.EE == '1';
lookupsecure = IsSecure();
singlepriv = FALSE;
if largegrain then
  grainsize = 16;                                       // Log2(64KB page size)
  firstblocklevel = 2;                                 // Largest block is 512MB (2^29 bytes)
elsif midgrain then
  grainsize = 14;                                       // Log2(16KB page size)
  firstblocklevel = 2;                                 // Largest block is 32MB (2^25 bytes)
else // Small grain
  grainsize = 12;                                       // Log2(4KB page size)
  firstblocklevel = 1;                                 // Largest block is 1GB (2^30 bytes)
else
  // Second stage translation
  inputaddr = ZeroExtend(ipaddress);
  inputsize = 64 - UInt(VTCR_EL2.T0SZ);
largegrain = VTCR_EL2.TG0 == '01';
midgrain = VTCR_EL2.TG0 == '10';
  if inputsize > 48 then 
    c = ConstranUnpredictable();
    assert c IN {Constraint_FORCE, Constraint_FAULT};
    if c == Constraint_FORCE then inputsize = 48;
  if inputsize < 25 then
    c = ConstranUnpredictable();
    assert c IN {Constraint_FORCE, Constraint_FAULT};
    if c == Constraint_FORCE then inputsize = 25;
  ps = VTCR_EL2.PS;
  basefound = inputsize >= 25 && inputsize <= 48 && IsZero(inputaddr<63:inputsize>);
  disabled = FALSE;
  baseregister = VTTBR_EL2;
  descaddr.memattrs = WalkAttrDecode(VTCR_EL2.IRGN0, VTCR_EL2.ORGN0, VTCR_EL2.SH0, secondstage);
  reversedescriptors = SCTLR_EL2.EE == '1';
  lookupsecure = FALSE;
  singlepriv = TRUE;

startlevel = UInt(VTCR_EL2.SL0);
if largegrain then
  grainsize = 16;                                       // Log2(64KB page size)
  level = 3 - startlevel;                               // Largest block is 512MB (2^29 bytes)
elsif midgrain then
  grainsize = 14;                                       // Log2(16KB page size)
  level = 3 - startlevel;                               // Largest block is 32MB (2^25 bytes)
else // Small grain
  grainsize = 12;                                       // Log2(4KB page size)
  level = 2 - startlevel;                               // Largest block is 1GB (2^30 bytes)
  stride = grainsize - 3;                              // Log2(page size / 8 bytes)
  // The starting level is the number of strides needed to consume the input address
  level = 4 - RoundUp(Real(inputsize - grainsize) / Real(stride));
else
  // Level 0 only supported if implemented PA size is greater than 2^42 bytes
  if largegrain then // 64KB pages
    // Level 1 only supported if implemented PA size is greater than 2^42 bytes
    if level == 0 || (level == 1 && PAMax() <= 42) then basefound = FALSE;
  elseif midgrain then // 16KB pages
    // Level 1 only supported if implemented PA size is greater than 2^40 bytes
    if level == 0 || (level == 1 && PAMax() <= 40) then basefound = FALSE;
  else // Small grain, 4KB pages
    // Level 0 only supported if implemented PA size is greater than 2^42 bytes
    if level < 0 || (level == 0 && PAMax() <= 42) then basefound = FALSE;
// If the inputsize exceeds the PAMax value, the behavior is CONSTRAINED UNPREDICTABLE
inputsizecheck = inputsize;
if inputsize > PAMax() && (!ELUsingAAArch32(EL1) || inputsize > 40) then
case ConstrainUnpredictable() of
  when Constraint_FORCE
    // Restrict the inputsize to the PAMax value
    inputsize = PAMax();
    inputsizecheck = PAMax();
  when Constraint_FORCENOSLCHECK
    // As FORCE, except use the configured inputsize in the size checks below
    inputsize = PAMax();
  when Constraint_FAULT
    // Generate a translation fault
    basefound = FALSE;
  otherwise
    Unreachable();

// Number of entries in the starting level table =
//     (Size of Input Address)/((Address per level)^(Num levels remaining) *(Size of Table))
startsizecheck = inputsizecheck - ((3 - level)*stride + grainsize); // Log2(Num of entries)

// Check for starting level table with fewer than 2 entries or longer than 16 pages.
// Lower bound check is: startsizecheck < Log2(2 entries)
// Upper bound check is: startsizecheck > Log2(pagesize/8*16)
if startsizecheck < 1 || startsizecheck > stride + 4 then basefound = FALSE;

if !basefound || disabled then
  level = 0; // AArch32 reports this as a level 1 fault
  result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype, iswrite, secondstage, s2fs1walk);
  return result;

case ps of
  when '000'  outputsize = 32;
  when '001'  outputsize = 36;
  when '010'  outputsize = 40;
  when '011'  outputsize = 42;
  when '100'  outputsize = 44;
  when '101'  outputsize = 48;
  otherwise   outputsize = 48;
if outputsize > PAMax() then outputsize = PAMax();
if outputsize < 48 && !IsZero(baseregister<47:outputsize>) then
  level = 0;
  result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype, iswrite, secondstage, s2fs1walk);
  return result;

// Bottom bound of the Base address is:
//     Log2(8 bytes per entry) + Log2(Number of entries in starting level table)
// Number of entries in starting level table =
//     (Size of Input Address)/((Address per level)^(Num levels remaining) *(Size of Table))
baselowerbound = 3 + inputsize - ((3-level)*stride + grainsize); // Log2(Num of entries=8)
basedress = baseregister<47:baselowerbound>:Zeros(baselowerbound);

ns_table = if lookupsecure then '0' else '1';
ap_table = '00';
xn_table = '0';
pxn_table = '0';
addrselecttop = inputsize - 1;
repeat
  addrselectbottom = (3-level)*stride + grainsize;
  bits(48) index = ZeroExtend(inputaddr<addrselecttop:addrselectbottom>:48);
descaddr.paddress.physicaladdress = baseaddress OR index;
descaddr.paddress.NS = ns_table;

// If there are two stages of translation, then the first stage table walk addresses
// are themselves subject to translation
if secondstage || !HasS2Translation() then
    descaddr2 = descaddr;
else
    descaddr2 = AArch64.SecondStageWalk(descaddr, vaddress, acctype, iswrite, 8);
    // Check for a fault on the stage 2 walk
    if IsFault(descaddr2) then
        result.addrdesc.fault = descaddr2.fault;
        return result;

// Update virtual address for abort functions
descaddr2.vaddress = ZeroExtend(vaddress);
desc = _Mem[descaddr2, 8, AccType_PTW];
if reversedescriptors then desc = BigEndianReverse(desc);
if desc<0> == '0' || (desc<1:0> == '01' && level == 3) then
    // Fault (00), Reserved (10), or Block (01) at level 3
    result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
        iswrite, secondstage, s2fs1walk);
    return result;

// Valid Block, Page, or Table entry
if desc<1:0> == '01' || level == 3 then // Block (01) or Page (11)
    blocktranslate = TRUE;
else // Table (11)
    if outputsize != 48 && !IsZero(desc<47:outputsize>) then
        result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
            iswrite, secondstage, s2fs1walk);
        return result;

    baseaddress = desc<47:grainsize>:Zeros(grainsize);
    if !secondstage then
        // Unpack the upper and lower table attributes
        ns_table    = ns_table    OR desc<63>;
        ap_table<1> = ap_table<1> OR desc<62>;       // read-only
        xn_table    = xn_table    OR desc<60>;
        // pxn_table and ap_table[0] apply only in EL1&0 translation regimes
        if !singlepriv then
            ap_table<0> = ap_table<0> OR desc<61>;    // privileged
            pxn_table   = pxn_table   OR desc<59>;

        level = level + 1;
        addrselecttop = addrselectbottom - 1;
        blocktranslate = FALSE;
        until blocktranslate;

        // Check block size is supported at this level
        if level < firstblocklevel then
            result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
                iswrite, secondstage, s2fs1walk);
            return result;

        // Check for misprogramming of the contiguous bit
        if contiguousbitcheck = level == 2 && inputsize < 34;
        elseif midgrain then
            contiguousbitcheck = level == 2 && inputsize < 30;
        else
            contiguousbitcheck = level == 1 && inputsize < 34;

        if contiguousbitcheck && desc<52> == '1' then
            if boolean IMPLEMENTATION_DEFINED "Translation fault on misprogrammed contiguous bit" then
                result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
J1 ARMv8 Pseudocode

J1.1 Pseudocode for AArch64 operations

```plaintext
isswrite, secondstage, s2fs1walk);

// Check the output address is inside the supported range
if outputsize != 48 & llsZero(desc<47:outputsize>) then
  result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
      isswrite, secondstage, s2fs1walk);
  return result;

// Unpack the descriptor into address and upper and lower block attributes
outputaddress = desc<47:addrselectbottom>:inputaddr<addrselectbottom-1:0>;

// Check the access flag
if desc<16> == '0' then
  result.addrdesc.fault = AArch64.AccessFlagFault(ipaddress, level, acctype,
      isswrite, secondstage, s2fs1walk);
  return result;

xn = desc<54>;
pxn = desc<53>;
contiguousbit = desc<52>;
nG = desc<51>;
sh = desc<9:8>;
ap = desc<7:6>:'1';
memattr = desc<5:2>; // AttrIndx and NS bit in stage 1

result.domain = bits(4) UNKNOWN; // Domains not used
result.level = level;
result.blocksize = 2^((3-level)*stride + grainsize);

// Stage 1 translation regimes also inherit attributes from the tables
if !secondstage then
  result.perms.xn      = xn OR xn_table;
  result.perms.ap<2:1> = ap<2:1> OR ap_table<1>; // Force read-only
  result.perms.pxn     = pxn OR pxn_table;
else
  result.perms.xn      = '1';
  result.perms.ap<2:1> = '1';
  result.perms.pxn     = '0';
  result.nG            = '0';
result.addrdesc.memattrs = AArch64.S1AttrDecode(sh, memattr<2:0>, acctype);
result.addrdesc.paddress.NS = memattr<3> OR ns_table;
else
  result.perms.xn      = xn;
  result.perms.pxn     = '0';
  result.nG            = '0';
result.addrdesc.memattrs = S2AttrDecode(sh, memattr, acctype);
result.addrdesc.paddress.NS = '1';
result.addrdesc.paddress.physicaladdress = outputaddress;
result.addrdesc.fault = AArch64.NoFault();
result.contiguous = contiguousbit == '1';
return result;
```

ARM DDI 0487A_k_isstol775
Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.
ID092916
Non-Confidential

J1-5301


J1.2 Pseudocode for AArch32 operation

This section holds the pseudocode for execution in AArch32 state. Functions that are listed in this section are identified as AArch32.FunctionName. Some of these functions have an equivalent AArch64 function, AArch64.FunctionName. This section is organized by functional groups, with the functional groups being indicated by hierarchical path names, for example aarch32/debug/breakpoint.

--- Note ---

Many AArch32 pseudocode functions have not been updated to show the constraints on the ARMv7 UNPREDICTABLE behaviors that are described in Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors. Where AArch32 pseudocode shows something to be UNPREDICTABLE, check Appendix K1 for possible constraints on the permitted behavior.

The top-level sections of the AArch32 pseudocode hierarchy are:

- **aarch32/debug**
- **aarch32/exceptions** on page J1-5310.
- **aarch32/functions** on page J1-5327.
- **aarch32/translation** on page J1-5354.

J1.2.1 aarch32/debug

This section includes the following pseudocode functions:

- **aarch32/debug/VCRMatch/AArch32.VCRMatch**
- **aarch32/debug/breakpoint/AArch32.StateMatch** on page J1-5305.
- **aarch32/debug/enables/AArch32.GenerateDebugExceptions** on page J1-5306.
- **aarch32/debug/enables/AArch32.GenerateDebugExceptionsFrom** on page J1-5306.
- **aarch32/debug/pmu/AArch32.CheckForPMUOverflow** on page J1-5306.
- **aarch32/debug/takeexceptiondbg/AArch32.EnterHypModeInDebugState** on page J1-5308.
- **aarch32/debug/takeexceptiondbg/AArch32.EnterModeInDebugState** on page J1-5308.
- **aarch32/debug/takeexceptiondbg/AArch32.EnterMonitorModeInDebugState** on page J1-5308.
- **aarch32/debug/watchpoint/AArch32.WatchpointByteMatch** on page J1-5309.

**aarch32/debug/VCRMatch/AArch32.VCRMatch**

// AArch32.VCRMatch()
// ================

boolean AArch32.VCRMatch(bits(32) vaddress)

if UsingAAArch32() && ELUsingAArch32(EL1) && IsZero(vaddress<1:0>) && PSTATE.EL != EL2 then

// Each bit position in this string corresponds to a bit in DBGVCR and an exception vector.
match_word = Zeros(32);

if vaddress<31:5> == ExcVectorBase()<31:5> then

if HaveEL(EL3) && !IsSecure() then

match_word<UInt(vaddress<4:2>) + 24> = '1';     // Non-secure vectors
else

match_word<UInt(vaddress<4:2>) + 0> = '1';      // Secure vectors (or no EL3)

if HaveEL(EL3) && ELUsingAArch32(EL3) && IsSecure() && vaddress<31:5> == MVBAR<31:5> then

match_word<UInt(vaddress<4:2>) + 8> = '1';          // Monitor vectors

```
// Mask out bits not corresponding to vectors.
if !HaveEL(EL3) then
    mask = '00000000':'00000000':'00000000':'11011110'; // DBGVCR[31:8] are RES0
elsif !ELUsingAArch32(EL3) then
    mask = '11011110':'00000000':'00000000':'11011110'; // DBGVCR[15:8] are RES0
else
    mask = '11011110':'00000000':'11011100':'11011110';

match_word = match_word AND DBGVCR AND mask;
match = !IsZero(match_word);

// Check for UNPREDICTABLE case - match on Prefetch Abort and Data Abort vectors
if !IsZero(match_word<28:27,12:11,4:3>) && DebugTarget() == PSTATE.EL then
    match = ConstrainUnpredictableBool();
else
    match = FALSE;
return match;

aarch32/debug/authentication/AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled

// AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()
// ========================================================
boolean AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()
// In the recommended interface, SelfHostedSecurePrivilegedInvasiveDebugEnabled returns
// the state of the (DBGEN AND SPIDEN) signal.
if !HaveEL(EL3) && !IsSecure() then return FALSE;
return DBGEN == HIGH && SPIDEN == HIGH;

aarch32/debug/breakpoint/AArch32.BreakpointMatch

// AArch32.BreakpointMatch()
// =========================
// Breakpoint matching in an AArch32 translation regime.

(boolean,boolean) AArch32.BreakpointMatch(integer n, bits(32) vaddress, integer size)
assert ELUsingAArch32(S1TranslationRegime());
assert n <= UInt(DBGDIDR.BRPs);

enabled = DBGBCR[n].E == '1';
ispriv = PSTATE.EL != EL0;
linked = DBGBCR[n].BT == '0x01';
isbreakpnt = TRUE;
linked_to = FALSE;

state_match = AArch32.StateMatch(DBGBCR[n].SSC, DBGBCR[n].HMC, DBGBCR[n].PMC,
    linked, DBGBCR[n].LBN, isbreakpnt, ispriv);
(value_match, value_mismatch) = AArch32.BreakpointValueMatch(n, vaddress, linked_to);
if size == 4 then                 // Check second halfword
    // If the breakpoint address and BAS of an Address breakpoint match the address of the
    // second halfword of an instruction, but not the address of the first halfword, it is
    // CONSTRAINED UNPREDICTABLE whether or not this breakpoint generates a Breakpoint debug
    // event.
    (match_i, mismatch_i) = AArch32.BreakpointValueMatch(n, vaddress + 2, linked_to);
    if !value_match && match_i then
        value_match = ConstrainUnpredictableBool();
    if value_mismatch && !mismatch_i then
        value_mismatch = ConstrainUnpredictableBool();

    if vaddress<1> == '1' && DBGBCR[n].BAS == '1111' then
        // The above notwithstanding, if DBGBCR[n].BAS == '1111', then it is CONSTRAINED
        // UNPREDICTABLE whether or not a Breakpoint debug event is generated for an instruction

ARM DDI 0487A.k_iss10775  Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.  ID092916  Non-Confidential
// at the address DBGVR[n]+2.
if value_match then value_match = ConstrainUnpredictableBool();
if !value_mismatch then value_mismatch = ConstrainUnpredictableBool();

match = value_match && state_match && enabled;
mismatch = value_mismatch && state_match && enabled;

return (match, mismatch);

aarch32/debug/breakpoint/AArch32.BreakpointValueMatch

// AArch32.BreakpointValueMatch()
// ==============================
// The first result is whether an Address Match or Context breakpoint is programmed on the
// instruction at "address". The second result is whether an Address Mismatch breakpoint is
// programmed on the instruction, that is, whether the instruction should be stepped.

(boolean,boolean) AArch32.BreakpointValueMatch(integer n, bits(32) vaddress, boolean linked_to)

// "n" is the identity of the breakpoint unit to match against
// "vaddress" is the current instruction address, ignored if linked_to is TRUE and for Context
// matching breakpoints.
// "linked_to" is TRUE if this is a call from StateMatch for linking.

if n > UInt(DBGDIDR.BRPs) then
    (c, n) = ConstrainUnpredictableInteger(0, UInt(DBGDIDR.BRPs));
    assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
    if c == Constraint_DISABLED then return (FALSE,FALSE);
// If this breakpoint is not enabled, it cannot generate a match. (This could also happen on a
// call from StateMatch for linking.)
if DBGBCR[n].E == '0' then return (FALSE,FALSE);

context_aware = (n >= UInt(DBGDIDR.BRPs) - UInt(DBGDIDR.CTX_CMPs));
// If BT is set to a reserved type, behaves either as disabled or as a not-reserved type.
type = DBGBCR[n].BT;

if (type IN {'011x','11xx'}) ||                                      // Reserved
    (type == '010x' && HaltOnBreakpointOrWatchpoint()) ||         // Address mismatch
    (type != '0x0x' && !context_aware) ||                         // Context matching
    (type == '1xxx' && !HaveEL(EL2)) then                        // EL2 extension
    (c, type) = ConstrainUnpredictableBits();
    assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
    if c == Constraint_DISABLED then return (FALSE,FALSE);
// Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
// Determine what to compare against.
match_addr = (type == '0x0x');
mismatch = (type == '010x');
mismatch_vmid = (type == '10xx');
mismatch_cid = (type == 'x01x');
linked = (type == 'xxx1');

// If this is a call from StateMatch, return FALSE if the breakpoint is not programmed for a
// VMID and/or context ID match, of if not context-aware. The above assertions mean that the
// code can just test for match_addr == TRUE to confirm all these things.
if linked_to && (!linked || match_addr) then return (FALSE,FALSE);

// If called from BreakpointMatch return FALSE for Linked context ID and/or VMID matches.
if !linked_to && linked && !match_addr then return (FALSE,FALSE);

// Do the comparison.
if match_addr then
    byte = UInt(vaddress<1:0>);
Pseudocode for AArch32 operation

```
assert byte IN {0,2};  // "vaddress" is halfword aligned.
byte_select_match = (DBGBCR[n].BAS<byte> == '1');
BVR_match = vaddress<31:2> == DBGVR[n]<31:2> && byte_select_match;
elsif match_cid then
  BVR_match = (PSTATE.EL != EL2 && CONTEXTIDR == DBGVR[n]<31:0>);
if match_vmid then
  vmid = (if ELUsingAArch32(EL2) then VTTBR.VMID else VTTBR_EL2.VMID);
  BXVR_match = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                 vmid == DBGXVR[n]<7:0>);

bvr_match_valid = (match_addr || match_cid);
bxvr_match_valid = match_vmid;
match = (!bxvr_match_valid || BXVR_match) && (!bvr_match_valid || BVR_match);
return (match & !mismatch, !match & mismatch);
```

```
aarch32/debug/breakpoint/AArch32.StateMatch
// AArch32.StateMatch()
// ====================
// Determine whether a breakpoint or watchpoint is enabled in the current mode and state.

boolean AArch32.StateMatch(bits(2) SSC, bit HMC, bits(2) PxC, boolean linked, bits(4) LBN,
                         boolean isbreakpnt, boolean ispriv)
// "SSC", "HMC", "PxC" are the control fields from the DBGBCR[n] or DBGWCR[n] register.
// "linked" is TRUE if this is a linked breakpoint/watchpoint type.
// "LBN" is the linked breakpoint number from the DBGBCR[n] or DBGWCR[n] register.
// "isbreakpnt" is TRUE for breakpoints, FALSE for watchpoints.
// "ispriv" is valid for watchpoints, and selects between privileged and unprivileged accesses.
// If parameters are set to a reserved type, behaves as either disabled or a defined type
if ((HMC:SSC:PxC) IN {'011xx','100x0','101x0','11010','11101','1111x'}) ||       // Reserved
    (HMC == '0' && PxC == '00' && !isbreakpnt) ||                             // Usr/Svc/Sys
    (SSC IN {'01','10'} && !HaveEL(EL3)) ||                                   // No EL3
    (HMC:SSC:PxC == '11000' && ELUsingAArch32(EL3)) ||                        // AArch64 only
    (HMC:SSC != '000' && HMC:SSC != '111' && !HaveEL(EL3) && !HaveEL(EL2)) || // No EL3/EL2
    (HMC:SSC:PxC == '11100' && !HaveEL(EL2))) then                            // No EL2
  (c, <HMC,SSC,PxC>) = ConstrainUnpredictableBits();
  assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
  if c == Constraint_DISABLED then return FALSE;
  // Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
PL2_match = HaveEL(EL2) && HMC == '1';
PL1_match = PxC<0> == '1';
PL0_match = PxC<1> == '1';
SSU_match = isbreakpnt && HMC == '0' && PxC == '00' && SSC != '11';
if SSU_match then
  priv_match = PSTATE.M IN {M32_User,M32_Svc,M32_System};
else
  case PSTATE.EL of
    when EL3, EL1  priv_match = if ispriv then PL1_match else PL0_match;
    when EL2       priv_match = PL2_match;
    when EL0       priv_match = PL0_match;
  case SSC of
    when '00'    security_state_match = TRUE;  // Both
    when '01'    security_state_match = !IsSecure();  // Non-secure only
    when '10'    security_state_match = IsSecure();  // Secure only
    when '11'    security_state_match = TRUE;       // Both
  if linked then
    // "LBN" must be an enabled context-aware breakpoint unit. If it is not context-aware then
    // it is CONSTRAINED UNPREDICTABLE whether this gives no match, or LBN is mapped to some
    // UNKNOWN breakpoint that is context-aware.
    lbn = UInt(LBN);
```
first_ctx_cmp = (UInt(DBGDIDR.BRPs) - UInt(DBGDIDR.CTX_CMPs));
last_ctx_cmp = UInt(DBGDIDR.BRPs);
if (lnb < first_ctx_cmp || lnb > last_ctx_cmp) then
  (c, lnb) = ConstrainUnpredictableInteger(first_ctx_cmp, last_ctx_cmp);
  assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
  case c of
    when Constraint.Disabled return FALSE;      // Disabled
    when ConstraintNONE linked = FALSE;    // No linking
    // Otherwise ConstrainUnpredictableInteger returned a context-aware breakpoint
  end case;
if linked then
  vaddress = bits(32) UNKNOWN;
  linked_to = TRUE;
  (linked_match,-) = AArch32.BreakpointValueMatch(lnb, vaddress, linked_to);
return priv_match && security_state_match && (!linked || linked_match);

aarch32/debug/enables/AArch32.GenerateDebugExceptions

// AArch32.GenerateDebugExceptions()
// --------------------------------------
boolean AArch32.GenerateDebugExceptions()
return AArch32.GenerateDebugExceptionsFrom(PSTATE.EL, IsSecure());

aarch32/debug/enables/AArch32.GenerateDebugExceptionsFrom

// AArch32.GenerateDebugExceptionsFrom()
// -----------------------------------------
boolean AArch32.GenerateDebugExceptionsFrom(bits(2) from, boolean secure)
if from == EL0 && !ELStateUsingAArch32(EL1, secure) then
  mask = bit UNKNOWN;                          // PSTATE.D mask, unused for EL0 case
  return AArch64.GenerateDebugExceptionsFrom(from, secure, mask);
if DBGOSLSR.OSLK == '1' || DoubleLockStatus() || Halted() then
  return FALSE;
if HaveEL(EL3) && secure then
  spd = (if ELUsingAArch32(EL3) then SDCR.SPD else MDCR_EL3.SPD32);
  if spd<1> == '1' then
    enabled = spd<0> == '1';
  else
    enabled = AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled();
  if from == EL0 then enabled = enabled || SDER.SUIDEN == '1';
  else
    enabled = from != EL2;
  return enabled;

aarch32/debug/pmu/AArch32.CheckForPMUOverflow

// AArch32.CheckForPMUOverflow()
// ---------------------------------------
// Signal Performance Monitors overflow IRQ and CTI overflow events
boolean AArch32.CheckForPMUOverflow()
if !ELUsingAArch32(EL1) then return AArch64.CheckForPMUOverflow();
  pmuirq = (PMCR.E == '1' && PMINTENSET<31> == '1' && PMVSET<31> == '1');
  for n = 0 to UInt(PMCR.N) - 1
    if HaveEL(ELn) then
      hpnn = (if !ELUsingAArch32(ELn) then MDCR_ELn.HPWN else HDCR.HPWN);
      hpme = (if !ELUsingAArch32(ELn) then MDCR_ELn.HPME else HDCR.HPME);
      E = (if n < UInt(hpme) then PMCR.E else hpme);

else
E = PMCR.E;
if E == '1' && PMINTENSET<n> == '1' && PMOVSSET<n> == '1' then pmuirq = TRUE;

SetInterruptRequestLevel(InterruptID_PMUIRQ, if pmuirq then HIGH else LOW);
CTI_SetEventLevel(CrossTriggerIn_PMUOverflow, if pmuirq then HIGH else LOW);
// The request remains set until the condition is cleared. (For example, an interrupt handler
// or cross-triggered event handler clears the overflow status flag by writing to PMOVSCLR_EL0.)
return pmuirq;

aarch32/debug/pmu/AArch32.CountEvents

// AArch32.CountEvents()
//=---------------------
// Return TRUE if counter "n" should count its event. For the cycle counter, n == 31.

boolean AArch32.CountEvents(integer n)
assert (n == 31 || n < UInt(PMCR.N));
if !ELUsingAArch32(EL1) then return AArch64.CountEvents(n);
// Event counting is disabled in Debug state
debug = Halted();
// In Non-secure state, some counters are reserved for EL2
if HaveEL(EL2) then
hpmn = (if !ELUsingAArch32(EL2) then MDCR_EL2.HPMN else HDCR.HPMN);
hpme = (if !ELUsingAArch32(EL2) then MDCR_EL2.HPME else HDCR.HPME);
E = (if n < UInt(hpmn) || n == 31 then PMCR.E else hpme);
else
E = PMCR.E;
enabled = (E == '1' && PMINTENSET<n> == '1');
if !IsSecure() then
prohibited = FALSE;
else
// Event counting in Secure state is prohibited unless any one of:
// * EL3 is not implemented
// * EL3 is using AArch64 and MDCR_EL3.SPME == 1
// * EL3 is using AArch32 and SDCR.SPME == 1
// * Executing at EL0, and SDER.SUNIDEN == 1.
spme = (if ELUsingAArch32(EL3) then SDCR.SPME else MDCR_EL3.SPME);
prohibited = (HaveEL(EL3) && spme == '0' && (PSTATE.EL != EL0 || SDER.SUNIDEN == '0'));
// The IMPLEMENTATION DEFINED authentication interface might override software controls
if ExternalSecureNonInvasiveDebugEnabled() then prohibited = FALSE;
// For the cycle counter, PMCR_EL0.DP enables counting when otherwise prohibited
if prohibited && n == 31 then prohibited = (PMCR.DP == '1');
// Event counting can be filtered by the {P, U, NSK, NSU, NSH} bits
filter = (if n == 31 then PMCCFILTR<31:27> else PMEVTYPER[n]<31:27>);
H = if !HaveEL(EL2) then '0' else filter<0>;  
P = filter<4>;  U = filter<3>;  
if !IsSecure() && HaveEL(EL3) then
P = P EOR filter<2>;  U = U EOR filter<1>;
case PSTATE.EL of
when EL0 filtered = U == '1';
when EL1,EL3 filtered = P == '1';
when EL2 filtered = H == '0';
return !debug && enabled && !prohibited && !filtered;
aarch32/debug/takeexceptiondbg/AArch32.EnterHypModeInDebugState

// AArch32.EnterHypModeInDebugState()
// ===================================
// Take an exception in Debug state to Hyp mode.

AArch32.EnterHypModeInDebugState(ExceptionRecord exception)
assert HaveEL(EL2) && !IsSecure() && ELUsingAArch32(EL2);

AArch32.ReportHypEntry(exception);
AArch32.WriteMode(M32_Hyp);
SPSR[] = bits(32) UNKNOWN;
ELR_hyp = bits(32) UNKNOWN;
// In Debug state, the PE always execute T32 instructions when in AArch32 state, and
// PSTATE.(SS,A,I,F) are not observable so behave as UNKNOWN.
PSTATE.T = '1'; // PSTATE.J is RES0
PSTATE.<SS,A,I,F> = bits(4) UNKNOWN;
DLR = bits(32) UNKNOWN;
DSPSR = bits(32) UNKNOWN;
PSTATE.E = HSCCTR.EE;
PSTATE.IL = '0';
PSTATE.IT = '00000000';
EDSCR.ERR = '1';
UpdateEDSCRFields();
EndOfInstruction();

aarch32/debug/takeexceptiondbg/AArch32.EnterModeInDebugState

// AArch32.EnterModeInDebugState()
// ===============================
// Take an exception in Debug state to a mode other than Monitor and Hyp mode.

AArch32.EnterModeInDebugState(bits(5) target_mode)
assert ELUsingAArch32(EL1) && PSTATE.EL != EL2;

if PSTATE.M == M32_Monitor then SCR.NS = '0';
AArch32.WriteMode(target_mode);
SPSR[] = bits(32) UNKNOWN;
R[14] = bits(32) UNKNOWN;
// In Debug state, the PE always execute T32 instructions when in AArch32 state, and
// PSTATE.(SS,A,I,F) are not observable so behave as UNKNOWN.
PSTATE.T = '1'; // PSTATE.J is RES0
PSTATE.<SS,A,I,F> = bits(4) UNKNOWN;
DLR = bits(32) UNKNOWN;
DSPSR = bits(32) UNKNOWN;
PSTATE.E = SCCTR.EE;
PSTATE.IL = '0';
PSTATE.IT = '00000000';
EDSCR.ERR = '1';
UpdateEDSCRFields(); // Update EDSCR processor state flags.
EndOfInstruction();

aarch32/debug/takeexceptiondbg/AArch32.EnterMonitorModeInDebugState

// AArch32.EnterMonitorModeInDebugState()
// ======================================
// Take an exception in Debug state to Monitor mode.

AArch32.EnterMonitorModeInDebugState()
assert HaveEL(EL3) && ELUsingAArch32(EL3);
if PSTATE.M == M32_Monitor then SCR.NS = '0';
AArch32.WriteMode(M32_Monitor);
SPSR[] = bits(32) UNKNOWN;
R[14] = bits(32) UNKNOWN;
// In Debug state, the PE always execute T32 instructions when in AArch32 state, and
// PSTATE.(SS,A,I,F) are not observable so behave as UNKNOWN.

PSTATE.T = '1'; PSTATE.<SS,A,I,F> = bits(4) UNKNOWN; DLR = bits(32) UNKNOWN; DSPSR = bits(32) UNKNOWN; PSTATE.E = SCTLR.EE; PSTATE.IL = '0'; PSTATE.IT = '00000000'; EDSR.ERR = '1'; UpdateEDSCRFields(); // Update ESCR processor state flags.
EndOfInstruction();

```
aarch32/debug/watchpoint/AArch32.WatchpointByteMatch
// AArch32.WatchpointByteMatch()
// ===============
boolean AArch32.WatchpointByteMatch(integer n, bits(32) vaddress)
bottom = if DBGWVR[n]<2> == '1' then 2 else 3; // Word or doubleword
byte_select_match = (DBGWCR[n].BAS<UInt(vaddress<bottom-1:0>)> != '0');
mask = UInt(DBGWCR[n].MASK);
// If DBGWCR[n].MASK is non-zero value and DBGWCR[n].BAS is not set to '11111111', or
// DBGWCR[n].BAS specifies a non-contiguous set of bytes behavior is CONSTRAINED
// UNPREDICTABLE.
if mask > 0 && !IsOnes(DBGWCR[n].BAS) then
  byte_select_match = ConstrainUnpredictableBool();
else
  LSB = (DBGWCR[n].BAS AND NOT(DBGWCR[n].BAS - 1)); MSB = (DBGWCR[n].BAS + LSB);
  if !IsZero(MSB AND (MSB - 1)) then // Not contiguous
    byte_select_match = ConstrainUnpredictableBool();
  bottom = 3; // For the whole doubleword
// If the address mask is set to a reserved value, the behavior is CONSTRAINED UNPREDICTABLE.
if mask > 0 && mask <= 2 then
  (c, mask) = ConstrainUnpredictableInteger(3, 31);
  assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
  case c of
    when Constraint_DISABLED return FALSE; // Disabled
    when Constraint_NONE mask = 0; // No masking
    // Otherwise the value returned by ConstrainUnpredictableInteger is a not-reserved value
  if mask > bottom then
    WVR_match = (vaddress<31:mask> == DBGWVR[n]<31:mask>);
    // If masked bits of DBGWVR_EL1[n] are not zero, the behavior is CONSTRAINED UNPREDICTABLE.
    if WVR_match && !IsZero(DBGWVR[n].mask-1:bottom) then
      WVR_match = ConstrainUnpredictableBool();
    else
      WVR_match = vaddress<31:bottom> == DBGWVR[n]<31:bottom>;
    return WVR_match && byte_select_match;
```

```
aarch32/debug/watchpoint/AArch32.WatchpointMatch
// AArch32.WatchpointMatch()
// =========================
// Watchpoint matching in an AArch32 translation regime.
boolean AArch32.WatchpointMatch(integer n, bits(32) vaddress, integer size, boolean ispriv,
  boolean iswrite)
assert ELUsingAArch32(S1TranslationRegime());
assert n <= UInt(DBGDIDR.WRPs);
// "ispriv" is FALSE for LDRT/STRT instructions executed at EL1 and all
// load/stores at EL0, TRUE for all other load/stores. "iswrite" is TRUE for stores, FALSE for
// loads.
```
enabled = DBGWCR[n].E == '1';
linked = DBGWCR[n].WT == '1';
isbreakpnt = FALSE;

state_match = AArch32.StateMatch(DBGWCR[n].SSC, DBGWCR[n].HMC, DBGWCR[n].PAC,
linked, DBGWCR[n].LBN, isbreakpnt, ispriv);

ls_match = (DBGWCR[n].LSC<(if iswrite then 1 else 0)> == '1');

value_match = FALSE;
for byte = 0 to size - 1
    value_match = value_match || AArch32.WatchpointByteMatch(n, vaddress + byte);
return value_match && state_match && ls_match && enabled;

J1.2.2 aarch32/exceptions

This section includes the following pseudocode functions:
• aarch32/exceptions/aborts/AArch32.Abort on page J1-5311.
• aarch32/exceptions/aborts/AArch32.AbortSyndrome on page J1-5311.
• aarch32/exceptions/aborts/AArch32.CheckPCAlignment on page J1-5311.
• aarch32/exceptions/aborts/AArch32.TakeDataAbortException on page J1-5313.
• aarch32/exceptions/aborts/AArch32.TakePrefetchAbortException on page J1-5313.
• aarch32/exceptions/asynch/AArch32.TakePhysicalFIQException on page J1-5314.
• aarch32/exceptions/asynch/AArch32.TakePhysicalIRQException on page J1-5314.
• aarch32/exceptions/asynch/AArch32.TakeVirtualFIQException on page J1-5315.
• aarch32/exceptions/asynch/AArch32.TakeVirtualIRQException on page J1-5315.
• aarch32/exceptions/debug/AArch32.SoftwareBreakpoint on page J1-5317.
• aarch32/exceptions/debug/AArch32.CallHypervisor on page J1-5319.
• aarch32/exceptions/debug/AArch32.CallSupervisor on page J1-5320.
• aarch32/exceptions/svc/AArch32.TakeHVCException on page J1-5320.
• aarch32/exceptions/svc/AArch32.TakeSVCException on page J1-5320.
• aarch32/exceptions/takeexception/AArch32.EnterHypMode on page J1-5321.
• aarch32/exceptions/takeexception/AArch32.EnterMode on page J1-5321.
• aarch32/exceptions/traps/AArch32.CheckAdvSIMDOrFPEnabled on page J1-5323.
• aarch32/exceptions/traps/AArch32.CheckFPAdvSIMDTrap on page J1-5324.
• aarch32/exceptions/traps/AArch32.CheckForSMCTrap on page J1-5324.
• aarch32/exceptions/traps/AArch32.CheckForWFXTrap on page J1-5325.
• aarch32/exceptions/traps/AArch32.CheckITEnabled on page J1-5325.
• aarch32/exceptions/traps/AArch32.CheckIllegalState on page J1-5325.
• aarch32/exceptions/traps/AArch32.CheckSETENDEnabled on page J1-5325.
• aarch32/exceptions/traps/AArch32.TakeHypTrapException on page J1-5326.
• aarch32/exceptions/traps/AArch32.TakeMonitorTrapException on page J1-5326.
• aarch32/exceptions/traps/AArch32.TakeUndefInstrException on page J1-5327.
• aarch32/exceptions/traps/AArch32.UndefinedFault on page J1-5327.

aarch32/exceptions/aborts/AArch32.Abort

// AArch32.Abort()
// ===============
// Abort and Debug exception handling in an AArch32 translation regime.

AArch32.Abort(bits(32) vaddress, FaultRecord fault)

  // Check if routed to AArch64 state
  route_to_aarch64 = PSTATE.EL == EL0 && !ELUsingAArch32(EL1);
  if !route_to_aarch64 && HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
    route_to_aarch64 = (HCR_EL2.TGE == '1' || IsSecondStage(fault) ||
      (IsDebugException(fault) && MDCR_EL2.TDE == '1'));
  if !route_to_aarch64 && HaveEL(EL3) && !ELUsingAArch32(EL3) then
    route_to_aarch64 = SCR_EL3.EA == '1' && IsExternalAbort(fault);
  if route_to_aarch64 then
    AArch64.Abort(ZeroExtend(vaddress), fault);
  elsif fault.acctype == AccType_IFETCH then
    AArch32.TakePrefetchAbortException(vaddress, fault);
  else
    AArch32.TakeDataAbortException(vaddress, fault);

aarch32/exceptions/aborts/AArch32.AbortSyndrome

// AArch32.AbortSyndrome()
// =======================
// Creates an exception syndrome record for Abort exceptions taken to Hyp mode
// from an AArch32 translation regime.

ExceptionRecord AArch32.AbortSyndrome(Exception type, FaultRecord fault, bits(32) vaddress)

  exception = ExceptionSyndrome(type);
  d_side = type == Exception_DataAbort;
  exception.syndrome = AArch32.FaultSyndrome(d_side, fault);
  exception.vaddress = ZeroExtend(vaddress);
  if IPAValid(fault) then
    exception.ipavalid = TRUE;
    exception.ipaddress = ZeroExtend(fault.ipaddress);
  else
    exception.ipavalid = FALSE;
  return exception;

aarch32/exceptions/aborts/AArch32.CheckPCAlignment

// AArch32.CheckPCAlignment()
// ==========================

AArch32.CheckPCAlignment()
bits(32) pc = ThisInstrAddr();
if (CurrentInstrSet() == InstrSet_A32 && pc<1> == '1' || pc<0> == '1' then
  if AArch32.GeneralExceptionsToAArch64() then AArch64.PCAlignmentFault();

  // Generate an Alignment fault Prefetch Abort exception
  vaddress = pc;
  acctype = AccType_IFETCH;
  iswrite = FALSE;
  secondstage = FALSE;
  AArch32.Abort(vaddress, AArch32.AlignmentFault(acctype, iswrite, secondstage));

aarch32/exceptions/aborts/AArch32.ReportDataAbort

// AArch32.ReportDataAbort()
// =========================
// Report syndrome information for aborts taken to modes other than Hyp mode.
AArch32.ReportDataAbort(boolean route_to_monitor, FaultRecord fault, bits(32) vaddress)

  // The encoding used in the IFSR or DFSR can be Long-descriptor format or Short-descriptor
  // format. Normally, the current translation table format determines the format. For an abort
  // from Non-secure state to Monitor mode, the IFSR or DFSR uses the Long-descriptor format if
  // any of the following applies:
  // - The Secure TTBCR.EAE is set to 1.
  // - The abort is synchronous and either:
  // - It is taken from Hyp mode.
  // - It is taken from EL1 or EL0, and the Non-secure TTBCR.EAE is set to 1.
  long_format = FALSE;
  if route_to_monitor & !IsSecure() then
    long_format = TTBCR.S.EAE == '1';
  if !IsSErrorInterrupt(fault) && !long_format then
    long_format = PSTATE.EL == EL2 || TTBCR.EAE == '1';
  else
    long_format = TTBCR.EAE == '1';
  d_side = TRUE;
  if long_format then
    syndrome = AArch32.FaultStatusLD(d_side, fault);
  else
    syndrome = AArch32.FaultStatusSD(d_side, fault);

  if fault.acctype == AccType_IC then
    if (!long_format &
        boolean IMPLEMENTATION_DEFINED "Report I-cache maintenance fault in IFSR") then
      i_syndrome = syndrome;
      syndrome<10:3:0> = EncodeSDFSC(Fault_ICacheMaint, 1);
    else
      i_syndrome = bits(32) UNKNOWN;
      if route_to_monitor then
        IFSR_S = i_syndrome;
      else
        IFSR = i_syndrome;

      if route_to_monitor then
        DFSR_S = syndrome;
        DFAR_S = vaddress;
      else
        DFSR = syndrome;
        DFAR = vaddress;

      return;

aarch32/exceptions/aborts/AArch32.ReportPrefetchAbort

// AArch32.ReportPrefetchAbort()
// =============================
// Report syndrome information for aborts taken to modes other than Hyp mode.
AArch32.ReportPrefetchAbort(boolean route_to_monitor, FaultRecord fault, bits(32) vaddress)
// The encoding used in the IFSR can be Long-descriptor format or Short-descriptor format.
// Normally, the current translation table format determines the format. For an abort from
// Non-secure state to Monitor mode, the IFSR uses the Long-descriptor format if any of the
// following applies:
// * The Secure TTBCR.EAE is set to 1.
// * It is taken from Hyp mode.
// * It is taken from EL1 or EL0, and the Non-secure TTBCR.EAE is set to 1.
long_format = FALSE;
if route_to_monitor && !IsSecure() then
  long_format = TTBCR_S.EAE == '1' || PSTATE.EL == EL2 || TTBCR.EAE == '1';
else
  long_format = TTBCR.EAE == '1';
d_side = FALSE;
if long_format then
  fsr = AArch32.FaultStatusLD(d_side, fault);
else
  fsr = AArch32.FaultStatusSD(d_side, fault);
if route_to_monitor then
  IFSR_S = fsr;
  IFAR_S = vaddress;
else
  IFSR = fsr;
  IFAR = vaddress;
return;

aarch32/exceptions/aborts/AArch32.TakeDataAbortException
// AArch32.TakeDataAbortException()
// --------------------------------
AArch32.TakeDataAbortException(bits(32) vaddress, FaultRecord fault)
  route_to_monitor = HaveEL(EL3) && SCR.EA == '1' && IsExternalAbort(fault);
  route_to_hyp = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
                  (HCR.TGE == '1' || IsSecondStage(fault) ||
                   (IsDebugException(fault) && HDCR.TDE == '1')));
  bits(32) preferred_exception_return = ThisInstrAddr();
  vect_offset = 0x10;
  lr_offset = 8;
if IsDebugException(fault) then DBGSCRext.MOE = fault.debugmoe;
if route_to_monitor then
  AArch32.ReportDataAbort(route_to_monitor, fault, vaddress);
  AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
elsif PSTATE.EL == EL2 || route_to_hyp then
  exception = AArch32.AbortSyndrome(Exception_DataAbort, fault, vaddress);
  if PSTATE.EL == EL2 then
    AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
  else
    AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);
  else
    AArch32.ReportDataAbort(route_to_monitor, fault, vaddress);
    AArch32.EnterMode(M32_Abort, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/aborts/AArch32.TakePrefetchAbortException
// AArch32.TakePrefetchAbortException()
// -----------------------------------
AArch32.TakePrefetchAbortException(bits(32) vaddress, FaultRecord fault)
  route_to_monitor = HaveEL(EL3) && SCR.EA == '1' && IsExternalAbort(fault);
  route_to_hyp = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
(HCR.TGE == '1' || IsSecondStage(fault) ||
(IsDebugException(fault) && HCR.TDE == '1')));

bits(32) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x0C;
lr_offset = 4;
if IsDebugException(fault) then DBCDSRecr.MOE = fault.debugmoe;
if route_to_monitor then
AArch32.ReportPrefetchAbort(route_to_monitor, fault, vaddress);
AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
else if PSTATE.EL == EL2 || route_to_hyp then
if fault.type == Fault_Alignment then // PC Alignment fault
  exception = ExceptionSyndrome(Exception_PCAlignment);
  exception.vaddress = ThisInstrAddr();
else
  exception = AArch32.AbortSyndrome(Exception_InstructionAbort, fault, vaddress);
if PSTATE.EL == EL2 then
  AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
else
  AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);
else
  AArch32.ReportPrefetchAbort(route_to_monitor, fault, vaddress);
AArch32.EnterMode(M32_Abort, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/asynch/AArch32.TakePhysicalFIQException

// AArch32.TakePhysicalFIQException()
// ==================================
AArch32.TakePhysicalFIQException()

// Check if routed to AArch64 state
route_to_aarch64 = PSTATE.EL == EL0 && !ELUsingAArch32(EL1);
if !route_to_aarch64 && HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
  route_to_aarch64 = HCR_EL2.TGE == '1' || HCR_EL2.FMO == '1';
if !route_to_aarch64 && HaveEL(EL3) && !ELUsingAArch32(EL3) then
  route_to_aarch64 = SCR_El3.FIQ == '1';
if route_to_aarch64 then AArch64.TakePhysicalFIQException();
route_to_monitor = HaveEL(EL3) && SCR_FIQ == '1';
rout_to_hyp = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
  (HCR.TGE == '1' || HCR.FMO == '1'));
bits(32) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x1C;
lr_offset = 4;
if route_to_monitor then
  AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
else if PSTATE.EL == EL2 || route_to_hyp then
  exception = ExceptionSyndrome(Exception_FIQ);
  AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
else
  AArch32.EnterMode(M32_FIQ, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/asynch/AArch32.TakePhysicalIRQException

// AArch32.TakePhysicalIRQException()
// ==================================
AArch32.TakePhysicalIRQException()

// Check if routed to AArch64 state
route_to_aarch64 = PSTATE.EL == EL0 && !ELUsingAArch32(EL1);
if !route_to_aarch64 && HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
  route_to_aarch64 = HCR_EL2.TGE == '1' || HCR_EL2.FMO == '1';
if !route_to_aarch64 then AArch64.TakePhysicalIRQException();
rout_to_monitor = HaveEL(EL3) && SCR_FIQ == '1';
rout_to_hyp = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
  (HCR.TGE == '1' || HCR.FMO == '1'));
bits(32) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x1C;
lr_offset = 4;
if route_to_monitor then
  AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
else if PSTATE.EL == EL2 || route_to_hyp then
  exception = ExceptionSyndrome(Exception_IRQ);
  AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
else
  AArch32.EnterMode(M32_IRQ, preferred_exception_return, lr_offset, vect_offset);
route_to_aarch64 = HCR_EL2.TGE == '1' || HCR_EL2.IMO == '1';
if !route_to_aarch64 && HaveEL(EL3) && !ELUsingAArch32(EL3) then
    route_to_aarch64 = SCR_EL3.IRQ == '1';
if route_to_aarch64 then AArch64.TakePhysicalIRQException();
route_to_monitor = HaveEL(EL3) && SCR.IRQ == '1';
route_to_hyp = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
    (HCR.TGE == '1' || HCR.IMO == '1'));
bits(32) preferred_exception_return = ThisInstrAddr();
vect_offset = 0x18;
lr_offset = 4;
if route_to_monitor then
    AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
elsif PSTATE.EL == EL2 || route_to_hyp then
    exception = ExceptionSyndrome(Exception_IRQ);
    AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
else
    AArch32.EnterMode(M32_IRQ, preferred_exception_return, lr_offset, vect_offset);
aarch32/exceptions/asynch/AArch32.TakePhysicalSErrorException
  // AArch32.TakePhysicalSErrorException()
  // =====================================
  AArch32.TakePhysicalSErrorException(boolean parity, bit extflag,
         boolean syndrome_valid, bits(24) full_syndrome)
  // Check if routed to AArch64 state
  route_to_aarch64 = PSTATE.EL == EL0 && !ELUsingAArch32(EL1);
  if !route_to_aarch64 && HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
      route_to_aarch64 = HCR_EL2.TGE == '1' || HCR_EL2.AMO == '1';
  if !route_to_aarch64 && HaveEL(EL3) && !ELUsingAArch32(EL3) then
      route_to_aarch64 = SCR_EL3.EA == '1';
  if route_to_aarch64 then
      AArch64.TakePhysicalSErrorException(syndrome_valid, full_syndrome);
  route_to_monitor = HaveEL(EL3) && SCR.EA == '1';
  route_to_hyp = (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} &&
      (HCR.TGE == '1' || HCR.AMO == '1'));
  bits(32) preferred_exception_return = ThisInstrAddr();
  vect_offset = 0x10;
  lr_offset = 8;
  fault = AArch32.AsynchExternalAbort(parity, extflag);
  vaddress = bits(32) UNKNOWN;
  if route_to_monitor then
      AArch32.ReportDataAbort(route_to_monitor, fault, vaddress);
      AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
  elsif PSTATE.EL == EL2 || route_to_hyp then
      exception = AArch32.AbortSyndrome(Exception_DataAbort, fault, vaddress);
      if PSTATE.EL == EL2 then
          AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
      else
          AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);
      else
          AArch32.ReportDataAbort(route_to_monitor, fault, vaddress);
          AArch32.EnterMode(M32_Abort, preferred_exception_return, lr_offset, vect_offset);
aarch32/exceptions/asynch/AArch32.TakeVirtualFIQException
  // AArch32.TakeVirtualFIQException()
  // ===================================
AArch32.TakeVirtualFIQException()
    assert HaveEL(EL2) && IsSecure() && PSTATE.EL IN {EL0, EL1};
    if ELUsingAArch32(EL2) then // Virtual IRQ enabled if TGE==0 and FMO==1
        assert HCR.TGE == '0' && HCR.FMO == '1';
    else
        assert HCR_EL2.TGE == '0' && HCR_EL2.FMO == '1';
    // Check if routed to AArch64 state
    if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) then AArch64.TakeVirtualFIQException();
    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x1C;
    lr_offset = 4;
    AArch32.EnterMode(M32_FIQ, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/asynch/AArch32.TakeVirtualIRQException
    // AArch32.TakeVirtualIRQException()
    // -----------------------------------
    AArch32.TakeVirtualIRQException()
    assert HaveEL(EL2) && IsSecure() && PSTATE.EL IN {EL0, EL1};
    if ELUsingAArch32(EL2) then // Virtual IRQs enabled if TGE==0 and IMO==1
        assert HCR.TGE == '0' && HCR.IMO == '1';
    else
        assert HCR_EL2.TGE == '0' && HCR_EL2.IMO == '1';
    // Check if routed to AArch64 state
    if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) then AArch64.TakeVirtualIRQException();
    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x18;
    lr_offset = 4;
    AArch32.EnterMode(M32_IRQ, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/asynch/AArch32.TakeVirtualSErrorException
    // AArch32.TakeVirtualSErrorException()
    // -------------------------------------
    AArch32.TakeVirtualSErrorException(bit extflag, boolean syndrome_valid, bits(24) full_syndrome)
    assert HaveEL(EL2) && IsSecure() && PSTATE.EL IN {EL0, EL1};
    if ELUsingAArch32(EL2) then // Virtual SError enabled if TGE==0 and AMO==1
        assert HCR.TGE == '0' && HCR.AMO == '1';
    else
        assert HCR_EL2.TGE == '0' && HCR_EL2.AMO == '1';
    // Check if routed to AArch64 state
    if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) then AArch64.TakeVirtualSErrorException(syndrome_valid,
        full_syndrome);
    route_to_monitor = FALSE;
    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x10;
    lr_offset = 8;
    vaddress = bits(32) UNKNOWN;
    parity = FALSE;
    fault = AArch32.AsynchExternalAbort(parity, extflag);
    if ELUsingAArch32(EL2) then HCR.VA = '0'; else HCR_EL2.VSE = '0';
    AArch32.ReportDataAbort(route_to_monitor, fault, vaddress);
    AArch32.EnterMode(M32_Abort, preferred_exception_return, lr_offset, vect_offset);
aarch32/exceptions/debug/AArch32.SoftwareBreakpoint

// AArch32.SoftwareBreakpoint()
// ============================

AArch32.SoftwareBreakpoint(bits(16) immediate)

if (HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) &&
(HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1')) || !ELUsingAArch32(EL1) then
AArch64.SoftwareBreakpoint(immediate);

vaddress = bits(32) UNKNOWN;
acctype = AccType_IFETCH;           // Take as a Prefetch Abort
iswrite = FALSE;
entry = DebugException_BKPT;

fault = AArch32.DebugFault(acctype, iswrite, entry);
AArch32.Abort(vaddress, fault);

aarch32/exceptions/debug/DebugException

constant bits(4) DebugException_Breakpoint  = '0001';
constant bits(4) DebugException_BKPT        = '0011';
constant bits(4) DebugException_VectorCatch = '0101';
constant bits(4) DebugException_Watchpoint  = '1010';

aarch32/exceptions/exceptions/AArch32.ExceptionClass

// AArch32.ExceptionClass()
// ========================

// Return the Exception Class and Instruction Length fields for reported in HSR

(integer,bit) AArch32.ExceptionClass(Exception type)

il = if ThisInstrLength() == 32 then '1' else '0';

case type of
when Exception_Uncategorized        ec = 0x00; il = '1';
when Exception_WFxTrap              ec = 0x01;
when Exception_CPI5RRTTrap          ec = 0x03;
when Exception_CPI5RRTTrap          ec = 0x04;
when Exception_CPI4RRTtrap          ec = 0x05;
when Exception_CPI4DTTrap           ec = 0x06;
when Exception_AdvSIMDFPAccessTrap  ec = 0x07;
when Exception_FPDTTrap             ec = 0x08;
when Exception_CPI4RTTrap           ec = 0x0C;
when Exception_IllegalState         ec = 0x0E; il = '1';
when Exception_SupervisorCall       ec = 0x11;
when Exception_HypervisorCall       ec = 0x12;
when Exception_MonitorCall          ec = 0x13;
when Exception_InstructionAbort     ec = 0x20; il = '1';
when Exception_PCAlignment          ec = 0x22; il = '1';
when Exception_DataAbort            ec = 0x24;
when Exception_FPTrappedException   ec = 0x28;
otherwise Unreachable();

if ec IN (0x20..0x24) && PSTATE.EL == EL2 then
ec = ec + 1;

return (ec,il);

aarch32/exceptions/exceptions/AArch32.GeneralExceptionsToAArch64

// AArch32.GeneralExceptionsToAArch64()
// ==================================================

// Returns TRUE if exceptions normally routed to EL1 are being handled at an Exception level using AArch64, because either EL1 is using AArch64 or TGE is in force and EL2
// is using AArch64.

boolean AArch32.GeneralExceptionsToAArch64()
return ((PSTATE.EL == EL0 && !ELUsingAArch32(EL1)) ||
(HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1'));

aarch32/exceptions/exceptions/AArch32.ReportHypEntry

// AArch32.ReportHypEntry()
// ========================
// Report syndrome information to Hyp mode registers.
AArch32.ReportHypEntry(ExceptionRecord exception)

Exception type = exception.type;
(ec,il) = AArch32.ExceptionClass(type);
iss = exception.syndrome;

// IL is not valid for Data Abort exceptions without valid instruction syndrome information
if ec IN {0x24,0x25} && iss<24> == '0' then
  il = '1';
HSR = ec<5:0>:il:iss;

if type IN {Exception/InstructionAbort, Exception_PCAlignment} then
  HIFAR = exception.vaddress<31:0>;
  HDFAR = bits(32) UNKNOWN;
elif type == Exception_DataAbort then
  HIFAR = bits(32) UNKNOWN;
  HDFAR = exception.vaddress<31:0>;
else
  return;

aarch32/exceptions/exceptions/AArch32.ResetControlRegisters

// Resets System registers and memory-mapped control registers that have architecturally-defined
// reset values to those values.
AArch32.ResetControlRegisters(boolean cold_reset);

aarch32/exceptions/exceptions/AArch32.TakeReset

// AArch32.TakeReset()
// ===================
// Reset into AArch32 state
AArch32.TakeReset(boolean cold_reset)
  assert HighestELUsingAArch32();

  // Enter the highest implemented Exception level in AArch32 state
  if HaveEL(EL3) then
    AArch32.WriteMode(M32_Svc);
    SCR.NS = '0';                     // Secure state
  elsif HaveEL(EL2) then
    AArch32.WriteMode(M32_Hyp);
  else
    AArch32.WriteMode(M32_Svc);

  // Reset the CP14 and CP15 registers and other system components
  AArch32.ResetControlRegisters(cold_reset);
  FPEXC.EN = '0';

  // AArch32.ResetControlRegisters(cold_reset);
  FPEXC.EN = '0';
// Reset all other PSTATE fields, including instruction set and endianness according to the
// SCTLR values produced by the above call to ResetControlRegisters()
PSTATE.<A,I,F> = '111';       // All asynchronous exceptions masked
PSTATE.IT = '00000000';       // IT block state reset
PSTATE.T = SCTLR.TE;          // Instruction set: TE=0: A32, TE=1: T32. PSTATE.J is RES0.
PSTATE.E = SCTLR.EE;          // Endianness: EE=0: little-endian, EE=1: big-endian
PSTATE.IL = '0';              // Clear Illegal Execution state bit

// All registers, bits and fields not reset by the above pseudocode or by the BranchTo() call
// below are UNKNOWN bitstrings after reset. In particular, the return information registers
// R14 or ELR_hyp and SPSR have UNKNOWN values, so that it
// is impossible to return from a reset in an architecturally defined way.
AArch32.ResetGeneralRegisters();
AArch32.ResetSIMDFPRegisters();
AArch32.ResetSpecialRegisters();
ResetExternalDebugRegisters(cold_reset);

bits(32) rv;                      // IMPLEMENTATION DEFINED reset vector
if HaveEL(EL3) then
  if MVBAR<0> == '1' then           // Reset vector in MVBAR
    rv = MVBAR<31:1>:'0';
  else
    rv = bits(32) IMPLEMENTATION_DEFINED "reset vector address";
else
  rv = RVBAR<31:1>:'0';
// The reset vector must be correctly aligned
assert rv<0> == '0' && (PSTATE.T == '1' || rv<1> == '0');
BranchTo(rv, BranchType_UNKNOWN);

aarch32/exceptions/exceptions/ExcVectorBase

// ExcVectorBase()
// ===============

bits(32) ExcVectorBase()
  if SCTLR.V == '1' then  // Hivecs selected, base = 0xFFFF0000
    return Ones(16):Zeros(16);
  else
    return VBAR;

aarch32/exceptions/ieeefp/AArch32.FPTrappedException

// AArch32.FPTrappedException()
// =================================

AArch32.FPTrappedException(bits(8) accumulated_exceptions)
  if AArch32.GeneralExceptionsToAArch64() then
    is_ase = FALSE;
    element = 0;
    AArch64.FPTrappedException(is_ase, element, accumulated_exceptions);
    FPEXC.DEX    = '1';
    FPEXC.TFV    = '1';
    FPEXC<7,4:0> = accumulated_exceptions<7,4:0>; // IDF,IXF,UFF,OFF,DZF,IOF
    AArch32.TakeUndefInstrException();

aarch32/exceptions/syscalls/AArch32.CallHypervisor

// AArch32.CallHypervisor()
// ========================

AArch32.CallHypervisor(bits(16) immediate)
assert HaveEL(EL2);
if !ELUsingAArch32(EL2) then
  AArch64.CallHypervisor(immediate);
else
  AArch32.TakeHVCException(immediate);

aarch32/exceptions/syscalls/AArch32.CallSupervisor

// AArch32.CallSupervisor()
// ========================
// Calls the Supervisor
AArch32.CallSupervisor(bits(16) immediate)
  if AArch32.CurrentCond() != "1110" then
    immediate = bits(16) UNKNOWN;
  if AArch32.GeneralExceptionsToAArch64() then
    AArch64.CallSupervisor(immediate);
  else
    AArch32.TakeSVCException(immediate);

aarch32/exceptions/syscalls/AArch32.TakeHVCException

// AArch32.TakeHVCException()
// ==========================
AArch32.TakeHVCException(bits(16) immediate)
  assert HaveEL(EL2) && ELUsingAArch32(EL2);
  AArch32.ITAdvance();
  SSAdvance();
  bits(32) preferred_exception_return = NextInstrAddr();
  vect_offset = 0x08;
  exception = ExceptionSyndrome(Exception_HypervisorCall);
  exception.syndrome<15:0> = immediate;
  if PSTATE_EL == EL2 then
    AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
  else
    AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);

aarch32/exceptions/syscalls/AArch32.TakeSMCException

// AArch32.TakeSMCException()
// ==========================
AArch32.TakeSMCException()
  assert HaveEL(EL3) && ELUsingAArch32(EL3);
  AArch32.ITAdvance();
  SSAdvance();
  bits(32) preferred_exception_return = NextInstrAddr();
  vect_offset = 0x08;
  lr_offset = 0;
  AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/syscalls/AArch32.TakeSVCException

// AArch32.TakeSVCException()
// ==========================
AArch32.TakeSVCException(bits(16) immediate)

    AArch32.ITAdvance();
    SSAdvance();
    route_to_hyp = HaveEL(EL2) && !IsSecure() && PSTATE.EL == EL0 && HCR.TGE == '1';

    bits(32) preferred_exception_return = NextInstrAddr();
    lr_offset = 0;

    if PSTATE.EL == EL2 || route_to_hyp then
        exception = ExceptionSyndrome(Exception_SupervisorCall);
        if PSTATE.EL == EL2 then
            AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
        else
            AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);
        else
            AArch32.EnterMode(M32_Svc, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/takeexception/AArch32.EnterHypMode

// AArch32.EnterHypMode()
// ======================
// Take an exception to Hyp mode.

AArch32.EnterHypMode(ExceptionRecord exception, bits(32) preferred_exception_return,
integer vect_offset)

    assert HaveEL(EL2) && !IsSecure() && ELUsingAArch32(EL2);

    spsr = GetPSRFromPSTATE();
    if !(exception.type IN {Exception_IRQ, Exception_FIQ}) then
        AArch32.ReportHypEntry(exception);
    AArch32.WriteMode(M32_Hyp);
    SPSR[] = spsr;
    ELR_hyp = preferred_exception_return;
    PSTATE.T = HSCTRL.TE; // PSTATE.J is RES0
    PSTATE.SS = '0';
    if !HaveEL(EL3) || SCR_GEN[].EA == '0' then PSTATE.A = '1';
    if !HaveEL(EL3) || SCR_GEN[].IRQ == '0' then PSTATE.I = '1';
    if !HaveEL(EL3) || SCR_GEN[].FIQ == '0' then PSTATE.F = '1';
    PSTATE.E = HSCTRL.EE;
    PSTATE.IL = '0';
    PSTATE.IT = '00000000';
    BranchTo(HVBAR + vect_offset, BranchType_UNKNOWN);
    EndOfInstruction();

aarch32/exceptions/takeexception/AArch32.EnterMode

// AArch32.EnterMode()
// ===================
// Take an exception to a mode other than Monitor and Hyp mode.

AArch32.EnterMode(bits(5) target_mode, bits(32) preferred_exception_return, integer lr_offset,
integer vect_offset)

    assert ELUsingAArch32(EL1) && PSTATE.EL != EL2;

    spsr = GetPSRFromPSTATE();
    if PSTATE.M == M32_Monitor then SCR.NS = '0';
    AArch32.WriteMode(target_mode);
    SPSR[] = spsr;
    R[14] = preferred_exception_return + lr_offset;
    PSTATE.T = SCTLR.TE; // PSTATE.J is RES0
    PSTATE.SS = '0';
    if target_mode == M32_FIQ then
        PSTATE.<A,I,F> = '111';
```plaintext
elsif target_mode IN {M32_Abort, M32_IRQ} then
    PSTATE.<A,I> = '11';
else
    PSTATE.I = '1';
PSTATE.E = SCTLR.EE;
PSTATE.IL = '0';
PSTATE.IT = '00000000';
BranchTo(ExcVectorBase() + vect_offset, BranchType_UNKNOWN);
EndOfInstruction();

aarch32/exceptions/takeexception/AArch32.EnterMonitorMode

// AArch32.EnterMonitorMode()
// ==========================
// Take an exception to Monitor mode.
AArch32.EnterMonitorMode(bits(32) preferred_exception_return, integer lr_offset,
                          integer vect_offset)
assert HaveEL(EL3) && ELUsingAArch32(EL3);
spsr = GetPSRFromPSTATE();
if PSTATE.M == M32_Monitor then SCR.NS = '0';
AArch32.WriteMode(M32_Monitor);
SPSR[] = spsr;
R[14] = preferred_exception_return + lr_offset;
PSTATE.T = SCTLR.TE;  // PSTATE.J is RES0
PSTATE.SS = '0';
PSTATE.<A,I,F> = '111';
PSTATE.E = SCTLR.EE;
PSTATE.IL = '0';
PSTATE.IT = '00000000';
BranchTo(MVBAR + vect_offset, BranchType_UNKNOWN);
EndOfInstruction();

aarch32/exceptions/traps/AArch32.AArch32SystemAccessTrap

// AArch32.AArch32SystemAccessTrap()
// =================================
// Trapped AArch32 System register access other than due to CPTR_EL2 or CPACR_EL1.
AArch32.AArch32SystemAccessTrap(bits(2) target_el, bits(32) instr)
assert HaveEL(target_el) && target_el != EL0 && UInt(target_el) >= UInt(PSTATE.EL);
if !ELUsingAArch32(target_el) || AArch32.GeneralExceptionsToAArch64() then
    AArch64.AArch32SystemAccessTrap(target_el, instr);
assert target_el IN {EL1,EL2};
if target_el == EL2 then
    exception = AArch32.AArch32SystemAccessTrapSyndrome(instr);
    AArch32.TakeHypTrapException(exception);
else
    AArch32.TakeUndefInstrException();

aarch32/exceptions/traps/AArch32.AArch32SystemAccessTrapSyndrome

// AArch32.AArch32SystemAccessTrapSyndrome()
// =========================================
// Return the syndrome information for traps on AArch32 MCR, MCRR, MRC, MRRC, and VMRS instructions,
// other than traps that are due to HCPTER or CPACR.
ExceptionRecord AArch32.AArch32SystemAccessTrapSyndrome(bits(32) instr)
```

if instr<27:24> == '1110' && instr<4> == '1' && instr<31:28> != '1111' then
    // MRC/MCR
    case cpnum of
        when 10  exception = ExceptionSyndrome(Exception_FPIDTrap);
        when 14  exception = ExceptionSyndrome(Exception_CP14RTTrap);
        when 15  exception = ExceptionSyndrome(Exception_CP15RTTrap);
        otherwise Unreachable();
    end case;

    iss<19:17> = instr<7:5>;  // opc2
    iss<16:14> = instr<23:21>; // opc1
    iss<13:10> = instr<19:16>; // CRn
    iss<8:5> = instr<15:12>;  // Rt
    iss<4:1>  = instr<3:0>;    // CRm

elsif instr<27:21> == '1100010' && instr<31:28> != '1111' then
    // MRRC/MCRR
    case cpnum of
        when 14  exception = ExceptionSyndrome(Exception_CP14RRTTrap);
        when 15  exception = ExceptionSyndrome(Exception_CP15RRTTrap);
        otherwise Unreachable();
    end case;

    iss<19:16> = instr<7:4>;  // opc1
    iss<13:10> = instr<19:16>; // Rt2
    iss<8:5> = instr<15:12>;  // Rt
    iss<4:1>  = instr<3:0>;    // CRm

elsif instr<27:25> == '110' && instr<31:28> != '1111' then
    // LDC/STC
    assert cpnum == 14;
    exception = ExceptionSyndrome(Exception_CP14DTTrap);

    iss<19:12> = instr<7:0>;  // imm8
    iss<4>   = instr<23>;     // U
    iss<2:1> = instr<24,21>;  // P,W

    if instr<19:16> == '1111' then  // Literal addressing
        iss<8:5> = bits(4) UNKNOWN;
        iss<3>  = '1';
    else
        iss<8:5> = instr<19:16>; // Rn
        iss<3>  = '0';
    end if;

    exception.syndrome<24:20> = ConditionSyndrome();
    exception.syndrome<19:0>  = iss;

    return exception;

aarch32/exceptions/traps/AArch32.CheckAdvSIMDOrFPEnabled

// AArch32.CheckAdvSIMDOrFPEnabled()
// ----------------------------------
// Check against CPACR, FPEXC, HCPR, NSACR, and CPTR_EL3.

AArch32.CheckAdvSIMDOrFPEnabled(boolean fpexc_check, boolean advsimd)
if PSTATE_EL == EL0 && !ELUsingAArch32(EL1) then
    AArch64.CheckFPAdvSIMDEnabled();
else
    cpacr_asedis = CPACR.ASEDIS;
    cpacr_cp10 = CPACR.cp10;

    if HaveEL(EL3) && ELUsingAArch32(EL3) && !IsSecure() then
        // Check if access disabled in NSACR
        if NSACR.NSASEDIS == '1' then cpacr_asedis = '1';
        if NSACR.cp10 == '0' then cpacr_cp10 = '00';
    end if;

    if PSTATE_EL != EL2 then
        // Check if Advanced SIMD disabled in CPACR
        if advsimd && cpacr_asedis == '1' then UNDEFINED;
    end if;

    // Check if access disabled in CPACR
case cpacr_cp10 of
    when '00'  disabled = TRUE;
    when '01'  disabled = PSTATE.EL == EL0;
    when '11'  disabled = FALSE;
    if disabled then UNDEFINED;

    // If required, check FPEXC enabled bit.
    if fpeexc_check && FPEXC.EN == '0' then UNDEFINED;

    AArch32.CheckFPAdvSIMDTrap(advsimd);  // Also check against HCPTR and CPTR_EL3

aarch32/exceptions/traps/AArch32.CheckFPAdvSIMDTrap

    // AArch32.CheckFPAdvSIMDTrap()
    // ==================================
    // Check against CPTR_EL2 and CPTR_EL3.
    AArch32.CheckFPAdvSIMDTrap(boolean advsimd)

        if HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
            AArch64.CheckFPAdvSIMDTrap();
        else
            if HaveEL(EL2) && !IsSecure() then
                hcptr_tase = HCPTR.TASE;
                hcptr_cp10 = HCPTR.TCP10;
            
            if HaveEL(EL3) && ELUsingAArch32(EL3) && !IsSecure() then
                // Check if access disabled in NSACR
                if NSACR.NSASEDIS == '1' then hcptr_tase = '1';
                if NSACR.cp10 == '0' then hcptr_cp10 = '1';

                // Check if access disabled in HCPTR
                if (advsimd && hcptr_tase == '1') || hcptr_cp10 == '1' then
                    exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
                    exception.syndrome<24:20> = ConditionSyndrome();

                    if advsimd then
                        exception.syndrome<5> = '1';
                    else
                        exception.syndrome<5> = '0';
                    exception.syndrome<3:0> = '1010';         // coproc field, always 0xA

                if PSTATE.EL == EL2 then
                    AArch32.TakeUndefInstrException(exception);
                else
                    AArch32.TakeHypTrapException(exception);

            if HaveEL(EL3) && !ELUsingAArch32(EL3) then
                // Check if access disabled in CPTR_EL3
                if CPTR_EL3.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL3);

        return;

aarch32/exceptions/traps/AArch32.CheckForSMCTrap

    // AArch32.CheckForSMCTrap()
    // =========================
    // Check for trap on SMC instruction
    AArch32.CheckForSMCTrap()

        if HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) then
            AArch64.CheckForSMCTrap(Zeros(16));
        else
            route_to_hyp = HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1} && HCR.TSC == '1';
            if route_to_hyp then
                exception = ExceptionSyndrome(Exception_MonitorCall);
                AArch32.TakeHypTrapException(exception);

        return;

}
aarch32/exceptions/traps/AArch32.CheckForWFxTrap

// AArch32.CheckForWFxTrap()
// =========================
// Check for trap on WFE or WFI instruction

AArch32.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)
assert HaveEL(target_el);

// Check for routing to AArch64
if !ELUsingAArch32(target_el) then
AArch64.CheckForWFxTrap(target_el, is_wfe);
return;

case target_el of
when EL1 trap = (if is_wfe then SCTLR.nTWE else SCTLR.nTWI) == '0';
when EL2 trap = (if is_wfe then HCR.TWE else HCR.TWI) == '1';
when EL3 trap = (if is_wfe then SCR.TWE else SCR.TWI) == '1';
if trap then
if (target_el == EL1 && HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) &&
HCR_EL2.TGE == '1') then
AArch64.WFxTrap(target_el, is_wfe);
if target_el == EL3 then
AArch32.TakeMonitorTrapException();
elsif target_el == EL2 then
exception = ExceptionSyndrome(Exception_WFxTrap);
exception.syndrome<24:20> = ConditionSyndrome();
exception.syndrome<0> = if is_wfe then '1' else '0';
AArch32.TakeHypTrapException(exception);
else
AArch32.TakeUndefInstrException();

aarch32/exceptions/traps/AArch32.CheckITEnabled

// AArch32.CheckITEnabled()
// ========================
// Check whether the T32 IT instruction is disabled.

AArch32.CheckITEnabled(bits(4) mask)
if PSTATE.EL == EL2 then
it_disabled = HSCTLR.ITD;
else
it_disabled = (if ELUsingAArch32(EL1) then SCTLR.ITD else SCTLR[]).ITD);
if it_disabled == '1' then
if mask != '1000' then UNDEFINED;
// Otherwise whether the IT block is allowed depends on hw1 of the next instruction.
next_instr = AArch32.MemSingle[NextInstrAddr(), 2, AccType_IFETCH, TRUE];
if next_instr IN {'11xxxxxxxxxxxxxx', '1011xxxxxxxxxxxx', '10100xxxxxxxxxxx',
'01001xxxxxxxxxxx', '010001xxx1111xxx', '010001xx1xxxx111'} then
// It is IMPLEMENTATION DEFINED whether the Undefined Instruction exception is taken on the IT instruction
// or the next instruction. This is not reflected in the pseudocode, which always takes the exception on the IT instruction.
// This also does not take into account cases where the next instruction is UNPREDICTABLE.
UNDEFINED;
return;

aarch32/exceptions/traps/AArch32.CheckIllegalState

// AArch32.CheckIllegalState()
// ===========================
// Check PSTATE.IL bit and generate Illegal Execution state exception if set.

AArch32.CheckIllegalState()
if AArch32.GeneralExceptionsToAArch64() then
    AArch64.CheckIllegalState();
elsif PSTATE.IL == '1' then
    route_to_hyp = HaveEL(EL2) & !IsSecure() & PSTATE.EL == EL0 & HCR.TGE == '1';

    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x04;
    if PSTATE.EL == EL2 || route_to_hyp then
        exception = ExceptionSyndrome(Exception_IllegalState);
        if PSTATE.EL == EL2 then
            AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
        else
            AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);
        else
            AArch32.TakeUndefInstrException();
    aarch32/exceptions/traps/AArch32.CheckSETENDEnabled

// AArch32.CheckSETENDEnabled()
// ============================
// Check whether the AArch32 SETEND instruction is disabled.
AArch32.CheckSETENDEnabled()
    if PSTATE.EL == EL2 then
        setend_disabled = HSCTRL.SED;
    else
        setend_disabled = (if ELUsingAArch32(EL1) then SCTLR.SED else SCTLR[].SED);
        if setend_disabled == '1' then
            UNDEFINED;
        return;

aarch32/exceptions/traps/AArch32.TakeHypTrapException

// AArch32.TakeHypTrapException()
// ==============================
// Exceptions routed to Hyp mode as a Hyp Trap exception.
AArch32.TakeHypTrapException(ExceptionRecord exception)
    assert HaveEL(EL2) & !IsSecure() & ELUsingAArch32(EL2);
    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x14;
    AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);

aarch32/exceptions/traps/AArch32.TakeMonitorTrapException

// AArch32.TakeMonitorTrapException()
// ==================================
// Exceptions routed to Monitor mode as a Monitor Trap exception.
AArch32.TakeMonitorTrapException()
    assert HaveEL(EL3) & ELUsingAArch32(EL3);
    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x04;
    lr_offset = if CurrentInstrSet() == InstrSet_A32 then 4 else 2;
    AArch32.EnterMonitorMode(preferred_exception_return, lr_offset, vect_offset);
aarch32/exceptions/traps/AArch32.TakeUndefInstrException

// AArch32.TakeUndefInstrException()
// ================================
AArch32.TakeUndefInstrException()
    exception = ExceptionSyndrome(Exception_Uncategorized);
    AArch32.TakeUndefInstrException(exception);

// AArch32.TakeUndefInstrException()
// ================================
AArch32.TakeUndefInstrException(ExceptionRecord exception)
    route_to_hyp = HaveEL(EL2) && !IsSecure() && PSTATE.EL == EL0 && HCR.TGE == '1';
    bits(32) preferred_exception_return = ThisInstrAddr();
    vect_offset = 0x04;
    lr_offset = if CurrentInstrSet() == InstrSet_A32 then 4 else 2;
    if PSTATE.EL == EL2 then
        AArch32.EnterHypMode(exception, preferred_exception_return, vect_offset);
    elsif route_to_hyp then
        AArch32.EnterHypMode(exception, preferred_exception_return, 0x14);
    else
        AArch32.EnterMode(M32_Undef, preferred_exception_return, lr_offset, vect_offset);

aarch32/exceptions/traps/AArch32.UndefinedFault

// AArch32.UndefinedFault()
// ========================
AArch32.UndefinedFault()
    if AArch32.GeneralExceptionsToAArch64() then AArch64.UndefinedFault();
    AArch32.TakeUndefInstrException();

J1.2.3  aarch32/functions

This section includes the following pseudocode functions:

- aarch32/functions/aborts/EncodeSDFSC on page J1-5331.
- aarch32/functions/common/A32ExpandImm on page J1-5332.
- aarch32/functions/common/A32ExpandImm_C on page J1-5332.
- aarch32/functions/common/DecodeImmShift on page J1-5332.
- aarch32/functions/common/RRX on page J1-5332.
- aarch32/functions/common/RRX_C on page J1-5333.
- aarch32/functions/common/SRType on page J1-5333.
- aarch32/functions/common/Shift on page J1-5333.
- aarch32/functions/common/Shift_C on page J1-5333.
- aarch32/functions/common/T32ExpandImm on page J1-5333.
- aarch32/functions/common/T32ExpandImm_C on page J1-5334.
• aarch32/functions/coproc/AArch32.CheckSystemAccessTraps on page J1-5335.
• aarch32/functions/coproc/CP14DebugInstrDecode on page J1-5336.
• aarch32/functions/coproc/CP14JazelleInstrDecode on page J1-5336.
• aarch32/functions/coproc/CP14TraceInstrDecode on page J1-5336.
• aarch32/functions/exclusive/AArch32.IsExclusiveVA on page J1-5337.
• aarch32/functions/exclusive/AArch32.SetExclusiveMonitors on page J1-5337.
• aarch32/functions/float/CheckAdvSIMDEnabled on page J1-5337.
• aarch32/functions/float/CheckAdvSIMDOrVFPEnabled on page J1-5338.
• aarch32/functions/float/CheckCryptoEnabled32 on page J1-5338.
• aarch32/functions/float/CheckVFPEnabled on page J1-5338.
• aarch32/functions/float/FPHalvedSub on page J1-5338.
• aarch32/functions/float/FPRSqrtStep on page J1-5339.
• aarch32/functions/float/FPRecipStep on page J1-5339.
• aarch32/functions/mem/memory/AArch32.CheckAlignment on page J1-5339.
• aarch32/functions/mem/memory/Hint_PreloadData on page J1-5341.
• aarch32/functions/mem/memory/Hint_PreloadDataForWrite on page J1-5341.
• aarch32/functions/mem/memory/Hint_PreloadInstr on page J1-5341.
• aarch32/functions/mem/memory/Mem4 on page J1-5341.
• aarch32/functions/mem/memory/MemO on page J1-5341.
• aarch32/functions/mem/memory/MemU on page J1-5341.
• aarch32/functions/mem/memory/MemU_unpriv on page J1-5342.
• aarch32/functions/mem/memory/Mem_with_type on page J1-5342.
• aarch32/functions/registers/AArch32.ResetGeneralRegisters on page J1-5343.
• aarch32/functions/registers/AArch32.ResetSIMDFPRegisters on page J1-5343.
• aarch32/functions/registers/AArch32.ResetSpecialRegisters on page J1-5343.
• aarch32/functions/registers/AArch32.ResetSystemRegisters on page J1-5344.
• aarch32/functions/registers/ALUExceptionReturn on page J1-5344.
• aarch32/functions/registers/ALUWritePC on page J1-5344.
• aarch32/functions/registers/BXWritePC on page J1-5344.
• aarch32/functions/registers/BranchWritePC on page J1-5344.
• aarch32/functions/registers/D on page J1-5345.
• aarch32/functions/registers/Din on page J1-5345.
• aarch32/functions/registers/LR on page J1-5345.
• aarch32/functions/registers/LoadWritePC on page J1-5345.
• aarch32/functions/registers/LookUpRIndex on page J1-5345.
• aarch32/functions/registers/Monitor_mode_registers on page J1-5346.
• aarch32/functions/registers/PC on page J1-5346.
• aarch32/functions/registers/PCStoreValue on page J1-5346.
• aarch32/functions/registers/Q on page J1-5346.
• aarch32/functions/registers/Qin on page J1-5346.
• aarch32/functions/registers/R on page J1-5347.
• aarch32/functions/registers/RBankSelect on page J1-5347.
• aarch32/functions/registers/Rmode on page J1-5347.
• aarch32/functions/registers/S on page J1-5348.
• aarch32/functions/registers/SP on page J1-5348.
aarch32/functions/registers/_Dclone on page J1-5348.
aarch32/functions/system/AArch32.ExceptionReturn on page J1-5348.
aarch32/functions/system/AArch32.ExecutingCP10or11Instr on page J1-5349.
aarch32/functions/system/AArch32.ITAdvance on page J1-5349.
aarch32/functions/system/AArch32.SysRegRead on page J1-5349.
aarch32/functions/system/AArch32.SysRegRead64 on page J1-5350.
aarch32/functions/system/AArch32.SysRegReadCanWriteAPSR on page J1-5350.
aarch32/functions/system/AArch32.SysRegWrite on page J1-5350.
aarch32/functions/system/AArch32.SysRegWrite64 on page J1-5350.
aarch32/functions/system/AArch32.WriteMode on page J1-5350.
aarch32/functions/system/AArch32.WriteModeByInstr on page J1-5350.
aarch32/functions/system/BankedRegisterAccessValid on page J1-5351.
aarch32/functions/system/CPSRWriteByInstr on page J1-5352.
aarch32/functions/system/ConditionPassed on page J1-5352.
aarch32/functions/system/CurrentCond on page J1-5352.
aarch32/functions/system/InITBlock on page J1-5352.
aarch32/functions/system/LastInITBlock on page J1-5353.
aarch32/functions/system/SPSRWriteByInstr on page J1-5353.
aarch32/functions/system/SPSRaccessValid on page J1-5353.
aarch32/functions/system/SelectInstrSet on page J1-5354.
aarch32/functions/v6simd/Sat on page J1-5354.
aarch32/functions/v6simd/SignedSat on page J1-5354.
aarch32/functions/v6simd/UnsignedSat on page J1-5354.
aarch32/functions/aborts/AArch32.CreateFaultRecord

// AArch32.CreateFaultRecord()
// ===========================

FaultRecord AArch32.CreateFaultRecord(Fault type, bits(40) ipaddress, bits(4) domain, integer level, AccType acctype, boolean write, bit extflag, bits(4) debugmoe, boolean secondstage, boolean s2fs1walk)

FaultRecord fault;
    fault.type = type;
    if (type != Fault_None && PSTATE.EL != EL2 && TTBCR.EAE == '0' && !secondstage && !s2fs1walk && AArch32.DomainValid(type, level)) then
        fault.domain = domain;
    else
        fault.domain = bits(4) UNKNOWN;
    fault.debugmoe = debugmoe;
    fault.ipaddress = ZeroExtend(ipaddress);
    fault.level = level;
    fault.acctype = acctype;
    fault.write = write;
    fault.extflag = extflag;
    fault.secondstage = secondstage;
    fault.s2fs1walk = s2fs1walk;
    return fault;

aarch32/functions/aborts/AArch32.DomainValid

// AArch32.DomainValid()
// =====================

// Returns TRUE if the Domain is valid for a Short-descriptor translation scheme.
boolean AArch32.DomainValid(Fault type, integer level)
assert type != Fault_None;

case type of
  when Fault_Domain
    return TRUE;
  when Fault_Translation, Fault_AccessFlag, Fault_SyncExternalOnWalk, Fault_SyncParityOnWalk
    return level == 2;
  otherwise
    return FALSE;

aarch32/functions/aborts/AArch32.FaultStatusLD

// AArch32.FaultStatusLD()
// =======================
// Creates an exception fault status value for Abort and Watchpoint exceptions taken to Abort mode using AArch32 and Long-descriptor format.

bits(32) AArch32.FaultStatusLD(boolean d_side, FaultRecord fault)
assert fault.type != Fault_None;

bits(32) fsr = Zeros();
if d_side then
  if fault.acctype IN {AccType_DC, AccType_IC, AccType_AT} then
    fsr<13> = '1'; fsr<11> = '1';
  else
    fsr<11> = if fault.write then '1' else '0';
  if IsExternalAbort(fault) then fsr<12> = fault.extflag;
  fsr<9> = '1';
  fsr<9:0> = EncodeLDFSC(fault.type, fault.level);
return fsr;

aarch32/functions/aborts/AArch32.FaultStatusSD

// AArch32.FaultStatusSD()
// =======================
// Creates an exception fault status value for Abort and Watchpoint exceptions taken to Abort mode using AArch32 and Short-descriptor format.

bits(32) AArch32.FaultStatusSD(boolean d_side, FaultRecord fault)
assert fault.type != Fault_None;

bits(32) fsr = Zeros();
if d_side then
  if fault.acctype IN {AccType_DC, AccType_IC, AccType_AT} then
    fsr<13> = '1'; fsr<11> = '1';
  else
    fsr<11> = if fault.write then '1' else '0';
  if IsExternalAbort(fault) then fsr<12> = fault.extflag;
  fsr<9> = '0';
  fsr<9:3:0> = EncodeSDFSC(fault.type, fault.level);
if d_side then
  fsr<7:4> = fault.domain;               // Domain field (data fault only)
return fsr;

aarch32/functions/aborts/AArch32.FaultSyndrome

// AArch32.FaultSyndrome()
// =======================
// Creates an exception syndrome value for Abort and Watchpoint exceptions taken to AArch32 Hyp mode.

bits(25) AArch32.FaultSyndrome(boolean d_side, FaultRecord fault)
assert fault.type != Fault_None;

bits(25) iss = Zeros();
if d_side then
    if IsSecondStage(fault) && fault.s2fs1walk then iss<24:14> = LSInstructionSyndrome(
        if fault.acctype IN {AccType_DC, AccType_IC, AccType_AT} then
            iss<8> = '1';  iss<6> = '1';
        else
            iss<6> = if fault.write then '1' else '0';
        if IsExternalAbort(fault) then iss<9> = fault.extflag;
        iss<7> = if fault.s2fs1walk then '1' else '0';
        iss<5:0> = EncodeLDFSC(fault.type, fault.level);
    )
return iss;

aarch32/functions/aborts/EncodeSDFSC

// EncodeSDFSC()
// =============
// Function that gives the Short-descriptor FSR code for different types of Fault

bits(5) EncodeSDFSC(Fault type, integer level)

    bits(5) result;
    case type of
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '00011' else '00110';
        when Fault_AccessFlag
            result = if level == 1 then '00011' else '00110';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '01001' else '01011';
        when Fault_AccessFlag
            result = if level == 1 then '01001' else '01011';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '00101' else '00111';
        when Fault_AccessFlag
            result = if level == 1 then '00101' else '00111';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '01100' else '01110';
        when Fault_AccessFlag
            result = if level == 1 then '01100' else '01110';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '10000';
        when Fault_AccessFlag
            result = if level == 1 then '10000';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '11000';
        when Fault_AccessFlag
            result = if level == 1 then '11000';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '10110';
        when Fault_AccessFlag
            result = if level == 1 then '10110';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '11000';
        when Fault_AccessFlag
            result = if level == 1 then '11000';
        when Fault_AccessFlag
            assert level IN {1,2};
            result = if level == 1 then '10100';
        when Fault_AccessFlag
            result = if level == 1 then '10100';
        otherwise
            Unreachable();
    return result;
aarch32/functions/common/A32ExpandImm

// A32ExpandImm()
// ============

bits(32) A32ExpandImm(bits(12) imm12)

// PSTATE.C argument to following function call does not affect the imm32 result.
(imm32, -) = A32ExpandImm_C(imm12, PSTATE.C);

return imm32;

aarch32/functions/common/A32ExpandImm_C

// A32ExpandImm_C()
// ==============

(bits(32), bit) A32ExpandImm_C(bits(12) imm12, bit carry_in)

unrotated_value = ZeroExtend(imm12<7:0>, 32);
(imm32, carry_out) = Shift_C(unrotated_value, SRTYPE_ROR, 2*UInt(imm12<11:8>), carry_in);

return (imm32, carry_out);

aarch32/functions/common/DecodeImmShift

// DecodeImmShift()
// ================

(SRTYPE, integer) DecodeImmShift(bits(2) type, bits(5) imm5)

case type of
  when '00'
    shift_t = SRTYPE_LSL; shift_n = UInt(imm5);
  when '01'
    shift_t = SRTYPE_LSR; shift_n = if imm5 == '00000' then 32 else UInt(imm5);
  when '10'
    shift_t = SRTYPE_ASR; shift_n = if imm5 == '00000' then 32 else UInt(imm5);
  when '11'
    if imm5 == '00000' then
      shift_t = SRTYPE_RRX; shift_n = 1;
    else
      shift_t = SRTYPE_ROR; shift_n = UInt(imm5);
  return (shift_t, shift_n);

aarch32/functions/common/DecodeRegShift

// DecodeRegShift()
// ================

SRTYPE DecodeRegShift(bits(2) type)

case type of
  when '00'  shift_t = SRTYPE_LSL;
  when '01'  shift_t = SRTYPE_LSR;
  when '10'  shift_t = SRTYPE_ASR;
  when '11'  shift_t = SRTYPE_ROR;
  return shift_t;

aarch32/functions/common/RRX

// RRX()
// =====
bits(N) RRX(bits(N) x, bit carry_in)
     (result, -) = RRX_C(x, carry_in);
     return result;

aarch32/functions/common/RRX_C

// RRX_C()
// ========
(bits(N), bit) RRX_C(bits(N) x, bit carry_in)
     result = carry_in : x<N-1:1>;
     carry_out = x<0>;
     return (result, carry_out);

aarch32/functions/common/SRType

enumeration SRType {SRType_LSL, SRType_LSR, SRType_ASR, SRType_ROR, SRType_RRX};

aarch32/functions/common/Shift

// Shift()
// ========
bits(N) Shift(bits(N) value, SRType type, integer amount, bit carry_in)
     (result, -) = Shift_C(value, type, amount, carry_in);
     return result;

aarch32/functions/common/Shift_C

// Shift_C()
// =========
(bits(N), bit) Shift_C(bits(N) value, SRType type, integer amount, bit carry_in)
assert !(type == SRType_RRX && amount != 1);
if amount == 0 then
     (result, carry_out) = (value, carry_in);
else
     case type of
         when SRType_LSL
             (result, carry_out) = LSL_C(value, amount);
         when SRType_LSR
             (result, carry_out) = LSR_C(value, amount);
         when SRType_ASR
             (result, carry_out) = ASR_C(value, amount);
         when SRType_ROR
             (result, carry_out) = ROR_C(value, amount);
         when SRType_RRX
             (result, carry_out) = RRX_C(value, carry_in);
     return (result, carry_out);

aarch32/functions/common/T32ExpandImm

// T32ExpandImm()
// ===============
bits(32) T32ExpandImm(bits(12) imm12)
// PSTATE.C argument to following function call does not affect the imm32 result.
     (imm32, -) = T32ExpandImm_C(imm12, PSTATE.C);
     return imm32;
aarch32/functions/common/T32ExpandImm_C

// T32ExpandImm_C()
// ================

(bits(32), bit) T32ExpandImm_C(bits(12) imm12, bit carry_in)

if imm12<11:10> == '00' then
  case imm12<9:8> of
  when '00'
    imm32 = ZeroExtend(imm12<7:0>, 32);
  when '01'
    imm32 = '00000000' : imm12<7:0> : '00000000' : imm12<7:0>;
  when '10'
    imm32 = imm12<7:0> : '00000000' : imm12<7:0> : '00000000';
  when '11'
    imm32 = imm12<7:0> : imm12<7:0> : imm12<7:0> : imm12<7:0>;
  else
    unrotated_value = ZeroExtend('1':imm12<6:0>, 32);
    (imm32, carry_out) = ROR_C(unrotated_value, UInt(imm12<11:7>));
  end case;
else
  unrotated_value = ZeroExtend('1':imm12<6:0>, 32);
  (imm32, carry_out) = ROR_C(unrotated_value, UInt(imm12<11:7>));
return (imm32, carry_out);

aarch32/functions/coproc/AArch32.CheckCP15InstrCoarseTraps

// AArch32.CheckCP15InstrCoarseTraps()
//==================================

// Check for coarse-grained CPI5 traps in HSTR and HCR.

boolean AArch32.CheckCP15InstrCoarseTraps(integer CRn, integer nreg, integer CRm)

// Check for coarse-grained Hyp traps
if HaveEL(EL2) & !IsSecure() & PSTATE.EL IN {EL0,EL1} then
  if PSTATE.EL == EL0 & !ELUsingAArch32(EL2) then
    return AArch64.CheckCP15InstrCoarseTraps(CRn, nreg, CRm);
  end if;
else
  major = if nreg == 1 then CRn else CRm;
  if !(major IN {4,14}) & HSTR<major> == '1' then
    return TRUE;
  end if;
  if (HCR.TIDCP == '1' & nreg == 1 &
    ((CRn == 9 & CRm IN {0,1,2,5,6,7,8}) ||
     (CRn == 10 & CRm IN {0,4,8}) ||
     (CRn == 11 & CRm IN {0,1,2,3,4,5,6,7,8,15}))) then
    return TRUE;
  end if;
return FALSE;

aarch32/functions/coproc/AArch32.CheckSystemAccess

// AArch32.CheckSystemAccess()
//==========================

// Check System register access instruction for enables and disables

AArch32.CheckSystemAccess(integer cp_num, bits(32) instr)
assert cp_num == UInt(instr<11:8>) & (cp_num IN {14,15});

if PSTATE.EL == EL0 & !ELUsingAArch32(EL1) then
  AArch64.CheckAArch32SystemAccess(instr);
return;

// Decode the AArch32 System register access instruction
if instr<31:28> == '11111' & instr<27:24> == '1110' & instr<4> == '1' then // MRC/MCR
\begin{verbatim}
cprt = TRUE; cpdt = FALSE; nreg = 1;
opc1 = UInt(instr<23:21>);
opc2 = UInt(instr<7:5>);
CRn = UInt(instr<19:16>);
CRm = UInt(instr<3:0>);
elsif instr<31:28> != '1111' && instr<27:21> == '1100010' then                   // MRRC/MCRR
cprt = TRUE; cpdt = FALSE; nreg = 2;
opc1 = UInt(instr<7:4>);
CRm = UInt(instr<3:0>);
elsif instr<31:28> != '1111' && instr<27:25> == '110' && instr<22> == '0' then   // LDC/STC
cprt = FALSE; cpdt = TRUE; nreg = 0;
opc1 = 0;
CRn = UInt(instr<15:12>);
else
allocated = FALSE;

// Coarse-grain decode into CP14 or CP15 encoding space. Each of the CPxxxInstrDecode functions
// returns TRUE if the instruction is allocated at the current Exception level, FALSE otherwise.
if cp_num == 14 then
// LDC and STC only supported for c5 in CP14 encoding space
if cpdt && CRn != 5 then
allocated = FALSE;
else
// Coarse-grained decode of CP14 based on opc1 field
case opc1 of
when 0     allocated = CP14DebugInstrDecode(instr);
when 1     allocated = CP14TraceInstrDecode(instr);
when 7     allocated = CP14JazelleInstrDecode(instr);    // JIDR only
otherwise  allocated = FALSE;          // All other values are unallocated
elsif cp_num == 15 then
// LDC and STC not supported in CP15 encoding space
if !cprt then
allocated = FALSE;
else
allocated = CP15InstrDecode(instr);

// Coarse-grain traps to EL2 have a higher priority than exceptions generated because
// the access instruction is UNDEFINED
if AArch32.CheckCP15InstrCoarseTraps(CRn, nreg, CRm) then
// For a coarse-grain trap, if it is IMPLEMENTATION DEFINED whether an access from
// Non-secure User mode is UNDEFINED when the trap is disabled, then it is
// IMPLEMENTATION DEFINED whether the same access is UNDEFINED or generates a trap
// when the trap is enabled.
if PSTATE.EL == EL0 && !IsSecure() && !allocated then
  if boolean IMPLEMENTATION_DEFINED "UNDEF unallocated CP15 access at NS EL0" then
    UNDEFINED;
    AArch32.AArch32SystemAccessTrap(EL2, instr);
else
allocated = FALSE;
if !allocated then
  UNDEFINED;
else
  AArch32.AArch32SystemAccessTrap(EL2, instr);

// If the instruction is not UNDEFINED, it might be disabled or trapped to a higher EL.
AArch32.CheckSystemAccessTraps(instr);
return;

aarch32/functions/coproc/AArch32.CheckSystemAccessTraps

// Check for configurable disables or traps to a higher EL of an System register access.
AArch32.CheckSystemAccessTraps(bits(32) instr);
\end{verbatim}
aarch32/functions/coproc/CP14DebugInstrDecode

// Decodes an accepted access to a debug System register in the CP14 encoding space.
// Returns TRUE if the instruction is allocated at the current Exception level, FALSE otherwise.
boolean CP14DebugInstrDecode(bits(32) instr);

aarch32/functions/coproc/CP14JazelleInstrDecode

// Decodes an accepted access to a Jazelle System register in the CP14 encoding space.
// Returns TRUE if the instruction is allocated at the current Exception level, FALSE otherwise.
boolean CP14JazelleInstrDecode(bits(32) instr);

aarch32/functions/coproc/CP14TraceInstrDecode

// Decodes an accepted access to a trace System register in the CP14 encoding space.
// Returns TRUE if the instruction is allocated at the current Exception level, FALSE otherwise.
boolean CP14TraceInstrDecode(bits(32) instr);

aarch32/functions/coproc/CP15InstrDecode

// Decodes an accepted access to a System register in the CP15 encoding space.
// Returns TRUE if the instruction is allocated at the current Exception level, FALSE otherwise.
boolean CP15InstrDecode(bits(32) instr);

aarch32/functions/exclusive/AArch32.ExclusiveMonitorsPass

// AArch32.ExclusiveMonitorsPass()
// ===============================
// Return TRUE if the Exclusive Monitors for the current PE include all of the addresses
// associated with the virtual address region of size bytes starting at address.
// The immediately following memory write must be to the same addresses.

boolean AArch32.ExclusiveMonitorsPass(bits(32) address, integer size)

// It is IMPLEMENTATION DEFINED whether the detection of memory aborts happens
// before or after the check on the local Exclusive Monitor. As a result a failure
// of the local monitor can occur on some implementations even if the memory
// access would give an memory abort.

acctype = AccType_ATOMIC;
iswrite = TRUE;
aligned = (address == Align(address, size));

if !aligned then
    secondstage = FALSE;
    AArch32.Abort(address, AArch32.AlignmentFault(acctype, iswrite, secondstage));

passed = AArch32.IsExclusiveVA(address, ProcessorID(), size);
if !passed then
    return FALSE;
memaddrdesc = AArch32.TranslateAddress(address, acctype, iswrite, aligned, size);
// Check for aborts or debug exceptions
if IsFault(memaddrdesc) then
    AArch32.Abort(address, memaddrdesc.fault);

passed = IsExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
if passed then
    ClearExclusiveLocal(ProcessorID());
    if memaddrdesc.memattrs.shareable then
        passed = IsExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);
    
return passed;
aarch32/functions/exclusive/AArch32.IsExclusiveVA

// An optional IMPLEMENTATION DEFINED test for an exclusive access to a virtual
// address region of size bytes starting at address.
//
// It is permitted (but not required) for this function to return FALSE and
// cause a store exclusive to fail if the virtual address region is not
// totally included within the region recorded by MarkExclusiveVA().
//
// It is always safe to return TRUE which will check the physical address only.
boolean AArch32.IsExclusiveVA(bits(32) address, integer processorid, integer size);

aarch32/functions/exclusive/AArch32.MarkExclusiveVA

// Optionally record an exclusive access to the virtual address region of size bytes
// starting at address for processorid.
AArch32.MarkExclusiveVA(bits(32) address, integer processorid, integer size);

aarch32/functions/exclusive/AArch32.SetExclusiveMonitors

// AArch32.SetExclusiveMonitors()
// ==============================
// Sets the Exclusive Monitors for the current PE to record the addresses associated
// with the virtual address region of size bytes starting at address.
AArch32.SetExclusiveMonitors(bits(32) address, integer size)

acctype = AccType_ATOMIC;
iswrite = FALSE;
aligned = (address != Align(address, size));
memaddrdesc = AArch32.TranslateAddress(address, acctype, iswrite, aligned, size);

// Check for aborts or debug exceptions
if IsFault(memaddrdesc) then
  return;
if memaddrdesc.memattrs.shareable then
  MarkExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);
  MarkExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
  AArch32.MarkExclusiveVA(address, ProcessorID(), size);

aarch32/functions/float/CheckAdvSIMDEnabled

// CheckAdvSIMDEnabled()
// =====================
CheckAdvSIMDEnabled()

fpexc_check = TRUE;
advsimd = TRUE;
AArch32.CheckAdvSIMDOrFPEnabled(fpexc_check, advsimd);
// Return from CheckAdvSIMDOrFPEnabled() occurs only if Advanced SIMD access is permitted

// Make temporary copy of D registers
// _Dclone[] is used as input data for instruction pseudocode
for i = 0 to 31
  _Dclone[i] = D[i];
return;
aarch32/functions/float/CheckAdvSIMDOrVFPEnabled

// CheckAdvSIMDOrVFPEnabled()
// ========================================

CheckAdvSIMDOrVFPEnabled(booleanc include_fpexc_check, boolen advisimd)
AArch32.CheckAdvSIMDOrFPEnabled(include_fpexc_check, advisimd);
// Return from CheckAdvSIMDOrVFPEnabled() occurs only if VFP access is permitted
return;

aarch32/functions/float/CheckCryptoEnabled32

// CheckCryptoEnabled32()
// ========================

CheckCryptoEnabled32()
AArch32.CheckAdvSIMDEnabled();
// Return from CheckAdvSIMDEnabled() occurs only if access is permitted
return;

aarch32/functions/float/CheckVFPEnabled

// CheckVFPEnabled()
// ================

CheckVFPEnabled(booleanc include_fpexc_check)
advsimd = FALSE;
AArch32.CheckAdvSIMDOrFPEnabled(include_fpexc_check, advisimd);
// Return from CheckAdvSIMDOrFPEnabled() occurs only if VFP access is permitted
return;

aarch32/functions/float/FPHalvedSub

// FPHalvedSub()
// ============

bits(N) FPHalvedSub(bits(N) op1, bits(N) op2, FPCRTypelfpcr)
assert N IN (32,64);
rounding = FPRoundingMode(fpcr);
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done, result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
    inf1 = (type1 == FPType_Infinity); inf2 = (type2 == FPType_Infinity);
    zero1 = (type1 == FPType_Zero); zero2 = (type2 == FPType_Zero);
    if inf1 && inf2 && sign1 == sign2 then
        result = FPDefaultNaN();
        FPProcessException(FPExc_InvalidOp, fpcr);
    elif (inf1 && sign1 == '0') || (inf2 && sign2 == '1') then
        result = FPInfinity('0');
    elif (inf1 && sign1 == '1') || (inf2 && sign2 == '0') then
        result = FPInfinity('1');
    elif zero1 && zero2 && sign1 != sign2 then
        result = FPZero(sign1);
    else
        result_value = (value1 - value2) / 2.0;
        if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
            result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
            result = FPZero(result_sign);
        else
            result = FPRound(result_value, fpcr);
        return result;
aarch32/functions/float/FPRSqrtStep

// FPRSqrtStep()
// ============

bits(N) FPRSqrtStep(bits(N) op1, bits(N) op2)
assert N == 32;
FPCRType fpcr = StandardFPSCRValue();
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
inf1 = (type1 == FPType_Infinity);  inf2 = (type2 == FPType_Infinity);
zero1 = (type1 == FPType_Zero);     zero2 = (type2 == FPType_Zero);
bits(N) product;
if (inf1 && zero2) || (zero1 && inf2) then
  product = FPZero('0');
else
  product = FPMul(op1, op2, fpcr);
bits(N) three = FPThree('0');
result = FPHalvedSub(three, product, fpcr);
return result;

aarch32/functions/float/FPRecipStep

// FPRecipStep()
// =============

bits(N) FPRecipStep(bits(N) op1, bits(N) op2)
assert N == 32;
FPCRType fpcr = StandardFPSCRValue();
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
inf1 = (type1 == FPType_Infinity);  inf2 = (type2 == FPType_Infinity);
zero1 = (type1 == FPType_Zero);     zero2 = (type2 == FPType_Zero);
bits(N) product;
if (inf1 && zero2) || (zero1 && inf2) then
  product = FPZero('0');
else
  product = FPMul(op1, op2, fpcr);
bits(N) two = FPTwo('0');
result = FPSub(two, product, fpcr);
return result;

aarch32/functions/float/StandardFPSCRValue

// StandardFPSCRValue()
// =====================

FPCRType StandardFPSCRValue()
// ===============

return '00000': FPSCR.AHP: '11000000000000000000000000';

aarch32/functions/memory/AArch32.CheckAlignment

// AArch32.CheckAlignment()
// ===============

boolean AArch32.CheckAlignment(bits(32) address, integer alignment, AccType acctype, boolean iswrite)
if PSTATE.EL == EL0 && !ELUsingAArch32(S1TranslationRegime()) then
  A = SCTLR[].A; //use AArch64 register, when higher Exception level is using AArch64
elsif PSTATE.EL == EL2 then
  A = HSCTLR.A;
else
    A = SCTLR.A;
    aligned = (address == Align(address, alignment));

    // AccType_VEC is used for SIMD element alignment checks only
    check = (acctype == AccType_ATOMIC || acctype == AccType_ORDERED || acctype == AccType_VEC || A == '1');

    if check && !aligned then
        secondstage = FALSE;
        AArch32.Abort(address, AArch32.AlignmentFault(acctype, iswrite, secondstage));

    return aligned;

aarch32/functions/memory/AArch32.MemSingle

    // AArch32.MemSingle[] - non-assignment (read) form
    // -----------------------------------------------
    // Perform an atomic, little-endian read of 'size' bytes.

    bits(size*8) AArch32.MemSingle[bits(32) address, integer size, AccType acctype, boolean wasaligned]
    assert size IN {1, 2, 4, 8, 16};
    assert address == Align(address, size);

    AddressDescriptor memaddrdesc;
    bits(size*8) value;
    iswrite = FALSE;

    // MMU or MPU
    memaddrdesc = AArch32.TranslateAddress(address, acctype, iswrite, wasaligned, size);
    // Check for aborts or debug exceptions
    if IsFault(memaddrdesc) then
        AArch32.Abort(address, memaddrdesc.fault);

    // Memory array access
    value = _Mem[memaddrdesc, size, acctype];
    return value;

    // AArch32.MemSingle[] - assignment (write) form
    // ----------------------------------------------
    // Perform an atomic, little-endian write of 'size' bytes.

    AArch32.MemSingle[bits(32) address, integer size, AccType acctype, boolean wasaligned] = bits(size*8) value
    assert size IN {1, 2, 4, 8, 16};
    assert address == Align(address, size);

    AddressDescriptor memaddrdesc;
    iswrite = TRUE;

    // MMU or MPU
    memaddrdesc = AArch32.TranslateAddress(address, acctype, iswrite, wasaligned, size);

    // Check for aborts or debug exceptions
    if IsFault(memaddrdesc) then
        AArch32.Abort(address, memaddrdesc.fault);

    // Effect on exclusives
    if memaddrdesc.memattrs.shareable then
        ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);

    // Memory array access
    _Mem[memaddrdesc, size, acctype] = value;
    return;
aarch32/functions/memory/Hint_PreloadData

Hint_PreloadData(bits(32) address);

aarch32/functions/memory/Hint_PreloadDataForWrite

Hint_PreloadDataForWrite(bits(32) address);

aarch32/functions/memory/Hint_PreloadInstr

Hint_PreloadInstr(bits(32) address);

aarch32/functions/memory/MemA

// MemA[] - non-assignment form
// ================

bits(8*size) MemA[bits(32) address, integer size]
    acctype = AccType_ATOMIC;
    return Mem_with_type[address, size, acctype];

// MemA[] - assignment form
// ================

MemA[bits(32) address, integer size] = bits(8*size) value
    acctype = AccType_ATOMIC;
    Mem_with_type[address, size, acctype] = value;
    return;

aarch32/functions/memory/MemO

// MemO[] - non-assignment form
// ================

bits(8*size) MemO[bits(32) address, integer size]
    acctype = AccType_ORDERED;
    return Mem_with_type[address, size, acctype];

// MemO[] - assignment form
// ================

MemO[bits(32) address, integer size] = bits(8*size) value
    acctype = AccType_ORDERED;
    Mem_with_type[address, size, acctype] = value;
    return;

aarch32/functions/memory/MemU

// MemU[] - non-assignment form
// ================

bits(8*size) MemU[bits(32) address, integer size]
    acctype = AccType_NORMAL;
    return Mem_with_type[address, size, acctype];

// MemU[] - assignment form
// ================

MemU[bits(32) address, integer size] = bits(8*size) value
    acctype = AccType_NORMAL;
    Mem_with_type[address, size, acctype] = value;
    return;
aarch32/functions/memory/MemU_unpriv

// MemU_unpriv[] - non-assignment form
// ===================================

bits(8*size) MemU_unpriv[bits(32) address, integer size]
  acctype = AccType_UNPRIV;
  return Mem_with_type[address, size, acctype];

// MemU_unpriv[] - assignment form
// =================================

MemU_unpriv[bits(32) address, integer size] = bits(8*size) value
  acctype = AccType_UNPRIV;
  Mem_with_type[address, size, acctype] = value;
  return;

aarch32/functions/memory/Mem_with_type

// Mem_with_type[] - non-assignment (read) form
// ============================================

// Perform a read of 'size' bytes. The access byte order is reversed for a big-endian access.
// Instruction fetches would call AArch32.MemSingle directly.

bits(size*8) Mem_with_type[bits(32) address, integer size, AccType acctype]
  assert size IN {1, 2, 4, 8, 16};
  bits(size*8) value;
  integer i;
  boolean iswrite = FALSE;

  aligned = AArch32.CheckAlignment(address, size, acctype, iswrite);
  if !aligned then
    assert size > 1;
    value<7:0> = AArch32.MemSingle[address, 1, acctype, aligned];
    // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
    // access will generate an Alignment Fault, as to get this far means the first byte did
    // not, so we must be changing to a new translation page.
    c = ConstrainUnpredictable();
    assert c IN {Constraint_FAULT, Constraint_NONE};
    if c == Constraint_NONE then aligned = TRUE;
  
  for i = 1 to size-1
    value<8*i+7:8*i> = AArch32.MemSingle[address+i, 1, acctype, aligned];
  else
    value = AArch32.MemSingle[address, size, acctype, aligned];

  if BigEndian() then
    value = BigEndianReverse(value);
  return value;

// Mem_with_type[] - assignment (write) form
// =========================================

// Perform a write of 'size' bytes. The byte order is reversed for a big-endian access.

Mem_with_type[bits(32) address, integer size, AccType acctype] = bits(size*8) value
  integer i;
  boolean iswrite = TRUE;
  if BigEndian() then
    value = BigEndianReverse(value);

  aligned = AArch32.CheckAlignment(address, size, acctype, iswrite);
  if !aligned then
    assert size > 1;
    AArch32.MemSingle[address, 1, acctype, aligned] = value<7:0>;
// For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
// access will generate an Alignment Fault, as to get this far means the first byte did
// not, so we must be changing to a new translation page.
c = ConstrainUnpredictable();
assert c IN {Constraint_FAULT, Constraint_NONE};
if c == Constraint_NONE then aligned = TRUE;
for i = 1 to size-1
  AArch32.MemSingle[address+i, 1, accctype, aligned] = value<8*i+7:8*i>;
else
  AArch32.MemSingle[address, size, accctype, aligned] = value;
return;

aarch32/functionsregisters/AArch32.ResetGeneralRegisters

// AArch32.ResetGeneralRegisters()
// -------------------------------------------
AArch32.ResetGeneralRegisters()

  for i = 0 to 7
    R[i] = bits(32) UNKNOWN;
  for i = 8 to 12
    Rmode[i, M32_User] = bits(32) UNKNOWN;
    Rmode[i, M32_FIQ] = bits(32) UNKNOWN;
    if HaveEL(EL2) then Rmode[i, M32_Hyp] = bits(32) UNKNOWN; // No R14_hyp
  for i = 13 to 14
    Rmode[i, M32_User] = bits(32) UNKNOWN;
    Rmode[i, M32_FIQ] = bits(32) UNKNOWN;
    Rmode[i, M32_IRQ] = bits(32) UNKNOWN;
    Rmode[i, M32_Svc] = bits(32) UNKNOWN;
    Rmode[i, M32_Abort] = bits(32) UNKNOWN;
    Rmode[i, M32_Undef] = bits(32) UNKNOWN;
    if HaveEL(EL3) then Rmode[i, M32_Monitor] = bits(32) UNKNOWN;

  return;

aarch32/functionsregisters/AArch32.ResetSIMDFPRegisters

// AArch32.ResetSIMDFPRegisters()
// ----------------------------------------------
AArch32.ResetSIMDFPRegisters()

  for i = 0 to 15
    Q[i] = bits(128) UNKNOWN;

  return;

aarch32/functionsregisters/AArch32.ResetSpecialRegisters

// AArch32.ResetSpecialRegisters()
// --------------------------------------------
AArch32.ResetSpecialRegisters()

  // AArch32 special registers
  SPSR_fiq = bits(32) UNKNOWN;
  SPSR_irq = bits(32) UNKNOWN;
  SPSR_svc = bits(32) UNKNOWN;
  SPSR_svc = bits(32) UNKNOWN;
  SPSR_abt = bits(32) UNKNOWN;
  SPSR_und = bits(32) UNKNOWN;
  if HaveEL(EL2) then
    SPSR_hyp = bits(32) UNKNOWN;
    ELR_hyp = bits(32) UNKNOWN;


if HaveEL(EL3) then
    SPSR_mon = bits(32) UNKNOWN;
// External debug special registers
    DLR = bits(32) UNKNOWN;
    DSPSR = bits(32) UNKNOWN;
return;

aarch32/functions/registers/AArch32.ResetSystemRegisters
AArch32.ResetSystemRegisters(boolean cold_reset);

aarch32/functions/registers/ALUExceptionReturn
// ALUExceptionReturn()
// =============
ALUExceptionReturn(bits(32) address)
    if PSTATE_EL == EL2 then
        UNDEFINED;
    elsif PSTATE_M IN {M32_User, M32_System} then
        UNPREDICTABLE;          // UNDEFINED or NOP
    else
        AArch32.ExceptionReturn(address, SPSR[]);

aarch32/functions/registers/ALUWritePC
// ALUWritePC()
// ===========
ALUWritePC(bits(32) address)
    if CurrentInstrSet() == InstrSet_A32 then
        BXWritePC(address);
    else
        BranchWritePC(address);

aarch32/functions/registers/BXWritePC
// BXWritePC()
// ===========
BXWritePC(bits(32) address)
    if address<0> == '1' then
        SelectInstrSet(InstrSet_T32);
        address<0> = '0';
    else
        SelectInstrSet(InstrSet_A32);
        // For branches to an unaligned PC counter in A32 state, the processor takes the branch
        // and does one of:
        // = Forces the address to be aligned
        // = Leaves the PC unaligned, meaning the target generates a PC Alignment fault.
        if address<1> == '1' & ConstrainUnpredictableBool() then
            address<1> = '0';
            BranchTo(address, BranchType_UNKNOWN);

aarch32/functions/registers/BranchWritePC
// BranchWritePC()
// ==============
BranchWritePC(bits(32) address)
    if CurrentInstrSet() == InstrSet_A32 then
        address<1:0> = '00';
else
    address<0> = '0';
    BranchTo(address, BranchType_UNKNOWN);

aarch32/functions/registers/D

// D[] - non-assignment form
// =========================

bits(64) D[integer n]
    assert n >= 0 & n <= 31;
    base = (n MOD 2) * 64;
    return _V[n DIV 2]<base+63:base>;

// D[] - assignment form
// =====================

D[integer n] = bits(64) value
    assert n >= 0 & n <= 31;
    base = (n MOD 2) * 64;
    _V[n DIV 2]<base+63:base> = value;
    return;

aarch32/functions/registers/Din

// Din[] - non-assignment form
// ===========================

bits(64) Din[integer n]
    assert n >= 0 & n <= 31;
    return _Dclone[n];

aarch32/functions/registers/LR

// LR - assignment form
// ====================

LR = bits(32) value
    R[14] = value;
    return;

// LR - non-assignment form
// ========================

bits(32) LR
    return R[14];

aarch32/functions/registers/LoadWritePC

// LoadWritePC()
// =============

LoadWritePC(bits(32) address)
    BXWritePC(address);

aarch32/functions/registers/LookUpRIndex

// LookUpRIndex()
// ==============

integer LookUpRIndex(integer n, bits(5) mode)
    assert n >= 0 & n <= 14;
    case n of
        // Select index by mode:  usr fiq irq svc abt und hyp

when 8     result = RBankSelect(mode,  8, 24,  8,  8,  8,  8,  8);
when 9     result = RBankSelect(mode,  9, 25,  9,  9,  9,  9,  9);
when 10    result = RBankSelect(mode, 10, 26, 10, 10, 10, 10, 10);
when 11    result = RBankSelect(mode, 11, 27, 11, 11, 11, 11, 11);
when 12    result = RBankSelect(mode, 12, 28, 12, 12, 12, 12, 12);
when 13    result = RBankSelect(mode, 13, 29, 17, 19, 21, 23, 15);
when 14    result = RBankSelect(mode, 14, 30, 16, 18, 20, 22, 14);
otherwise  result = n;

return result;

aarch32/functions/registers/Monitor_mode_registers

bits(32) SP_mon;
bits(32) LR_mon;

aarch32/functions/registers/PC

// PC - non-assignment form
// ================

bits(32) PC
return R[15];               // This includes the offset from AArch32 state

aarch32/functions/registers/PCStoreValue

// PCStoreValue()
// ===========

bits(32) PCStoreValue()
// This function returns the PC value. On architecture versions before ARMv7, it
// is permitted to instead return PC+4, provided it does so consistently. It is
// used only to describe A32 instructions, so it returns the address of the current
// instruction plus 8 (normally) or 12 (when the alternative is permitted).
return PC;

aarch32/functions/registers/Q

// Q[] - non-assignment form
// =============

bits(128) Q[integer n]
    assert n >= 0 && n <= 15;
    return _V[n];

// Q[] - assignment form
// =============

Q[integer n] = bits(128) value
    assert n >= 0 && n <= 15;
    _V[n] = value;
return;

aarch32/functions/registers/Qin

// Qin[] - non-assignment form
// ================

bits(128) Qin[integer n]
    assert n >= 0 && n <= 15;
    return Din[2*n+1]:Din[2*n];
**aarch32/functions/registers/R**

// R[] - assignment form
//= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
R[integer n] = bits(32) value
   Rmode[n, PSTATE.M] = value;
   return;

// R[] - non-assignment form
//= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
bits(32) R[integer n]
   if n == 15 then
      offset = (if CurrentInstrSet() == InstrSet_A32 then 8 else 4);
      return _PC<31:0> + offset;
   else
      return Rmode[n, PSTATE.M];

**aarch32/functions/registers/RBankSelect**

// RBankSelect()
//= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
integer RBankSelect(bits(5) mode, integer usr, integer fiq, integer irq,
   integer svc, integer abt, integer und, integer hyp)

   case mode of
      when M32_User    result = usr;  // User mode
      when M32_FIQ     result = fiq;  // FIQ mode
      when M32_IRQ     result = irq;  // IRQ mode
      when M32_Svc     result = svc;  // Supervisor mode
      when M32_Abort   result = abt;  // Abort mode
      when M32_Hyp     result = hyp;  // Hyp mode
      when M32_Undef   result = und;  // Undefined mode
      when M32_System  result = usr;  // System mode uses User mode registers
      otherwise        Unreachable(); // Monitor mode

   return result;

**aarch32/functions/registers/Rmode**

// Rmode[] - non-assignment form
//= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
bits(32) Rmode[integer n, bits(5) mode]
   assert n >= 0 && n <= 14;

   // Check for attempted use of Monitor mode in Non-secure state.
   if !IsSecure() then assert mode != M32_Monitor;
   assert !BadMode(mode);

   if mode == M32_Monitor then
      if n == 13 then return SP_mon;
      elsif n == 14 then return LR_mon;
      else return _R[n]<31:0>;
   else
      return _R[LookUpRIndex(n, mode)]<31:0>;

   // Rmode[] - assignment form
//= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
Rmode[integer n, bits(5) mode] = bits(32) value
   assert n >= 0 && n <= 14;

   // Check for attempted use of Monitor mode in Non-secure state.
if !IsSecure() then assert mode != M32_Monitor;
assert !BadMode(mode);

if mode == M32_Monitor then
  if n == 13 then SP_mon = value;
  elsif n == 14 then LR_mon = value;
  else _R[n]<31:0> = value;
else
  // It is CONSTRAINED UNPREDICTABLE whether the upper 32 bits of the X
  // register are unchanged or set to zero. This is also tested for on
  // exception entry, as this applies to all AArch32 registers.
  if !HighestELUsingAArch32() && ConstrainUnpredictableBool() then
    _R[LookUpRIndex(n, mode)] = ZeroExtend(value);
  else
    _R[LookUpRIndex(n, mode)]<31:0> = value;
  end
return;

aarch32/functions/registers/S

// S[] - non-assignment form
// =========================

bits(32) S[integer n]
  assert n >= 0 && n <= 31;
  base = (n MOD 4) * 32;
  return _V[n DIV 4]<base+31:base>;

// S[] - assignment form
// =====================

S[integer n] = bits(32) value
  assert n >= 0 && n <= 31;
  base = (n MOD 4) * 32;
  _V[n DIV 4]<base+31:base> = value;
  return;

aarch32/functions/registers/SP

// SP - assignment form
// ====================

SP = bits(32) value
  R[13] = value;
  return;

// SP - non-assignment form
// ========================

bits(32) SP
  return R[13];

aarch32/functions/registers/_Dclone

array bits(64) _Dclone[0..31];

aarch32/functions/system/AArch32.ExceptionReturn

// AArch32.ExceptionReturn()
// ==========================

AArch32.ExceptionReturn(bits(32) new_pc, bits(32) spsr)

  // Attempts to change to an illegal mode or state will invoke the Illegal Execution state
  // mechanism
SetPSTATEFromPSR(spsr);
ClearExclusiveLocal(ProcessorID());
EventRegisterSet();

// Align PC[1:0] according to the target instruction set state
if spsr<5> == '1' then  // T32
  new_pc = Align(new_pc, 2);
else  // A32
  new_pc = Align(new_pc, 4);
BranchTo(new_pc, BranchType_UNKNOWN);

aarch32/functions/system/AArch32.ExecutingCP10or11Instr

// AArch32.ExecutingCP10or11Instr()
//====================================

boolean AArch32.ExecutingCP10or11Instr()
  instr = ThisInstr();
  instr_set = CurrentInstrSet();
  assert instr_set IN {InstrSet_A32, InstrSet_T32};

  if instr_set == InstrSet_A32 then
    return ((instr<27:24> == '1110' || instr<27:25> == '110') && instr<11:8> == '101x');
  else  // InstrSet_T32
    return (instr<31:28> == '111x' && (instr<27:24> == '1110' || instr<27:25> == '110') &&
      instr<11:8> == '101x');

aarch32/functions/system/AArch32.ExecutingLSMInstr

// AArch32.ExecutingLSMInstr()
//==========================
// Returns TRUE if processor is executing a Load/Store Multiple instruction

boolean AArch32.ExecutingLSMInstr()
  instr = ThisInstr();
  instr_set = CurrentInstrSet();
  assert instr_set IN {InstrSet_A32, InstrSet_T32};

  if instr_set == InstrSet_A32 then
    return (instr<28+:4> != '1111' && instr<25+:3> == '100');
  else  // InstrSet_T32
    if ThisInstrLength() == 16 then
      return (instr<12+:4> == '1100');
    else
      return (instr<25+:7> == '1110100' && instr<22> == '0');

aarch32/functions/system/AArch32.ITAdvance

// AArch32.ITAdvance()
//=====================

AArch32.ITAdvance()
  if PSTATE.IT<2:0> == '000' then
    PSTATE.IT = '00000000';
  else
    PSTATE.IT<4:0> = LSL(PSTATE.IT<4:0>, 1);
  return;

aarch32/functions/system/AArch32.SysRegRead

// Read from a 32-bit AArch32 System register and return the register's contents.
bits(32) AArch32.SysRegRead(integer cp_num, bits(32) instr);
**aarch32/functions/system/AArch32.SysRegRead64**

// Read from a 64-bit AArch32 System register and return the register's contents.
bits(64) AArch32.SysRegRead64(integer cp_num, bits(32) instr);

**aarch32/functions/system/AArch32.SysRegReadCanWriteAPSR**

// AArch32.SysRegReadCanWriteAPSR()
// // Determines whether the AArch32 System register read instruction can write to APSR flags.

boolean AArch32.SysRegReadCanWriteAPSR(integer cp_num, bits(32) instr)
assert UsingAArch32();
assert (cp_num IN {14,15});
assert cp_num == UInt(instr<11:8>);
opc1 = UInt(instr<23:21>);
opc2 = UInt(instr<7:5>);
CRn  = UInt(instr<19:16>);
CRm  = UInt(instr<3:0>);
if cp_num == 14 && opc1 == 0 && CRn == 0 && CRm == 1 && opc2 == 0 then // DBGDSCRint
    return TRUE;
return FALSE;

**aarch32/functions/system/AArch32.SysRegWrite**

// Write to a 32-bit AArch32 System register.
AArch32.SysRegWrite(integer cp_num, bits(32) instr, bits(32) val);

**aarch32/functions/system/AArch32.SysRegWrite64**

// Write to a 64-bit AArch32 System register.
AArch32.SysRegWrite64(integer cp_num, bits(32) instr, bits(64) val);

**aarch32/functions/system/AArch32.WriteMode**

// AArch32.WriteMode()
// // Function for dealing with writes to PSTATE.M from AArch32 state only.
// // This ensures that PSTATE.EL and PSTATE.SP are always valid.

AArch32.WriteMode(bits(5) mode)
(valid,el) = ELFromM32(mode);
assert valid;
PSTATE.M   = mode;
PSTATE.EL  = el;
PSTATE.nRW = '1';
PSTATE.SP  = (if mode IN {M32_User,M32_System} then '0' else '1');
return;

**aarch32/functions/system/AArch32.WriteModeByInstr**

// AArch32.WriteModeByInstr()
// // Function for dealing with writes to PSTATE.M from an AArch32 instruction, and ensuring that
// // illegal state changes are correctly flagged in PSTATE.IL.

AArch32.WriteModeByInstr(bits(5) mode)
(valid,el) = ELFromM32(mode);

// 'valid' is set to FALSE if 'mode' is invalid for this implementation or the current value
// of SCR.NS/SCR_EL3.NS. Additionally, it is illegal for an instruction to write 'mode' to
// PSTATE_EL if it would result in any of:
// * A change to a mode that would cause entry to a higher Exception level.
if UInt(el) > UInt(PSTATE.EL) then
  valid = FALSE;

// * A change to or from Hyp mode.
if (PSTATE.M == M32_Hyp || mode == M32_Hyp) && PSTATE.M != mode then
  valid = FALSE;

// * When EL2 is implemented, the value of HCR.TGE is '1', a change to a Non-secure EL1 mode.
if PSTATE.M == M32_Monitor && HaveEL(EL2) && el == EL1 && SCR.NS == '1' && HCR.TGE == '1' then
  valid = FALSE;

if !valid then
  PSTATE.IL = '1';
else
  AArch32.WriteMode(mode);

aarch32/functions/system/BadMode

// BadMode()
// =========
boolean BadMode(bits(5) mode)
// Return TRUE if 'mode' encodes a mode that is not valid for this implementation
case mode of
  when M32_Monitor
    valid = HaveAArch32EL(EL3);
  when M32_Hyp
    valid = HaveAArch32EL(EL2);
  when M32_FIQ, M32_IRQ, M32_Svc, M32_Abort, M32_Undef, M32_System
    // If EL3 is implemented and using AArch32, then these modes are EL3 modes in Secure
    // state, and EL1 modes in Non-secure state. If EL3 is not implemented or is using
    // AArch64, then these modes are EL1 modes.
    // Therefore it is sufficient to test this implementation supports EL1 using AArch32.
    valid = HaveAArch32EL(EL1);
  when M32_User
    valid = HaveAArch32EL(EL0);
  otherwise
    valid = FALSE;           // Passed an illegal mode value
  return !valid;

aarch32/functions/system/BankedRegisterAccessValid

// BankedRegisterAccessValid()
// ===========================
// Checks for MRS (Banked register) or MSR (Banked register) accesses to registers
// other than the SPSRs that are invalid. This includes ELR_hyp accesses.
BankedRegisterAccessValid(bits(5) SYSm, bits(5) mode)
  case SYSm of
    when '000xx', '00100'                          // R8_usr to R12_usr
      if mode != M32_FIQ then UNPREDICTABLE;
    when '00101'                                   // SP_usr
      if mode == M32_System then UNPREDICTABLE;
    when '00110'                                   // LR_usr
      if mode IN {M32_Hyp,M32_System} then UNPREDICTABLE;
    when '010xx', '0110x', '01110'                 // R8_fiq to R12_fiq, SP_fiq, LR_fiq
      if mode == M32_FIQ then UNPREDICTABLE;
    when '1000x'                                   // LR_irq, SP_irq
      if mode == M32_IRQ then UNPREDICTABLE;
    when '1001x'                                   // LR_svc, SP_svc
      if mode == M32_Svc then UNPREDICTABLE;
    when '1010x'                                   // LR_abt, SP_abt
      if mode == M32_Abort then UNPREDICTABLE;
J1 ARMv8 Pseudocode
J1.2 Pseudocode for AArch32 operation

when '1011x' // LR_und, SP_und
    if mode == M32_Undef then UNPREDICTABLE;
when '1110x' // LR_mon, SP_mon
    if !HaveEL(EL3) || !IsSecure() || mode == M32_Monitor then UNPREDICTABLE;
when '11110' // ELR_hyp, only from Monitor or Hyp mode
    if !HaveEL(EL2) || !(mode IN {M32_Monitor,M32_Hyp}) then UNPREDICTABLE;
when '11111' // SP_hyp, only from Monitor mode
    if !HaveEL(EL2) || mode != M32_Monitor then UNPREDICTABLE;
otherwise
    UNPREDICTABLE;
return;

aarch32/functions/system/CPSRWriteByInstr

// CPSRWriteByInstr()
// ================

CPSRWriteByInstr(bits(32) value, bits(4) bytemask)
    privileged = PSTATE.EL != EL0;              // PSTATE.<A,I,F,M> are not writable at EL0
    // Write PSTATE from 'value', ignoring bytes masked by 'bytemask'
    if bytemask<3> == '1' then
        PSTATE.<N,Z,C,V,Q> = value<31:27>;     // Bits <26:24> are ignored
    if bytemask<2> == '1' then
        PSTATE.GE = value<19:16>;               // Bits <23:20> are RES0
    if bytemask<1> == '1' then
        PSTATE.E = value<9>;                     // PSTATE.E is writable at EL0
        if privileged then
            PSTATE.A = value<8>;
    if bytemask<0> == '1' then
        PSTATE.<I,F> = value<7:6>;              // Bit <5> is RES0
        if privileged then
            PSTATE.I = value<5>;                  // AArch32.WriteModeByInstr() sets PSTATE.IL to 1 if this is an illegal mode change.
            AArch32.WriteModeByInstr(value<4:0>);
    return;

aarch32/functions/system/ConditionPassed

// ConditionPassed()
// ===============

boolean ConditionPassed()
    return ConditionHolds(AArch32.CurrentCond());

aarch32/functions/system/CurrentCond

bits(4) AArch32.CurrentCond();

aarch32/functions/system/InITBlock

// InITBlock()
// =========

boolean InITBlock()
    if CurrentInstrSet() == InstrSet_T32 then
return PSTATE.IT<3:0> != '0000';
else
   return FALSE;

aarch32/functions/system/LastInITBlock

// LastInITBlock()
// ===============

boolean LastInITBlock()
return (PSTATE.IT<3:0> == '1000');

aarch32/functions/system/SPSRWriteByInstr

// SPSRWriteByInstr()
// ================

SPSRWriteByInstr(bits(32) value, bits(4) bytemask)

   new_spsr = SPSR[];
   if bytemask<3> == '1' then
      new_spsr<31:24> = value<31:24>;  // N,Z,C,V,Q flags, IT[1:0],J bits
   if bytemask<2> == '1' then
   if bytemask<1> == '1' then
      new_spsr<15:8> = value<15:8>;    // IT[7:2] bits, E bit, A interrupt mask
   if bytemask<0> == '1' then
      new_spsr<7:0> = value<7:0>;      // I,F interrupt masks, T bit, Mode bits
   SPSR[] = new_spsr;                   // UNPREDICTABLE if User or System mode
   return;

aarch32/functions/system/SPSRaccessValid

// SPSRaccessValid()
// ===============

// Checks for MRS (Banked register) or MSR (Banked register) accesses to the SPSRs
// that are UNPREDICTABLE

SPSRaccessValid(bits(5) SYSm, bits(5) mode)
   case SYSm of
      when '01110'                                                   // SPSR_fiq
         if mode == M32_FIQ   then UNPREDICTABLE;
      when '10000'                                                   // SPSR_irq
         if mode == M32_IRQ   then UNPREDICTABLE;
      when '10010'                                                   // SPSR_svc
         if mode == M32_Svc   then UNPREDICTABLE;
      when '10100'                                                   // SPSR_abt
         if mode == M32_Abort then UNPREDICTABLE;
      when '10110'                                                   // SPSR_und
         if mode == M32_Undef then UNPREDICTABLE;
      when '11100'                                                   // SPSR_mon
         if !HaveEL(EL3) || mode == M32_Monitor || !IsSecure() then UNPREDICTABLE;
      when '11110'                                                   // SPSR_hyp
         if !HaveEL(EL2) || mode != M32_Monitor then UNPREDICTABLE;
      otherwise
         UNPREDICTABLE;
   return;
aarch32/functions/system/SelectInstrSet

// SelectInstrSet()
// ================

SelectInstrSet(InstrSet iset)
assert CurrentInstrSet() IN {InstrSet_A32, InstrSet_T32};
assert iset IN {InstrSet_A32, InstrSet_T32};

PSTATE.T = if iset == InstrSet_A32 then '0' else '1';

return;

aarch32/functions/v6simd/Sat

// Sat()
// ======

bits(N) Sat(integer i, integer N, boolean unsigned)
result = if unsigned then UnsignedSat(i, N) else SignedSat(i, N);
return result;

aarch32/functions/v6simd/SignedSat

// SignedSat()
// ===========

bits(N) SignedSat(integer i, integer N)
(result, -) = SignedSatQ(i, N);
return result;

aarch32/functions/v6simd/UnsignedSat

// UnsignedSat()
// =============

bits(N) UnsignedSat(integer i, integer N)
(result, -) = UnsignedSatQ(i, N);
return result;

J1.2.4 aarch32/translation

This section includes the following pseudocode functions:
• aarch32/translation/attrs/AArch32.DefaultTEXDecode on page J1-5355.
• aarch32/translation/attrs/AArch32.InstructionDevice on page J1-5356.
• aarch32/translation/attrs/AArch32.RemappedTEXDecode on page J1-5356.
• aarch32/translation/attrs/AArch32.S1AttrDecode on page J1-5357.
• aarch32/translation/attrs/AArch32.TranslateAddressS1Off on page J1-5357.
• aarch32/translation/checks/AArch32.CheckDomain on page J1-5358.
• aarch32/translation/checks/AArch32.CheckPermission on page J1-5359.
• aarch32/translation/checks/AArch32.CheckS2Permission on page J1-5360.
• aarch32/translation/debug/AArch32.CheckBreakpoint on page J1-5360.
• aarch32/translation/debug/AArch32.CheckDebug on page J1-5361.
• aarch32/translation/debug/AArch32.CheckVectorCatch on page J1-5361.
• aarch32/translation/debug/AArch32.CheckWatchpoint on page J1-5362.
• aarch32/translation/faults/AArch32.AddressSizeFault on page J1-5362.
aarch32/translation/attrs/AArch32.DefaultTEXDecode

// AArch32.DefaultTEXDecode()
// ==================================

MemoryAttributes AArch32.DefaultTEXDecode(bits(3) TEX, bit C, bit B, bit S, AccType acctype)

MemoryAttributes memattrs;

// Reserved values map to allocated values
if (TEX == '001' && C:B == '01') || (TEX == '010' && C:B != '00') || TEX == '011' then
  bits(5) texcb;
  (-, texcb) = ConstrainUnpredictableBits();
  TEX = texcb<4:2>;  C = texcb<1>;  B = texcb<0>;

  case TEX:C:B of
    when '00000'
      // Device-nGnRnE
      memattrs.type = MemType_Device;
      memattrs.device = DeviceType_nGnRnE;
    when '00001' , '01000'
      // Device-nGnRE
      memattrs.type = MemType_Device;
      memattrs.device = DeviceType_nGnRE;
    when '00010', '00011', '00100'
      // Write-back or Write-through Read allocate, or Non-cacheable
      memattrs.type = MemType_Normal;
      memattrs.inner = ShortConvertAttrsHints(C:B, acctype, FALSE);
      memattrs.outer = ShortConvertAttrsHints(C:B, acctype, FALSE);
      memattrs.shareable = (S == '1');
    when '00110'
      memattrs = MemoryAttributes IMPLEMENTATION_DEFINED;
    when '00111'
      // Write-back Read and Write allocate
      memattrs.type = MemType_Normal;
      memattrs.inner = ShortConvertAttrsHints('01', acctype, FALSE);
      memattrs.outer = ShortConvertAttrsHints('01', acctype, FALSE);
      memattrs.shareable = (S == '1');
    when '1xxxx'
      // Cacheable, TEX<1:0> = Outer attrs, [C,B] = Inner attrs
      memattrs.type = MemType_Normal;
      memattrs.inner = ShortConvertAttrsHints(C:B, acctype, FALSE);
      memattrs.outer = ShortConvertAttrsHints(TEX<1:0>, acctype, FALSE);
      memattrs.shareable = (S == '1');
    otherwise
      // Reserved, handled above
      Unreachable();

    // transient bits are not supported in this format
memattrs.inner.transient = FALSE;
memattrs.outer.transient = FALSE;

// distinction between inner and outer shareable is not supported in this format
memattrsoutershareable = memattrs.shareable;

return MemAttrDefaults(memattrs);

aarch32/translation/attrs/AArch32.InstructionDevice

// AArch32.InstructionDevice()
// ===========================
// Instruction fetches from memory marked as Device but not execute-never might generate a
// Permission Fault but are otherwise treated as if from Normal Non-cacheable memory.

AddressDescriptor AArch32.InstructionDevice(AddressDescriptor addrdesc, bits(32) vaddress,
    bits(40) ipaddress, integer level, bits(4) domain,
    AccType acctype, boolean iswrite, boolean secondstage,
    boolean s2fs1walk)

c = ConstrainUnpredictable();
assert c IN {Constraint.NONE, Constraint_FAULT};

if c == Constraint_FAULT then
    addrdesc.fault = AArch32.PermissionFault(ipaddress, domain, level, acctype, iswrite,
        secondstage, s2fs1walk);
else
    addrdesc.memattrs.type = MemType_Normal;
    addrdesc.memattrs.inner.attrs = MemAttr_NC;
    addrdesc.memattrs.inner.hints = MemHint_No;
    addrdesc.memattrs.outer = addrdesc.memattrs.inner;
    addrdesc.memattrs = MemAttrDefaults(addrdesc.memattrs);

return addrdesc;

aarch32/translation/attrs/AArch32.RemappedTEXDecode

// AArch32.RemappedTEXDecode()
// ===========================

MemoryAttributes AArch32.RemappedTEXDecode(bits(3) TEX, bit C, bit B, bit S, AccType acctype)

MemoryAttributes memattrs;

region = UInt(TEX<0>:C:B);         // TEX<2:1> are ignored in this mapping scheme
if region == 6 then
    memattrs = MemoryAttributes IMPLEMENTATION_DEFINED;
else
    base = 2 * region;
    attrfield = PRRR<base+1:base>;
    if attrfield == '11' then      // Reserved, maps to allocated value
        (-, attrfield) = ConstrainUnpredictableBits();
    case attrfield of
        when '00'                  // Device-nGnRnE
            memattrs.type = MemType_Device;
            memattrs.device = DeviceType_nGnRnE;
        when '01'                  // Device-nGnRE
            memattrs.type = MemType_Device;
            memattrs.device = DeviceType_nGnRE;
        when '10'
            memattrs.type = MemType_Normal;
            memattrs.inner = ShortConvertAttrsHints(NMRR<base+1:base>, acctype, FALSE);
            memattrs.outer = ShortConvertAttrsHints(NMRR<base+17:base+16>, acctype, FALSE);
            s_bit = if S == '0' then PRRR.NS0 else PRRR.NS1;
memattrs.shareable = (s_bit == '1');
memattrs.outershareable = (s_bit == '1' & PRRR<region+24> == '0');
when '11'
    Unreachable();

// transient bits are not supported in this format
memattrs.inner.transient = FALSE;
memattrs.outer.transient = FALSE;

return MemAttrDefaults(memattrs);

aarch32/translation/attrs/AArch32.S1AttrDecode

  // AArch32.S1AttrDecode()
  // ======================
  // Converts the Stage 1 attribute fields, using the MAIR, to orthogonal attributes and hints.

  MemoryAttributes AArch32.S1AttrDecode(bits(2) SH, bits(3) attr, AccType acctype)

    MemoryAttributes memattrs;
    if PSTATE.EL == EL2 then
        mair = HMAIR1:HMAIR0;
    else
        mair = MAIR1:MAIR0;
    index = 8 * UInt(attr);
    attrfield = mair<index+7:index>;
    if ((attrfield<7:4> != '0000' && attrfield<3:0> == '0000') ||
        (attrfield<7:4> == '0000' && attrfield<3:0> != 'xx00')) then
        // Reserved, maps to an allocated value
        (-, attrfield) = ConstrainUnpredictableBits();
    if attrfield<7:4> == '0000' then            // Device
        memattrs.type = MemType_Device;
        case attrfield<3:0> of
            when '0000' memattrs.device = DeviceType_nGnRnE;
            when '0100' memattrs.device = DeviceType_nGnRE;
            when '1000' memattrs.device = DeviceType_nGRE;
            when '1100' memattrs.device = DeviceType_GRE;
            otherwise Unreachable();         // Reserved, handled above
    elsif attrfield<3:0> != '0000' then        // Normal
        memattrs.type = MemType_Normal;
        memattrs.outer = LongConvertAttrsHints(attrfield<7:4>, acctype);
        memattrs.inner = LongConvertAttrsHints(attrfield<3:0>, acctype);
        memattrs.shareable = SH<1> == '1';
        memattrs.outershareable = SH == '10';
    else
        Unreachable();                          // Reserved, handled above
    return MemAttrDefaults(memattrs);

aarch32/translation/attrs/AArch32.TranslateAddressS1Off

  // AArch32.TranslateAddressS1Off()
  // ===============================
  // Called for stage 1 translations when translation is disabled to supply a default translation.
  // Note that there are additional constraints on instruction prefetching that are not described in this pseudocode.

  TLBRecord AArch32.TranslateAddressS1Off(bits(32) vaddress, AccType acctype, boolean iswrite)
  assert ELUsingAArch32(S1TranslationRegime());
TLBRecord result;

default_cacheable = (HasS2Translation() & (if ELUsingAArch32(EL2) then HCR.DC else HCR_EL2.DC) == '1'));

if default_cacheable then
    // Use default cacheable settings
    result.addrdesc.memattrs.type = MemType_Normal;
    result.addrdesc.memattrs.inner.attrs = MemAttr_WB;      // Write-back
    result.addrdesc.memattrs.inner.hints = MemHint_RWA;
    result.addrdesc.memattrs.shareable = FALSE;
    result.addrdesc.memattrs.outershareable = FALSE;
elsif acctype != AccType_IFETCH then
    // Treat data as Device
    result.addrdesc.memattrs.type = MemType_Device;
    result.addrdesc.memattrs.device = DeviceType_nGnRnE;
    result.addrdesc.memattrs.inner = MemAttrHints UNKNOWN;
else
    // Instruction cacheability controlled by SCTLR/HSCTLR.I
    if PSTATE.EL == EL2 then
        cacheable = HSCTLR.I == '1';
    else
        cacheable = SCTLR.I == '1';
    result.addrdesc.memattrs.type = MemType_Normal;
    if cacheable then
        result.addrdesc.memattrs.inner.attrs = MemAttr_WT;
        result.addrdesc.memattrs.inner.hints = MemHint_RA;
    else
        result.addrdesc.memattrs.inner.attrs = MemAttr_NC;
        result.addrdesc.memattrs.inner.hints = MemHint_No;
    result.addrdesc.memattrs.shareable = TRUE;
    result.addrdesc.memattrs.outershareable = TRUE;
result.addrdesc.memattrs.outer = result.addrdesc.memattrs.inner;
result.addrdesc.memattrs = MemAttrDefaults(result.addrdesc.memattrs);

result.perms.ap = bits(3) UNKNOWN;
result.perms.xn = '0';
result.perms.pxn = '0';

result.nG = bit UNKNOWN;
result.contiguous = boolean UNKNOWN;
result.domain = bits(4) UNKNOWN;
result.level = integer UNKNOWN;
result.blocksize = integer UNKNOWN;
result.addrdesc.paddress.physicaladdress = ZeroExtend(vaddress);
result.addrdesc.paddress.NS = if IsSecure() then '0' else '1';
result.addrdesc.fault = AArch32.NoFault();
return result;

aarch32/translation/checks/AArch32.CheckDomain

// AArch32.CheckDomain()
// ===============

(boolean, FaultRecord) AArch32.CheckDomain(bits(4) domain, bits(32) vaddress, integer level,
AccType acctype, boolean iswrite)

index = 2 * Uint(domain);
attrfield = DACR[index+1:index];

if attrfield == '10' then          // Reserved, maps to an allocated value
    // Reserved value maps to an allocated value
    (, attrfield) = ConstrainUnpredictableBits();
if attrfield == '00' then
fault = AArch32.DomainFault(domain, level, acctype, iswrite);
else
    fault = AArch32.NoFault();

permissioncheck = (attrfield == '01');

return (permissioncheck, fault);

aarch32/translation/checks/AArch32.CheckPermission

// AArch32.CheckPermission()
// =========================
// Function used for permission checking from AArch32 stage 1 translations
FaultRecord AArch32.CheckPermission(Permissions perms, bits(32) vaddress, integer level, bits(4) domain, bit NS, AccType acctype, boolean iswrite)
assert ELUsingAArch32(S1TranslationRegime());

if PSTATE.EL != EL2 then
    wxn = SCTLR.WXN == '1';
    if TTBCR.EAE == '1' || SCTLR.AFE == '1' || perms.ap<2> == '1' then
        priv_r = TRUE;
        priv_w = perms.ap<2> == '0';
        user_r = perms.ap<1> == '1';
        user_w = perms.ap<2:1> == '01';
    else
        priv_r = perms.ap<2:1> != '00';
        priv_w = perms.ap<2:1> == '01';
        user_r = perms.ap<1> == '1';
        user_w = FALSE;
    wxnn = SCTLR.UWXN == '1';

    if PSTATE.EL == EL0 then
        ispriv = FALSE;
    else
        ispriv = (acctype != AccType_UNPRIV);

    user_xn = (user_r || perm.xn == '1' || (user_w && wxn));
    priv_xn = ((priv_r || perm.xn == '1' || perm.pxn == '1') ||
               (priv_w && wxn) || (user_w && wxnn));
    if ispriv then
        (r, w, xn) = (priv_r, priv_w, priv_xn);
    else
        (r, w, xn) = (user_r, user_w, user_xn);

else
    // Access from EL2
    wxn = HSCTLR.WXN == '1';
    r = TRUE;
    w = perm.ap<2> == '0';
    xn = perm.xn == '1' || (w && wxn);

    // Restriction on Secure instruction fetch
    if HaveEL(EL3) && IsSecure() && NS == '1' then
        secure_instr_fetch = if ELUsingAArch32(EL3) then SCR.SIF else SCR_EL3.SIF;
        if secure_instr_fetch == '1' then xn = TRUE;

    if acctype == AccType_IFETCH then
        fail = xn;
        failedread = TRUE;
    elseif iswrite && !IsSecure() && PSTATE.EL == EL1 && (acctype != AccType_DC) then
        fail = !w;
        failedread = FALSE;
    else
        fail = !r;
        failedread = TRUE;

    if fail then
secondstage = FALSE;
s2fs1walk = FALSE;
ipaddress = bits(40) UNKNOWN;
return AArch32.PermissionFault(ipaddress, domain, level, acctype,
    !failedread, secondstage, s2fs1walk);
else
    return AArch32.NoFault();

aarch32/translation/checks/AArch32.CheckS2Permission

// AArch32.CheckS2Permission()
// ===========================
// Function used for permission checking from AArch32 stage 2 translations
FaultRecord AArch32.CheckS2Permission(Permissions perms, bits(32) vaddress, bits(40) ipaddress,
    integer level, AccType acctype, boolean iswrite, boolean s2fs1walk)
    assert HaveEL(EL2) & & !IsSecure() & & ELUsingAArch32(EL2) & & HasS2Translation();
    r = perms.apc1> == '1';
    w = perms.apc2> == '1';
    xn = !r || perms.xn == '1';
    // Stage 1 walk is checked as a read, regardless of the original type
    if acctype == AccType_IFETCH && !s2fs1walk then
        fail = xn;
        failedread = TRUE;
    elsif iswrite && !s2fs1walk then
        fail = !w;
        failedread = FALSE;
    else
        fail = !r;
        failedread = !iswrite;
    endif
    if fail then
        domain = bits(4) UNKNOWN;
        secondstage = TRUE;
        return AArch32.PermissionFault(ipaddress, domain, level, acctype,
            !failedread, secondstage, s2fs1walk);
    else
        return AArch32.NoFault();
    endif

aarch32/translation/debug/AArch32.CheckBreakpoint

// AArch32.CheckBreakpoint()
// =========================
// Called before executing the instruction of length "size" bytes at "vaddress" in an AArch32
// translation regime.
// The breakpoint can in fact be evaluated well ahead of execution, for example, at instruction
// fetch. This is the simple sequential execution of the program.
FaultRecord AArch32.CheckBreakpoint(bits(32) vaddress, integer size)
    assert ELUsingAArch32(S1TranslationRegime());
    assert size IN {2,4};
    match = FALSE;
    mismatch = FALSE;
    for i = 0 to UInt(DBGDIDR.BRPs)
        (match_i, mismatch_i) = AArch32.BreakpointMatch(i, vaddress, size);
        match = match || match_i;
        mismatch = mismatch || mismatch_i;
    endif
    if match & & HaltOnBreakpointOrWatchpoint() then
        reason = DebugHalt_Breakpoint;
        Halt(reason);
elsif (match || mismatch) && DBGDSCRext.MDBGen == '1' && AArch32.GenerateDebugExceptions() then
    acctype = AccType_IFETCH;
    iswrite = FALSE;
    debugmoe = DebugException_Breakpoint;
    return AArch32.DebugFault(acctype, iswrite, debugmoe);
else
    return AArch32.NoFault();

aarch32/translation/debug/AArch32.CheckDebug

// AArch32.CheckDebug()
// ---------------------
// Called on each access to check for a debug exception or entry to Debug state.

FaultRecord AArch32.CheckDebug(bits(32) vaddress, AccType acctype, boolean iswrite, integer size)

    FaultRecord fault = AArch32.NoFault();
    d_side = (acctype != AccType_IFETCH);
    generate_exception = AArch32.GenerateDebugExceptions() && DBGDSCRext.MDBGen == '1';
    halt = HaltOnBreakpointOrWatchpoint();
    // Relative priority of Vector Catch and Breakpoint exceptions not defined in the architecture
    vector_catch_first = ConstrainUnpredictableBool();
    if !d_side && vector_catch_first && generate_exception then
        fault = AArch32.CheckVectorCatch(vaddress, size);
    if fault.type == Fault_None && (generate_exception || halt) then
        if d_side then
            fault = AArch32.CheckWatchpoint(vaddress, acctype, iswrite, size);
        else
            fault = AArch32.CheckBreakpoint(vaddress, size);
    if fault.type == Fault_None && !d_side && !vector_catch_first && generate_exception then
        return AArch32.CheckVectorCatch(vaddress, size);
    return fault;

aarch32/translation/debug/AArch32.CheckVectorCatch

// AArch32.CheckVectorCatch()
// -------------------------
// Called before executing the instruction of length "size" bytes at "vaddress" in an AArch32
// translation regime.
// Vector Catch can in fact be evaluated well ahead of execution, for example, at instruction
// fetch. This is the simple sequential execution of the program.

FaultRecord AArch32.CheckVectorCatch(bits(32) vaddress, integer size)
assert ELUsingAArch32(S1TranslationRegime());

    match = AArch32.VCRMatch(vaddress);
    if size == 4 && !match && AArch32.VCRMatch(vaddress + 2) then
        match = ConstrainUnpredictableBool();
    if match && DBGDSCRext.MDBGen == '1' && AArch32.GenerateDebugExceptions() then
        acctype = AccType_IFETCH;
        iswrite = FALSE;
        debugmoe = DebugException_VectorCatch;
        return AArch32.DebugFault(acctype, iswrite, debugmoe);
else
    return AArch32.NoFault();
**aarch32/translation/debug/AArch32.CheckWatchpoint**

// AArch32.CheckWatchpoint()
// ====================================
// Called before accessing the memory location of "size" bytes at "address".

FaultRecord AArch32.CheckWatchpoint(bits(32) vaddress, AccType acctype, boolean iswrite, integer size)
assert ELUsingAArch32(S1TranslationRegime());
match = FALSE;
ispriv = PSTATE.EL != EL0 && !(PSTATE.EL == EL1 && acctype == AccType_UNPRIV);
for i = 0 to UInt(DBGDIDR.WRPs)
  match = match || AArch32.WatchpointMatch(i, vaddress, size, ispriv, iswrite);
if match && HaltOnBreakpointOrWatchpoint() then
  reason = DebugHalt_Watchpoint;
  Halt(reason);
elsif match && DBGDSCR.MDBGen == '1' && AArch32.GenerateDebugExceptions() then
  debugmoe = DebugException_Watchpoint;
  return AArch32.DebugFault(acctype, iswrite, debugmoe);
else
  return AArch32.NoFault();

**aarch32/translation/faults/AArch32.AccessFlagFault**

// AArch32.AccessFlagFault()
// =========================

FaultRecord AArch32.AccessFlagFault(bits(40) ipaddress, bits(4) domain, integer level, AccType acctype, boolean iswrite, boolean secondstage, boolean s2fs1walk)
extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
return AArch32.CreateFaultRecord(Fault_AccessFlag, ipaddress, domain, level, acctype, iswrite, extflag, debugmoe, secondstage, s2fs1walk);

**aarch32/translation/faults/AArch32.AddressSizeFault**

// AArch32.AddressSizeFault()
// ==========================

FaultRecord AArch32.AddressSizeFault(bits(40) ipaddress, bits(4) domain, integer level, AccType acctype, boolean iswrite, boolean secondstage, boolean s2fs1walk)
extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
return AArch32.CreateFaultRecord(Fault_AddressSize, ipaddress, domain, level, acctype, iswrite, extflag, debugmoe, secondstage, s2fs1walk);

**aarch32/translation/faults/AArch32.AlignmentFault**

// AArch32.AlignmentFault()
// ========================

FaultRecord AArch32.AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)
ipaddress = bits(40) UNKNOWN;
domain = bits(4) UNKNOWN;
level = integer UNKNOWN;
extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
s2fs1walk = boolean UNKNOWN;
return AArch32.CreateFaultRecord(Fault_Alignment, ipaddress, domain, level, acctype, iswrite, extflag, debugmoe, secondstage, s2fslwalk);

aarch32/translation/faults/AArch32.AsynchExternalAbort

// AArch32.AsynchExternalAbort()
// Wrapper function for asynchronous external aborts

FaultRecord AArch32.AsynchExternalAbort(boolean parity, bit extflag)

type = if parity then Fault_AsyncParity else Fault_AsyncExternal;
ipaddress = bits(40) UNKNOWN;
domain = bits(4) UNKNOWN;
level = integer UNKNOWN;
acctype = AccType_NORMAL;
iswrite = boolean UNKNOWN;
debugmoe = bits(4) UNKNOWN;
secondstage = FALSE;
s2fslwalk = FALSE;

return AArch32.CreateFaultRecord(type, ipaddress, domain, level, acctype, iswrite, extflag, debugmoe, secondstage, s2fslwalk);

aarch32/translation/faults/AArch32.DebugFault

// AArch32.DebugFault()
// ================

FaultRecord AArch32.DebugFault(AccType acctype, boolean iswrite, bits(4) debugmoe)
ipaddress = bits(40) UNKNOWN;
domain = bits(4) UNKNOWN;
level = integer UNKNOWN;
extflag = bit UNKNOWN;
secondstage = FALSE;
s2fslwalk = FALSE;

return AArch32.CreateFaultRecord(Fault_Debug, ipaddress, domain, level, acctype, iswrite, extflag, debugmoe, secondstage, s2fslwalk);

aarch32/translation/faults/AArch32.DomainFault

// AArch32.DomainFault()
// ================

FaultRecord AArch32.DomainFault(bits(4) domain, integer level, AccType acctype, boolean iswrite)

ipaddress = bits(40) UNKNOWN;
extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
secondstage = FALSE;
s2fslwalk = FALSE;

return AArch32.CreateFaultRecord(Fault_Domain, ipaddress, domain, level, acctype, iswrite, extflag, debugmoe, secondstage, s2fslwalk);

aarch32/translation/faults/AArch32.NoFault

// AArch32.NoFault()
// ================

FaultRecord AArch32.NoFault()
ipaddress = bits(40) UNKNOWN;
domain = bits(4) UNKNOWN;
level = integer UNKNOWN;
acctype = AccType_NORMAL;
iswrite = boolean UNKNOWN;
extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
secondstage = FALSE;
s2fs1walk = FALSE;

return AArch32.CreateFaultRecord(Fault_None, ipaddress, domain, level, acctype, iswrite,
extflag, debugmoe, secondstage, s2fs1walk);

aarch32/translation/faults/AArch32.PermissionFault

// AArch32.PermissionFault()
// =========================

FaultRecord AArch32.PermissionFault(bits(40) ipaddress, bits(4) domain, integer level,
AccType acctype, boolean iswrite, boolean secondstage,
boolean s2fs1walk)

extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
return AArch32.CreateFaultRecord(Fault_Permission, ipaddress, domain, level, acctype, iswrite,
extflag, debugmoe, secondstage, s2fs1walk);

aarch32/translation/faults/AArch32.TranslationFault

// AArch32.TranslationFault()
// ==========================

FaultRecord AArch32.TranslationFault(bits(40) ipaddress, bits(4) domain, integer level,
AccType acctype, boolean iswrite, boolean secondstage,
boolean s2fs1walk)

extflag = bit UNKNOWN;
debugmoe = bits(4) UNKNOWN;
return AArch32.CreateFaultRecord(Fault_Translation, ipaddress, domain, level, acctype, iswrite,
extflag, debugmoe, secondstage, s2fs1walk);

aarch32/translation/translation/AArch32.FirstStageTranslate

// AArch32.FirstStageTranslate()
// =============================

// Perform a stage 1 translation walk. The function used by Address Translation operations is
// similar except it uses the translation regime specified for the instruction.

AddressDescriptor AArch32.FirstStageTranslate(bits(32) vaddress, AccType acctype, boolean iswrite,
boolean wasaligned, integer size)

if PSTATE_EL == EL2 then
  s1_enabled = HSCTRL.M == '1';
else if HaveEL(EL2) && !IsSecure() then
  tge = (if ELUsingAArch32(EL2) then HCR.TGE else HCR_EL2.TGE);
dc = (if ELUsingAArch32(EL2) then HCR.DC else HCR_EL2.DC);
s1_enabled = tge == '0' && dc == '0' && SCTLR.M == '1';
else
  dc = (if ELUsingAArch32(EL2) then HCR.DC else HCR_EL2.DC);
s1_enabled = dc == '0' && SCTLR.M == '1';

ipaddress = bits(40) UNKNOWN;
secondstage = FALSE;
s2fs1walk = FALSE;

if s1_enabled then // First stage enabled
use_long_descriptor_format = PSTATE.EL == EL2 || TTBCR.EAE == '1';
if use_long_descriptor_format then
  S1 = AArch32.TranslationTableWalkLD(ipaddress, vaddress, acctype, iswrite, secondstage, s2fs1walk, size);
  permissioncheck = TRUE;  domaincheck = FALSE;
else
  S1 = AArch32.TranslationTableWalkSD(vaddress, acctype, iswrite, size);
  permissioncheck = TRUE;  domaincheck = TRUE;
else
  S1 = AArch32.TranslateAddressS1Off(vaddress, acctype, iswrite);
  permissioncheck = FALSE;  domaincheck = FALSE;

// Check for unaligned data accesses to Device memory
if (!wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA) && S1.addrdesc.memattrs.type == MemType_Device && !IsFault(S1.addrdesc) then
  S1.addrdesc.fault = AArch32.AlignmentFault(acctype, iswrite, secondstage);
if !IsFault(S1.addrdesc) && domaincheck then
  (permissioncheck, abort) = AArch32.CheckDomain(S1.domain, vaddress, S1.level, acctype, iswrite);
  S1.addrdesc.fault = abort;
if !IsFault(S1.addrdesc) && permissioncheck then
  S1.addrdesc.fault = AArch32.CheckPermission(S1.perms, vaddress, S1.level, S1.domain, S1.addrdesc.paddress.NS, acctype, iswrite);

// Check for instruction fetches from Device memory not marked as execute-never. If there has
// not been a Permission Fault then the memory is not marked execute-never.
if (!IsFault(S1.addrdesc) && S1.addrdesc.memattrs.type == MemType_Device && acctype == AccType_IFETCH) then
  S1.addrdesc = AArch32.InstructionDevice(S1.addrdesc, vaddress, ipaddress, S1.level, S1.domain, acctype, iswrite, secondstage, s2fs1walk);
return S1.addrdesc;

aarch32/translation/translation/AArch32.FullTranslate

// AArch32.FullTranslate()
// =======================
// Perform both stage 1 and stage 2 translation walks for the current translation regime. The
// function used by Address Translation operations is similar except it uses the translation
// regime specified for the instruction.
AddressDescriptor AArch32.FullTranslate(bits(32) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size)

// First Stage Translation
S1 = AArch32.FirstStageTranslate(vaddress, acctype, iswrite, wasaligned, size);
if !IsFault(S1) && HasS2Translation() then
  s2fs1walk = FALSE;
  result = AArch32.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fs1walk, size);
else
  result = S1;
return result;

aarch32/translation/translation/AArch32.SecondStageTranslate

// AArch32.SecondStageTranslate()
// ==============================
// Perform a stage 2 translation walk. The function used by Address Translation operations is
// similar except it uses the translation regime specified for the instruction.
AddressDescriptor AArch32.SecondStageTranslate(AddressDescriptor S1, bits(32) vaddress,
AccType acctype, boolean iswrite, boolean wasaligned, boolean s2fs1walk, integer size)

assert HasS2Translation();
assert IsZero(S1.paddress.physicaladdress<47:40>);
if !ELUsingAArch32(EL2) then
    return AArch64.SecondStageTranslate(S1, ZeroExtend(vaddress, 64), acctype, iswrite, wasaligned, s2fs1walk, size);

s2_enabled = HCR.VM == '1' || HCR.DC == '1';
secondstage = TRUE;
if s2_enabled then                        // Second stage enabled
    ipaddress = S1.paddress.physicaladdress<39:0>;
    S2 = AArch32.TranslationTableWalkLD(ipaddress, vaddress, acctype, iswrite, secondstage, s2fs1walk, size);

    // Check for unaligned data accesses to Device memory
    if ((isaligned && acctype == AccType_IFETCH) || (acctype == AccType_DCZVA))
        && S2.addrdesc.memattrs.type == MemType_Device && !IsFault(S2.addrdesc) then
            S2.addrdesc.fault = AArch32.AlignmentFault(acctype, iswrite, secondstage);
    if !IsFault(S2.addrdesc) then
        S2.addrdesc.fault = AArch32.CheckS2Permission(S2.perms, vaddress, ipaddress, S2.level, acctype, iswrite, s2fs1walk);

    // Check for instruction fetches from Device memory not marked as execute-never. As there // has not been a Permission Fault then the memory is not marked execute-never.
    if (!s2fs1walk && !IsFault(S2.addrdesc) && S2.addrdesc.memattrs.type == MemType_Device &&
        acctype == AccType_IFETCH) then
        domain = bits(4) UNKNOWN;
        S2.addrdesc = AArch32.InstructionDevice(S2.addrdesc, vaddress, ipaddress, S2.level, domain, acctype, iswrite, secondstage, s2fs1walk);

    // Check for protected table walk
    if (s2fs1walk && !IsFault(S2.addrdesc) && HCR.PTW == '1' &&
        S2.addrdesc.memattrs.type == MemType_Device) then
        domain = bits(4) UNKNOWN;
        S2.addrdesc.fault = AArch32.PermissionFault(ipaddress, domain, S2.level, acctype, iswrite, secondstage, s2fs1walk);

    result = CombineS1S2Desc(S1, S2.addrdesc);
else
    result = S1;

return result;

aarch32/translation/translation/AArch32.SecondStageWalk

// AArch32.SecondStageWalk()
// =========================
// Perform a stage 2 translation on a stage 1 translation page table walk access.
AddressDescriptor AArch32.SecondStageWalk(AddressDescriptor S1, bits(32) vaddress, AccType acctype, boolean iswrite, integer size)

assert HasS2Translation();

s2fs1walk = TRUE;
wasaligned = TRUE;
return AArch32.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fs1walk, size);
aarch32/translation/translation/AArch32.TranslateAddress

// AArch32.TranslateAddress()
// ==========================
// Main entry point for translating an address

AddressDescriptor AArch32.TranslateAddress(bits(32) vaddress, AccType acctype, boolean iswrite, boolean wasaligned, integer size)

if !ELUsingAArch32(S1TranslationRegime()) then
    return AArch64.TranslateAddress(ZeroExtend(vaddress, 64), acctype, iswrite, wasaligned, size);
result = AArch32.FullTranslate(vaddress, acctype, iswrite, wasaligned, size);
if !(acctype IN {AccType_PTW, AccType_IC, AccType_AT}) && !IsFault(result) then
    result.fault = AArch32.CheckDebug(vaddress, acctype, iswrite, size);

// Update virtual address for abort functions
result.vaddress = ZeroExtend(vaddress);
return result;

aarch32/translation/walk/AArch32.TranslationTableWalkLD

// AArch32.TranslationTableWalkLD()
// =================================
// Returns a result of a translation table walk using the Long-descriptor format
// IMPLEMENTATIONS MIGHT CACHE INFORMATION FROM MEMORY IN ANY NUMBER OF NON-COHERENT TLB
// CACHING STRUCTURES, AND SO AVOID MEMORY ACCESSES THAT HAVE BEEN EXPRESSED IN THIS
// PSEUDOCODE. THE USE OF SUCH TLBs IS NOT EXPRESSED IN THIS PSEUDOCODE.

TLBRecord AArch32.TranslationTableWalkLD(bits(40) ipaddress, bits(32) vaddress, AccType acctype, boolean iswrite, boolean secondstage, boolean s2fs1walk, integer size)

if !secondstage then
    assert ELUsingAArch32(S1TranslationRegime());
else
    assert HaveEL(EL2) && !IsSecure() && ELUsingAArch32(EL2) && HasS2Translation();

TLBRecord result;
AddressDescriptor descaddr;
bits(64) baseregister;
bits(40) inputaddr; // Input Address is 'vaddress' for stage 1, 'ipaddress' for stage 2
domain = bits(4) UNKNOWN;
descaddr.memattrs.type = MemType_Normal;

// Fixed parameters for the page table walk:
// grainsize = Log2(Size of Table) - Size of Table is 4KB in AArch32
// stride = Log2(Address per Level) - Bits of address consumed at each level
constant integer grainsize = 12; // Log2(4KB page size)
constant integer stride = grainsize - 3; // Log2(page size / 8 bytes)

// Derived parameters for the page table walk:
// inputsize = Log2(Size of Input Address) - Input Address size in bits
// level = Level to start walk from
// This means that the number of levels after start level = 3-level

if !secondstage then
    // First stage translation
    inputaddr = ZeroExtend(vaddress);
    if PSTATE.EL == EL2 then
        inputsize = 32 - UInt(HTCR.T0SZ);
        basefound = inputsize == 32 || IsZero(inputaddr<31:inputsize>);
        disabled = FALSE;
        baseregister = HTTBR;
descaddr.memattrs = WalkAttrDecode(HTCR.SH0, HTCR.ORGN0, HTCR.IRGN0, secondstage);
reversedescriptors = HSCTLR.EE == '1';
lookupsecure = FALSE;
singlepriv = TRUE;
else
basefound = FALSE;
disabled = FALSE;
t0size = UInt(TTBCR.T0SZ);
if t0size == 0 || IsZero(inputaddr<31:(32-t0size)>)) then
  inputsize = 32 - t0size;
  basefound = TRUE;
  disabled = TTBCR.EPD0 == '1';
  baseregister = TTBR0;
descaddr.memattrs = WalkAttrDecode(TTBCR.SH0, TTBCR.ORGN0, TTBCR.IRGN0, secondstage);
t1size = UInt(TTBCR.T1SZ);
if (t1size == 0 && !basefound) || (t1size > 0 && IsOnes(inputaddr<31:(32-t1size)>)) then
  inputsize = 32 - t1size;
  basefound = TRUE;
  disabled = TTBCR.EPD1 == '1';
  baseregister = TTBR1;
descaddr.memattrs = WalkAttrDecode(TTBCR.SH1, TTBCR.ORGN1, TTBCR.IRGN1, secondstage);
end;
reversedescriptors = SCTLR.EE == '1';
lookupsecure = IsSecure();
singlepriv = FALSE;
// The starting level is the number of strides needed to consume the input address
level = 4 - RoundUp(Real(inputsize - grainsize) / Real(stride));
else
  // Second stage translation
  inputaddr = ipaddress;
  inputsize = 32 - SInt(VTCR.T0SZ);
  // VTCR.S must match VTCR.T0SZ[3]
  if VTCR.S != VTCR.T0SZ<3> then
    (-, inputsize) = ConstrainUnpredictableInteger(32-7, 32+8);
    basefound = inputsize == 40 || IsZero(inputaddr<39:inputsize>);
    disabled = FALSE;
    baseregister = VTTBR;
descaddr.memattrs = WalkAttrDecode(VTCR.IRGN0, VTCR.ORGN0, VTCR.SH0, secondstage);
  reversedescriptors = HSCTLR.EE == '1';
  lookupsecure = FALSE;
  singlepriv = TRUE;
startlevel = UInt(VTCR.SL0);
level = 2 - startlevel;
if level <= 0 then basefound = FALSE;
// Number of entries in the starting level table =
//   (Size of Input Address)/(Address per level)^(Num levels remaining)*(Size of Table)
startsizecheck = inputsize - ((3 - level)*stride + grainsize); // Log2(Num of entries)
// Check for starting level table with fewer than 2 entries or longer than 16 pages.
// Lower bound check is: startsizecheck < Log2(2 entries)
// That is, VTCR.SL0 == '00' and SInt(VTCR.T0SZ) > 1, Size of Input Address < 2^31 bytes
// Upper bound check is: startsizecheck > Log2(pagesize/8*16)
// That is, VTCR.SL0 == '01' and SInt(VTCR.T0SZ) < -2, Size of Input Address > 2^34 bytes
if startsizecheck < 1 || startsizecheck > stride + 4 then basefound = FALSE;
if !basefound || disabled then
  level = 1;           // AArch64 reports this as a level 0 fault
  result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
  return result;
if IsZero(baseregister<47:40>) then
  level = 0;
  result.addrdesc.fault = AArch32.AddressSizeFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
  return result;
// Bottom bound of the Base address is:
//   Log2(8 bytes per entry) + Log2(Number of entries in starting level table)
// Number of entries in starting level table =
//   (Size of Input Address)/(Address per level)^(Num levels remaining) x (Size of Table)
baselowerbound = 3 + inputsize - ((3-level)*stride + grainsize);  // Log2(Number of entries x 8)
baseaddress = baseregister<39:baselowerbound>:Zeros(baselowerbound);

ns_table = if lookupsecure then '0' else '1';
ap_table = '00';
xn_table = '0';
pxn_table = '0';
addrselecttop = inputsize - 1;

repeat
  addrselectbottom = (3-level)*stride + grainsize;

  bits(40) index = ZeroExtend(inputaddr<addrselecttop:addrselectbottom>:"000");
descaddr.paddress.physicaladdress = ZeroExtend(baseaddress OR index);
descaddr.paddress.NS = ns_table;

  // If there are two stages of translation, then the first stage table walk addresses
  // are themselves subject to translation
  if secondstage || !HasS2Translation() then
    descaddr2 = descaddr;
  else
    descaddr2 = AArch32.SecondStageWalk(descaddr, vaddress, acctype, iswrite, 8);
  // Check for a fault on the stage 2 walk
  if IsFault(descaddr2) then
    result.addrdesc.fault = descaddr2.fault;
    return result;

  // Update virtual address for abort functions
descaddr2.vaddress = ZeroExtend(vaddress);
desc = _Mem[descaddr2, 8, AccType_PTW];
if reversedescriptors then desc = BigEndianReverse(desc);

if desc<0> == '0' || (desc<1:0> == '01' && level == 3) then
  // Fault (00), Reserved (10), or Block (01) at level 3
  result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype,
                                                  iswrite, secondstage, s2fs1walk);
  return result;

  // Valid Block, Page, or Table entry
  if desc<1:0> == '01' || level == 3 then                 // Block (01) or Page (11)
    blocktranslate = TRUE;
  else                                                    // Table (11)
    if !IsZero(desc<47:40>) then
      result.addrdesc.fault = AArch32.AddressSizeFault(ipaddress, domain, level, acctype,
                                     iswrite, secondstage, s2fs1walk);
      return result;

    baseaddress = desc<39:grainsize>:Zeros(grainsize);
    if !secondstage then
      // Unpack the upper and lower table attributes
      ns_table = ns_table OR desc<63>;
ap_table<1> = ap_table<1> OR desc<62>;;  // read-only
      xn_table = xn_table OR desc<60>;
      // pxn_table and ap_table[0] apply only in EL1&0 translation regimes
      if !singlepriv then
        ap_table<0> = ap_table<0> OR desc<61>;  // privileged
        pxn_table = pxn_table OR desc<59>;

    level = level + 1;
    addrselecttop = addrselectbottom - 1;
    blocktranslate = FALSE;
until blocktranslate;

// Check the output address is inside the supported range
if !IsZero(desc<47:40>) then
    result.addrdesc.fault = AArch32.AddressSizeFault(ipaddress, domain, level, acctype,
    iswrite, secondstage, s2fs1walk);
    return result;

// Unpack the descriptor into address and upper and lower block attributes
outputaddress = desc<39:addrselectbottom>:inputaddr<addrselectbottom-1:0>;
// Check the access flag
if desc<10> == '0' then
    result.addrdesc.fault = AArch32.AccessFlagFault(ipaddress, domain, level, acctype,
    iswrite, secondstage, s2fs1walk);
    return result;

xn = desc<54>;
pxn = desc<53>;
contiguousbit = desc<52>;
ng = desc<11>;
sh = desc<9:8>;
ap = desc<7:6>:'1';
memattr = desc<5:2>;                                      // AttrIndx and NS bit in stage 1
result.domain = bits(4) UNKNOWN;                          // Domains not used
result.level = level;
result.blocksize = 2^((3-level)*stride + grainsize);

// Stage 1 translation regimes also inherit attributes from the tables
if !secondstage then
    result.perms.xn      = xn OR xn_table;
    result.perms.ap<2>   = ap<2> OR ap_table<1>;          // Force read-only
    // PXN, ng and AP[1] apply only in EL1&0 stage 1 translation regimes
    if !singlepriv then
        result.perms.pxn   = pxn OR pxn_table;
        // Pages from Non-secure tables are marked non-global in Secure EL1&0
        if IsSecure() then
            result.nG = nG OR ns_table;
        else
            result.nG = '0';
        else
            result.perms.ap<1> = '1';
            result.perms.pxn = '0';
            result.nG = '0';
            result.addrdesc.memattrs = AArch32.S1AttrDecode(sh, memattr<2:0>, acctype);
            result.addrdesc.paddress.NS = memattr<3> OR ns_table;
    else
        result.perms.ap<0>   = '1';
        result.addrdesc.memattrs = AArch32.S1AttrDecode(sh, memattr<2:0>, acctype);
        result.addrdesc.paddress.NS = '1';
    end
else
    result.addrdesc.paddress.physicaladdress = ZeroExtend(outputaddress);
    result.addrdesc.fault = AArch32.NoFault();
    result.contiguous = contiguousbit == '1';
    return result;

aarch32/translation/walk/AArch32.TranslationTableWalkSD

// AArch32.TranslationTableWalkSD()
// ---------------------------------
// Returns a result of a translation table walk using the Short-descriptor format
//
// Implementations might cache information from memory in any number of non-coherent TLB
// caching structures, and so avoid memory accesses that have been expressed in this
// pseudocode. The use of such TLBs is not expressed in this pseudocode.

TLBRecord AArch32.TranslationTableWalkSD(bits(32) vaddress, AccType acctype, boolean iswrite, integer size)
assert ELUsingAArch32(S1TranslationRegime());

// This is only called when address translation is enabled
TLBRecord result;
AddressDescriptor l1descaddr;
AddressDescriptor l2descaddr;
bits(40) outputaddress;

// Variables for Abort functions
ipaddress = bits(40) UNKNOWN;
secondstage = FALSE;
s2fs1walk = FALSE;

// Default setting of the domain
domain = bits(4) UNKNOWN;

// Determine correct Translation Table Base Register to use.
bits(64) ttbr;
n = UInt(TTBCR.N);
if n == 0 || IsZero(vaddress<31:(32-n)> then
ttbr = TTBR0;
disabled = (TTBCR.PD0 == '1');
else
ttbr = TTBR1;
disabled = (TTBCR.PD1 == '1');

// Check this Translation Table Base Register is not disabled.
if disabled then
level = 1;
result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
return result;

// Obtain descriptor from initial lookup.
l1descaddr.paddress.physicaladdress = ZeroExtend(ttbr<31:14-n>:vaddress<31-n:20>:’00’);
l1descaddr.paddress.NS = if IsSecure() then '0' else '1';
IRGN = ttbr<0>:ttbr<6>;            // TTBR.IRGN
RGN = ttbr<4:3>;                   // TTBR.RGN
SH = ttbr<1>:ttbr<5>;              // TTBR.S:TTBR.NOS
l1descaddr.memattrs = WalkAttrDecode(SH, RGN, IRGN, secondstage);

if !HaveEL(EL2) || IsSecure() then
// if only 1 stage of translation
l1descaddr2 = l1descaddr;
else
l1descaddr2 = AArch32.SecondStageWalk(l1descaddr, vaddress, acctype, iswrite, 4);
// Check for a fault on the stage 2 walk
if IsFault(l1descaddr2) then
result.addrdesc.fault = l1descaddr2.fault;
return result;

// Update virtual address for abort functions
l1descaddr2.vaddress = ZeroExtend(vaddress);

l1desc = _Mem[l1descaddr2, 4, AccType_PTW];
if SCTLR.EE == '1' then l1desc = BigEndianReverse(l1desc);

// Process descriptor from initial lookup.
case l1desc<1:0> of
when '00' // Fault, Reserved
   level = 1;

result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
return result;

when '01'                                              // Large page or Small page
  domain = l1desc<8:5>;
  level = 2;
  pxn = l1desc<2>;
  NS = l1desc<3>;
  // Obtain descriptor from level 2 lookup.
  l2descaddr.paddress.physicaladdress = ZeroExtend(l1desc<31:10>:vaddress<19:12>:'00');
  l2descaddr.paddress.NS = if IsSecure() then '0' else '1';
  l2descaddr.memattrs = l1descaddr.memattrs;
if !HaveEL(EL2) || IsSecure()  then
  // if only 1 stage of translation
  l2descaddr2 = l2descaddr;
else
  l2descaddr2 = AArch32.SecondStageWalk(l2descaddr, vaddress, acctype, iswrite, 4);
  // Check for a fault on the stage 2 walk
  if IsFault(l2descaddr2) then
    result.addrdesc.fault = l2descaddr2.fault;
    return result;
  // Update virtual address for abort functions
  l2descaddr2.vaddress = ZeroExtend(vaddress);
  l2desc = _Mem[l2descaddr2, 4, AccType_PTW];
  if SCTLR.EE == '1' then l2desc = BigEndianReverse(l2desc);
  // Process descriptor from level 2 lookup.
  if l2desc<1:0> == '00' then
    result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
    return result;
  nG = l2desc<11>;
  S = l2desc<10>;
  ap = l2desc<9,5:4>;
  if SCTLR.AFE == '1' && l2desc<4> == '0' then
    // Hardware access to the Access Flag is not supported in ARMv8
    result.addrdesc.fault = AArch32.AccessFlagFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
    return result;
  if l2desc<1> == '0' then                           // Large page
    xn = l2desc<15>;
    tex = l2desc<14:12>;
    c = l2desc<3>;
    b = l2desc<2>;
    blocksize = 64;
    outputaddress = ZeroExtend(l2desc<31:16>:vaddress<15:0>);
  else                                               // Small page
    tex = l2desc<8:6>;
    c = l2desc<3>;
    b = l2desc<2>;
    xn = l2desc<0>;
    blocksize = 4;
    outputaddress = ZeroExtend(l2desc<31:12>:vaddress<11:0>);
  when '1x'                                              // Section or Supersection
    NS = l1desc<19>;
    nG = l1desc<17>;
    S = l1desc<16>;
    ap = l1desc<15,11:10>;
    tex = l1desc<14:12>;

J1 ARMv8 Pseudocode
J1.2 Pseudocode for AArch32 operation
result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
return result;

when '01'                                              // Large page or Small page
  domain = l1desc<8:5>;
  level = 2;
  pxn = l1desc<2>;
  NS = l1desc<3>;
  // Obtain descriptor from level 2 lookup.
  l2descaddr.paddress.physicaladdress = ZeroExtend(l1desc<31:10>:vaddress<19:12>:'00');
  l2descaddr.paddress.NS = if IsSecure() then '0' else '1';
  l2descaddr.memattrs = l1descaddr.memattrs;
if !HaveEL(EL2) || IsSecure()  then
  // if only 1 stage of translation
  l2descaddr2 = l2descaddr;
else
  l2descaddr2 = AArch32.SecondStageWalk(l2descaddr, vaddress, acctype, iswrite, 4);
  // Check for a fault on the stage 2 walk
  if IsFault(l2descaddr2) then
    result.addrdesc.fault = l2descaddr2.fault;
    return result;
  // Update virtual address for abort functions
  l2descaddr2.vaddress = ZeroExtend(vaddress);
  l2desc = _Mem[l2descaddr2, 4, AccType_PTW];
  if SCTLR.EE == '1' then l2desc = BigEndianReverse(l2desc);
  // Process descriptor from level 2 lookup.
  if l2desc<1:0> == '00' then
    result.addrdesc.fault = AArch32.TranslationFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
    return result;
  nG = l2desc<11>;
  S = l2desc<10>;
  ap = l2desc<9,5:4>;
  if SCTLR.AFE == '1' && l2desc<4> == '0' then
    // Hardware access to the Access Flag is not supported in ARMv8
    result.addrdesc.fault = AArch32.AccessFlagFault(ipaddress, domain, level, acctype, iswrite, secondstage, s2fs1walk);
    return result;
  if l2desc<1> == '0' then                           // Large page
    xn = l2desc<15>;
    tex = l2desc<14:12>;
    c = l2desc<3>;
    b = l2desc<2>;
    blocksize = 64;
    outputaddress = ZeroExtend(l2desc<31:16>:vaddress<15:0>);
  else                                               // Small page
    tex = l2desc<8:6>;
    c = l2desc<3>;
    b = l2desc<2>;
    xn = l2desc<0>;
    blocksize = 4;
    outputaddress = ZeroExtend(l2desc<31:12>:vaddress<11:0>);
  when '1x'                                              // Section or Supersection
    NS = l1desc<19>;
    nG = l1desc<17>;
    S = l1desc<16>;
    ap = l1desc<15,11:10>;
    tex = l1desc<14:12>;

J1-5372 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.
Non-Confidential
xn = l1desc<4>;  
c = l1desc<3>;  
b = l1desc<2>;  
pxn = l1desc<0>;  
level = 1;

if SCTLR.AFE == '1' && l1desc<10> == '0' then
    // Hardware management of the Access Flag is not supported in ARMv8
    result.addrdesc.fault = AArch32.AccessFlagFault(ipaddress, domain, level, acctype, 
iswrite, secondstage, s2fs1walk);
    return result;

if l1desc<18> == '0' then                          // Section
    domain = l1desc<8:5>;
    blocksize = 1024;
    outputaddress = ZeroExtend(l1desc<31:20>:vaddress<19:0>);
else                                               // Supersection
    domain = '0000';
    blocksize = 16384;
    outputaddress = l1desc<8:5>:l1desc<23:20>:l1desc<31:24>:vaddress<23:0>;

// Decode the TEX, C, B and S bits to produce the TLBRecord's memory attributes
if SCTLR.TRE == '0' then
    if RemapRegsHaveResetValues() then
        result.addrdesc.memattrs = AArch32.DefaultTEXDecode(tex, c, b, S, acctype);
    else
        result.addrdesc.memattrs = MemoryAttributes IMPLEMENTATION_DEFINED;
    else
        result.addrdesc.memattrs = AArch32.RemappedTEXDecode(tex, c, b, S, acctype);

// Set the rest of the TLBRecord, try to add it to the TLB, and return it.
result.perms.ap = ap;
result.perms.xn = xn;
result.perms.pxn = pxn;
result.nG = nG;
result.domain = domain;
result.level = level;
result.blocksize = blocksize;
result.addrdesc.paddress.physicaladdress = ZeroExtend(outputaddress);
result.addrdesc.paddress.NS = if IsSecure() then NS else '1';
result.addrdesc.fault = AArch32.NoFault();

return result;

aarch32/translation/walk/RemapRegsHaveResetValues

boolean RemapRegsHaveResetValues();
J1.3 Shared pseudocode

This section holds the pseudocode that is common to execution in AArch64 state and in AArch32 state. Functions listed in this section are identified only by a FunctionName, without an AArch64 or AArch32 prefix. This section is organized by functional groups, with the functional groups being indicated by hierarchical path names, for example shared/debug/DebugTarget.

--- Note ---
Currently, the following pseudocode functions in this group reference C program functions, that are not linked from the pseudocode, to describe their operation:

UnsignedRecipEstimate()

Calls the C function recip_estimate(). This function is defined in Floating-point reciprocal estimate and step on page E1-2308.

UnsignedRSqrtEstimate()

Calls the C function recip_sqrt_estimate(). This function is defined in Floating-point reciprocal square root estimate and step on page E1-2309.

The top-level sections of the shared pseudocode hierarchy are:
- shared/debug
- shared/exceptions on page J1-5391.
- shared/functions on page J1-5393.
- shared/translation on page J1-5447.

J1.3.1 shared/debug

This section includes the following pseudocode functions:
- shared/debug/DebugTarget/DebugTarget on page J1-5375.
- shared/debug/DebugTarget/DebugTargetFrom on page J1-5376.
- shared/debug/FindWatchpoint/FindWatchpoint on page J1-5376.
- shared/debug/authentication/AllowExternalDebugAccess on page J1-5376.
- shared/debug/authentication/AllowExternalPMUAccess on page J1-5377.
- shared/debug/authentication/Debug_authentication on page J1-5377.
- shared/debug/authentication/ExternalNoninvasiveDebugEnabled on page J1-5377.
- shared/debug/cti/CTI_SetEventLevel on page J1-5378.
- shared/debug/cti/CTI_SignalEvent on page J1-5378.
- shared/debug/cti/CrossTrigger on page J1-5378.
- shared/debug/dccanditr/CheckForDCCInterrupts on page J1-5378.
- shared/debug/dccanditr/DBGDTRRX_EL0 on page J1-5379.
- shared/debug/dccanditr/DBGDTRTX_EL0 on page J1-5380.
- shared/debug/dccanditr/DBGDTR_EL0 on page J1-5381.
- shared/debug/dccanditr/DTR on page J1-5381.
- shared/debug/dccanditr/EDICT on page J1-5381.
- shared/debug/halting/DCPSInstruction on page J1-5382.
- shared/debug/halting/DRPSInstruction on page J1-5383.
- shared/debug/halting/DebugHalt on page J1-5383.
shared/debug/halting/DisableITRAndResumeInstructionPrefetch on page J1-5383.
shared/debug/halting/ExecuteA64 on page J1-5383.
shared/debug/halting/ExecuteT32 on page J1-5383.
shared/debug/halting/ExitDebugState on page J1-5383.
shared/debug/halting/Halt on page J1-5384.
shared/debug/halting/HaltOnBreakpointOrWatchpoint on page J1-5385.
shared/debug/halting/Halted on page J1-5385.
shared/debug/halting/HaltingAllowed on page J1-5385.
shared/debug/halting/Restarting on page J1-5385.
shared/debug/halting/StopInstructionPrefetchAndEnableITR on page J1-5385.
shared/debug/halting/UpdateEDSCRFields on page J1-5385.
shared/debug/haltingevents/CheckExceptionCatch on page J1-5386.
shared/debug/haltingevents/CheckHaltingStep on page J1-5386.
shared/debug/haltingevents/CheckOSUnlockCatch on page J1-5386.
shared/debug/haltingevents/CheckPendingOSUnlockCatch on page J1-5387.
shared/debug/haltingevents/CheckPendingResetCatch on page J1-5387.
shared/debug/haltingevents/CheckResetCatch on page J1-5387.
shared/debug/haltingevents/CheckSoftwareAccessToDebugRegisters on page J1-5387.
shared/debug/haltingevents/ExternalDebugRequest on page J1-5387.
shared/debug/haltingevents/HaltingStep_DidNotStep on page J1-5387.
shared/debug/haltingevents/HaltingStep_SteppedEX on page J1-5388.
shared/debug/haltingevents/RunHaltingStep on page J1-5388.
shared/debug/interrupts/ExternalDebugInterruptsDisabled on page J1-5388.
shared/debug/interrupts/InterruptID on page J1-5388.
shared/debug/interrupts/SetInterruptRequestLevel on page J1-5388.
shared/debug/samplebasedprofiling/CreatePCSample on page J1-5389.
shared/debug/samplebasedprofiling/EDPCSRlo on page J1-5389.
shared/debug/samplebasedprofiling/PCSample on page J1-5389.
shared/debug/softwarestep/CheckSoftwareStep on page J1-5390.
shared/debug/softwarestep/DebugExceptionReturnSS on page J1-5390.
shared/debug/softwarestep/SSAdvance on page J1-5390.
shared/debug/softwarestep/SoftwareStep_DidNotStep on page J1-5391.
shared/debug/softwarestep/SoftwareStep_SteppedEX on page J1-5391.

shared/debug/ClearStickyErrors

```c
// ClearStickyErrors()
// ==============

ClearStickyErrors()
    EDSCR.TXU = '0';            // Clear TX underrun flag
    EDSCR.RXO = '0';            // Clear RX overrun flag
    if Halted() then            // in Debug state
        EDSCR.ITO = '0';        // Clear ITR overrun flag
    EDSCR.ERR = '0';            // Clear cumulative error flag
    return;
```

shared/debug/DebugTarget

```c
// DebugTarget()
// =============

// Returns the debug exception target Exception level
```
bits(2) DebugTarget()
secure = IsSecure();
return DebugTargetFrom(secure);

shared/debug/DebugTarget/DebugTargetFrom

// DebugTargetFrom()
// ===============
bits(2) DebugTargetFrom(boolean secure)
if HaveEL(EL2) && !secure then
    if ELUsingAArch32(EL2) then
        route_to_el2 = (HDCR_TDE == '1' || HCR_TGE == '1');
    else
        route_to_el2 = (MDCR_EL2.TDE == '1' || HCR_EL2.TGE == '1');
    else
        route_to_el2 = FALSE;
if route_to_el2 then
    target = EL2;
elsif HaveEL(EL3) && HighestELUsingAArch32() && secure then
    target = EL3;
else
    target = EL1;
return target;

shared/debug/DoubleLockStatus/DoubleLockStatus

// DoubleLockStatus()
// ===============
// Returns the state of the OS Double Lock.
// FALSE if OSDLR_EL1.DLK == 0 or DBGPRCR_EL1.CORENPDRQ == 1 or the PE is in Debug state.
// TRUE if OSDLR_EL1.DLK == 1 and DBGPRCR_EL1.CORENPDRQ == 0 and the PE is in Non-debug state.
boolean DoubleLockStatus()
if ELUsingAArch32(EL1) then
    return DBGOSDLR.DLK == '1' && DBGPRCR.CORENPDRQ == '0' && !Halted();
else
    return OSDLR_EL1.DLK == '1' && DBGPRCR_EL1.CORENPDRQ == '0' && !Halted();

shared/debug/FindWatchpoint/FindWatchpoint

// FindWatchpoint()
// ===============
integer FindWatchpoint()
address = FAR[];
base = Align(address, ZVAGranuleSize());
limit = base + ZVAGranuleSize();
repeat
    for i = 0 to UInt(ID_AA64DFR0_EL1.WRPs)
        if WatchpointByteMatch(i, address) then     // Candidate found
            return i;
        address = address + 1;
    if address == limit then address = base;     // Wrap round, as this must be a DC ZVA
while address != FAR[];
return -1;                                          // No candidate found (should not happen)

shared/debug/authentication/AllowExternalDebugAccess

// AllowExternalDebugAccess()
// ===============
// Returns the status of EDPRSR.EDAD.
boolean AllowExternalDebugAccess()
  // The access may also be subject to OS lock, power-down, etc.
  if ExternalInvasiveDebugEnabled() then
    if ExternalSecureInvasiveDebugEnabled() then
      return TRUE;
    elsif HaveEL(EL3) then
      return (if ELUsingAArch32(EL3) then SDCR.EDAD else MDCR_EL3.EDAD) == '0';
    else
      return !IsSecure();
  else
    return FALSE;

shared/debug/authentication/AllowExternalPMUAccess

  // AllowExternalPMUAccess()
  // ========================
  // Returns the status of EDPRSR.EPMAD.
  boolean AllowExternalPMUAccess()
  // The access may also be subject to OS lock, power-down, etc.
  if ExternalNoninvasiveDebugEnabled() then
    if ExternalSecureNoninvasiveDebugEnabled() then
      return TRUE;
    elsif HaveEL(EL3) then
      return (if ELUsingAArch32(EL3) then SDCR.EPMAD else MDCR_EL3.EPMAD) == '0';
    else
      return !IsSecure();
  else
    return FALSE;

shared/debug/authentication/Debug_authentication

  signal DBGEN;
  signal NIDEN;
  signal SPIDEN;
  signal SPNIDEN;

shared/debug/authentication/ExternalInvasiveDebugEnabled

  // ExternalInvasiveDebugEnabled()
  // =================================
  boolean ExternalInvasiveDebugEnabled()
  // In the recommended interface, ExternalInvasiveDebugEnabled returns the state of the DBGEN signal.
  return DBGEN == HIGH;

shared/debug/authentication/ExternalNoninvasiveDebugAllowed

  // ExternalNoninvasiveDebugAllowed()
  // =================================
  boolean ExternalNoninvasiveDebugAllowed()
  // Return TRUE if Trace and Sample-based profiling are allowed
  return (ExternalNoninvasiveDebugEnabled() &&
    (IsSecure() || ExternalSecureNoninvasiveDebugEnabled() ||
    (ELUsingAArch32(EL1) && PSTATE.EL == EL0 && SDER.SUNIDEN == '1')));

shared/debug/authentication/ExternalNoninvasiveDebugEnabled

  // ExternalNoninvasiveDebugEnabled()
  // =================================
  boolean ExternalNoninvasiveDebugEnabled()
// In the recommended interface, ExternalNoninvasiveDebugEnabled returns the state of the (DBGEN // OR NIDEN) signal.
return ExternalInvasiveDebugEnabled() || NIDEN == HIGH;

shared/debug/authentication/ExternalSecureInvasiveDebugEnabled

// ExternalSecureInvasiveDebugEnabled()
//========================================================================================================

boolean ExternalSecureInvasiveDebugEnabled()
// In the recommended interface, ExternalSecureInvasiveDebugEnabled returns the state of the // (DBGEN AND SPIDEN) signal.
// CoreSight allows asserting SPIDEN without also asserting DBGEN, but this is not recommended.
if !HaveEL(EL3) && !IsSecure() then return FALSE;
return ExternalInvasiveDebugEnabled() && SPIDEN == HIGH;

shared/debug/authentication/ExternalSecureNoninvasiveDebugEnabled

// ExternalSecureNoninvasiveDebugEnabled()
//=======================================================================================================

boolean ExternalSecureNoninvasiveDebugEnabled()
// In the recommended interface, ExternalSecureNoninvasiveDebugEnabled returns the state of the // (DBGEN OR NIDEN) AND (SPIDEN OR SPNIDEN) signal.
if !HaveEL(EL3) && !IsSecure() then return FALSE;
return ExternalNoninvasiveDebugEnabled() && (SPIDEN == HIGH || SPNIDEN == HIGH);

shared/debug/cti/CTI_SetEventLevel

// Set a Cross Trigger multi-cycle input event trigger to the specified level.
CTI_SetEventLevel(CrossTriggerIn id, signal level);

shared/debug/cti/CTI_SignalEvent

// Signal a discrete event on a Cross Trigger input event trigger.
CTI_SignalEvent(CrossTriggerIn id);

shared/debug/cti/CrossTrigger

enumeration CrossTriggerOut {CrossTriggerOut_DebugRequest, CrossTriggerOut_RestartRequest, CrossTriggerOut_IRQ, CrossTriggerOut_RSV03, CrossTriggerOut_TraceExtIn0, CrossTriggerOut_TraceExtIn1, CrossTriggerOut_TraceExtIn2, CrossTriggerOut_TraceExtIn3};

enumeration CrossTriggerIn  {CrossTriggerIn_CrossHalt, CrossTriggerIn_PMUOverflow, CrossTriggerIn_RSV02, CrossTriggerIn_RSVD3, CrossTriggerIn_TraceExtOut0, CrossTriggerIn_TraceExtOut1, CrossTriggerIn_TraceExtOut2, CrossTriggerIn_TraceExtOut3};

shared/debug/dccanditr/CheckForDCCInterrupts

// CheckForDCCInterrupts()
//=======================================================================================================

CheckForDCCInterrupts()
// CheckForDCCInterrupts()
//=======================================================================================================

commrx = (EDSCR.RXfull == '1');
commtx = (EDSCR.TXfull == '0');
// COMMRX and COMMTX support is optional and not recommended for new designs.
// SetInterruptRequestLevel(InterruptID_COMMRX, if commrx then HIGH else LOW);
// SetInterruptRequestLevel(InterruptID_COMMTX, if commtx then HIGH else LOW);
// The value to be driven onto the common COMMIRQ signal.
if ELUsingAArch32(EL1) then
  commirq = ((commrx && DBGDCCINT.RX == '1') ||
             (commtx && DBGDCCINT.TX == '1'));
else
  commirq = ((commrx && MDCCINT_EL1.RX == '1') ||
             (commtx && MDCCINT_EL1.TX == '1'));
SetInterruptRequestLevel(InterruptID_COMMIRQ, if commirq then HIGH else LOW);
return;

shared/debug/dccanditr(DBGDTRRX_EL0)

// DBGDTRRX_EL0[] (external write)
// ############################################################################
// Called on writes to debug register 0x08C.
DBGDTRRX_EL0[boolean memory_mapped] = bits(32) value

  if EDPRSR<6:5,0> != '001' then                      // Check DLK, OSLK and PU bits
    IMPLEMENTATION_DEFINED "signal slave-generated error";
    return;

  if EDSCR.ERR == '1' then return;                    // Error flag set: ignore write

  // The Software lock is OPTIONAL.
  if memory_mapped && EDLSR.SLK == '1' then return;   // Software lock locked: ignore write

  if EDSCR.RXfull == '1' || (Halted() && EDSCR.MA == '1' && EDSCR.ITE == '0') then
    EDSCR.RX0 = '1';  EDSCR.ERR = '1';              // Overrun condition: ignore write
    return;

  EDSCR.RXfull = '1';
  DTRRX = value;

  if Halted() && EDSCR.MA == '1' then
    EDSCR.ITE = '0';                                // See comments in EDITR[] (external write)

    if !UsingAArch32() then
      ExecuteA64(0x5D380501<31:0>);               // A64 "MRS X1,DBGDTRRX_EL0"
      ExecuteA64(0xBB040401<31:0>);               // A64 "STR W1,[X0],#4"
      X[1] = bits(64) UNKNOWN;
    else
      ExecuteT32(0x8F40<15:0> /*hw1*/, 0x1B04<15:0> /*hw2*/);  // T32 "STR R1,[R0],#4"
      R[1] = bits(32) UNKNOWN;
    // If the store aborts, the Data Abort exception is taken and EDSCR.ERR is set to 1
    if EDSCR.ERR == '1' then
      EDSCR.RXfull = bit UNKNOWN;
      DBGDTRRX_EL0 = bits(32) UNKNOWN;
    else
      // "MRS X1,DBGDTRRX_EL0" calls DBGDTR_EL0[] (read) which clears RXfull.
      assert EDSCR.RXfull == '0';
      EDSCR.ITE = '1';                                // See comments in EDITR[] (external write)
    return;

  // DBGDTRRX_EL0[] (external read)
  // ############################################################################

  bits(32) DBGDTRRX_EL0[boolean memory_mapped]
  return DTRRX;
shared/debug dccanditr/DBGDTRTX_EL0

```c
// DBGDTRTX_EL0[] (external read)
//================
// Called on reads of debug register 0x080.

bits(32) DBGDTRTX_EL0[boolean memory_mapped]

if EDPRSR<6:5,0> != '001' then // Check DLK, OSLK and PU bits
    IMPLEMENTATION_DEFINED "signal slave-generated error";
    return bits(32) UNKNOWN;

underun = EDSCR.TXfull == '0' || (Halted() && EDSCR.MA == '1' && EDSCR.ITE == '0');
value = if underun then bits(32) UNKNOWN else DTRTX;
if EDSCR.ERR == '1' then return value; // Error flag set: no side-effects

// The Software lock is OPTIONAL.
if memory_mapped && EDLSR.SLK == '1' then return value;
if underun then
    EDSCR.TXU = '1'; EDSCR.ERR = '1'; // Underrun condition: block side-effects
    return value; // Return UNKNOWN
EDSCR.TXfull = '0';
if Halted() && EDSCR.MA == '1' then
    EDSCR.ITE = '1'; // See comments in EDITR[] (external write)
    if !UsingAArch32() then
        ExecuteA64(0xB8404401<31:0>);
        // A64 "LDR W1,[X0],#4"
    else
        ExecuteT32(0xF850<15:0> /*hw1*/, 0x1B04<15:0> /*hw2*/);
        // T32 "LDR R1,[R0],#4"
    // If the load aborts, the Data Abort exception is taken and EDSCR.ERR is set to 1
    if EDSCR.ERR == '1' then
        EDSCR.TXfull = bit UNKNOWN;
        DBGDTRTX_EL0 = bits(32) UNKNOWN;
    else
        if !UsingAArch32() then
            ExecuteA64(0xD5130501<31:0>);
            // A64 "MSR DBGDTRTX_EL0,X1"
        else
            ExecuteT32(0xEE00<15:0> /*hw1*/, 0x1E15<15:0> /*hw2*/);
            // T32 "MSR DBGDTRTXint,R1"
    // "MSR DBGDTRTX_EL0,R1" calls DBGDTR_EL0[] (write) which sets TXfull.
    assert EDSCR.TXfull == '1';
    if !UsingAArch32() then
        X[1] = bits(64) UNKNOWN;
    else
        R[1] = bits(32) UNKNOWN;
    EDSCR.ITE = '1'; // See comments in EDITR[] (external write)
    return value;

// DBGDTRTX_EL0[] (external write)
//================

DBGDTRTX_EL0[boolean memory_mapped] = bits(32) value
// The Software lock is OPTIONAL.
if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
DTRTX = value;
return;
```

---

J1-5380 Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved. Non-Confidential ARM DDI 0487A.k _iss10775 ID092916
// DBGDTR_EL0[] (write)  
// ====================
// System register writes to DBGDTR_EL0, DBGDTRTX_EL0 (AArch64) and DBGDTRTXint (AArch32)

DBGDTR_EL0[] = bits(N) value

// For MSR DBGDTR_EL0, <Rt>  N=32, value=X[t]<31:0>, X[t]<63:32> is ignored
// For MSR DBGDTR_EL0, <Xt>  N=64, value=X[t]<63:0>
assert N IN (32,64);
if EDSCR.TXfull == '1' then
  value = bits(N) UNKNOWN;
// On a 64-bit write, implement a half-duplex channel
if N == 64 then DTRRX = value<63:32>;
DTRTX = value<31:0>;  // 32-bit or 64-bit write
EDSCR.TXfull = '1';
return;

// DBGDTR_EL0[] (read)  
// ===================
// System register reads of DBGDTR_EL0, DBGDTR_RX_EL0 (AArch64) and DBGDTR_RXint (AArch32)

bits(N) DBGDTR_EL0[]

// For MRS <Rt>, DBGDTR_EL0  N=32, X[t]=Zeros(32):result
// For MRS <Xt>, DBGDTR_EL0  N=64, X[t]=result
assert N IN (32,64);
bits(N) result;
if EDSCR.RXfull == '0' then
  result = bits(N) UNKNOWN;
else
  // On a 64-bit read, implement a half-duplex channel
  // NOTE: the word order is reversed on reads with regards to writes
  if N == 64 then result<63:32> = DTRTX;
  result<31:0> = DTRRX;
  EDSCR.RXfull = '0';
  return result;

shared/debug/dccanditr/DTR

bits(32) DTRRX;
bits(32) DTRTX;

shared/debug/dccanditr/EDITR

// EDITR[] (external write)  
// ========================
// Called on writes to debug register 0x084.

EDITR[boolean memory_mapped] = bits(32) value
if EDPRS<6:5,0> != '001' then  // Check DLK, OSLK and PU bits
  IMPLEMENTATION_DEFINED "signal slave-generated error";
  return;
if EDSCR.ERR == '1' then return;  // Error flag set: ignore write
if memory_mapped && EDLSR.SLK == '1' then return;  // Software lock locked: ignore write
if !Halted() then return;  // Non-debug state: ignore write
if EDSCR.ITE == '0' || EDSCR.MA == '1' then
  EDSCR.ITE = '1';  EDSCR.ERR = '1';  // Overrun condition: block write
  return;

// ITE indicates whether the processor is ready to accept another instruction; the processor
// may support multiple outstanding instructions. Unlike the "InstrCompl" flag in v7A there

shared/debug/dccanditr/DBGDTR_EL0

// DBGDTR_EL0[] (read)  
// System register reads of DBGDTR_EL0, DBGDTR_RX_EL0 (AArch64) and DBGDTR_RXint (AArch32)

bits(N) DBGDTR_EL0[]

// For MRS <Rt>, DBGDTR_EL0  N=32, X[t]=Zeros(32):result
// For MRS <Xt>, DBGDTR_EL0  N=64, X[t]=result
assert N IN (32,64);
bits(N) result;
if EDSCR.RXfull == '0' then
  result = bits(N) UNKNOWN;
else
  // On a 64-bit read, implement a half-duplex channel
  // NOTE: the word order is reversed on reads with regards to writes
  if N == 64 then result<63:32> = DTRTX;
  result<31:0> = DTRRX;
  EDSCR.RXfull = '0';
  return result;
// is no indication that the pipeline is empty (all instructions have completed). In this
// pseudocode, the assumption is that only one instruction can be executed at a time,
// meaning ITE acts like "InstrCompl".
EDSCR.ITE = '0';

if !UsingAArch32() then
  ExecuteA64(value);
else
  ExecuteT32(value<15:0>/*hw1*/, value<31:16> /*hw2*/);
EDSCR.ITE = '1';
return;

shared/debug/halting/DCPSInstruction

// DCPSInstruction()
// =================
// Operation of the DCPS instruction in Debug state
DCPSInstruction(bits(2) target_el)

SynchronizeContext();
case target_el of
  when EL1
    if PSTATE.EL == EL2 || (PSTATE.EL == EL3 && !UsingAArch32()) then handle_el = PSTATE.EL;
    elsif HaveEL(EL2) && !IsSecure() && HCR_EL2.TGE == '1' then UndefinedFault();
    else handle_el = EL1;
  when EL2
    if !HaveEL(EL2) then UndefinedFault();
    elsif PSTATE.EL == EL3 && !UsingAArch32() then handle_el = EL3;
    elsif IsSecure() then UndefinedFault();
    else handle_el = EL2;
  when EL3
    if EDSCR.SDD == '1' || !HaveEL(EL3) then UndefinedFault();
    handle_el = EL3;
  otherwise
    Unreachable();
if ELUsingAArch32(handle_el) then
  if PSTATE.M == M32_Monitor then SCR.NS = '0';
  assert UsingAArch32(); // Cannot move from AArch64 to AArch32
case handle_el of
  when EL1
    AArch32.WriteMode(M32_Svc);
  when EL2 AArch32.WriteMode(M32_Hyp);
  when EL3 AArch32.WriteMode(M32_Monitor);
  if handle_el == EL2 then
    ELR_hyp = bits(32) UNKNOWN; HSR = bits(32) UNKNOWN;
    LR = bits(32) UNKNOWN;
    SPSR[] = bits(32) UNKNOWN;
    PSTATE.E = SCTLR[].EE;
    DLR = bits(32) UNKNOWN; DSPSR = bits(32) UNKNOWN;
  else // Targeting AArch64
    if UsingAArch32() then
      AArch64.MaybeZeroRegisterUppers();
      PSTATE.nRW = '0'; PSTATE.SP = '1'; PSTATE.EL = handle_el;
      ELR[] = bits(64) UNKNOWN; SPSR[] = bits(32) UNKNOWN; ESR[] = bits(32) UNKNOWN;
      DLR_EL0 = bits(64) UNKNOWN; DSPSR_EL0 = bits(32) UNKNOWN;
    UpdateEDSCRFields(); // Update EDSCR PE state flags.
return;

shared/debug/halting/DRPSInstruction

// DRPSInstruction()
// ================
// Operation of the A64 DRPS and T32 ERET instructions in Debug state

DRPSInstruction()

    SynchronizeContext();

    SetPSTATEFromPSR(PSR[]);

    // PSTATE.(N,Z,C,V,GE,SS,D,A,I,F) are not observable and ignored in Debug state, so
    // behave as if UNKNOWN.
    if UsingAArch32() then
        PSTATE.<N,Z,C,V,SS,D,A,I,F> = bits(13) UNKNOWN;
        // In AArch32, all instructions are T32 and unconditional.
        PSTATE.IT = '00000000'; PSTATE.T = '1';        // PSTATE.J is RES0
        DLR = bits(32) UNKNOWN; DSPSR = bits(32) UNKNOWN;
    else
        PSTATE.<N,Z,C,V,SS,D,A,I,F> = bits(9) UNKNOWN;
        DLR_EL0 = bits(64) UNKNOWN; DSPSR_EL0 = bits(32) UNKNOWN;

    UpdateEDSCRFields(); // Update EDSCR PE state flags.

    return;

shared/debug/halting/DebugHalt

custom bits(6) DebugHalt_Breakpoint     = '000111';
custom bits(6) DebugHalt_EDBGRQ         = '010011';
custom bits(6) DebugHalt_Step_Normal    = '011011';
custom bits(6) DebugHalt_Step_Exclusive  = '021111';
custom bits(6) DebugHalt_OsUnlockCatch   = '100011';
custom bits(6) DebugHalt_ResetCatch      = '100111';
custom bits(6) DebugHalt_Watchpoint      = '101011';
custom bits(6) DebugHalt_HaltInstruction = '101111';
custom bits(6) DebugHalt_ExceptionCatch  = '110111';
custom bits(6) DebugHalt_SoftwareAccess  = '110011';
custom bits(6) DebugHalt_Step_Nosyndrome = '111011';

shared/debug/halting/DisableITRAndResumeInstructionPrefetch

    DisableITRAndResumeInstructionPrefetch();

shared/debug/halting/ExecuteA64

// Execute an A64 instruction in Debug state.
ExecuteA64(bits(32) instr);

shared/debug/halting/ExecuteT32

// Execute a T32 instruction in Debug state.
ExecuteT32(bits(16) hw1, bits(16) hw2);

shared/debug/halting/ExitDebugState

// ExitDebugState()
// ===============
ExitDebugState()
assert Halted();
SynchronizeContext();

// Although EDSCR.STATUS signals that the PE is restarting, debuggers must use EDPRSR.SDR to
// detect that the PE has restarted.
EDSCR.STATUS = '000001';                     // Signal restarting
EDESR<2:0> = '000';                           // Clear any pending Halting debug events

bits(64) new_pc;
bits(32) spsr;

if UsingAArch32() then
    new_pc = ZeroExtend(DLR);
spsr = DSPSR;
else
    new_pc = DLR_EL0;
spsr = DSPSR_EL0;
// If this is an illegal return, SetPSTATEFromPSR() will set PSTATE.IL.
SetPSTATEFromPSR(spsr);                         // Can update privileged bits, even at EL0.

if UsingAArch32() then
    if ConstrainUnpredictableBool() then new_pc<0> = '0';
    BranchTo(new_pc<31:0>, BranchType_UNKNOWN);  // AArch32 branch
else
    // If targeting AArch32 then possibly zero the 32 most significant bits of the target PC
    if spsr<4> == '1' && ConstrainUnpredictableBool() then
        new_pc<63:32> = Zeros();
    BranchTo(new_pc, BranchType_DBGEXIT);         // A type of branch that is never predicted

(EDSCR.STATUS,EDPRSR.SDR) = ('000010','1');        // Atomically signal restarted
UpdateEDSCRFields();                                // Stop signalling PE state.
DisableITRAndResumeInstructionPrefetch();
return;

shared/debug/halting/Halt

// Halt()
// ======

Halt(bits(6) reason)

CTI_SignalEvent(CrossTriggerIn_CrossHalt);       // Trigger other cores to halt
if UsingAArch32() then
    DLR = ThisInstrAddr();
    DSPSR = GetPSRFromPSTATE();
    DSPSR.SS = PSTATE.SS;                   // Always save PSTATE.SS
else
    DLR_EL0 = ThisInstrAddr();
    DSPSR_EL0 = GetPSRFromPSTATE();
    DSPSR_EL0.SS = PSTATE.SS;               // Always save PSTATE.SS

EDSCR.IE = '1';    EDSCR.I0 = '0';
if IsSecure() then
    EDSCR.SD = '0';                          // If entered in Secure state, allow debug
elsif HaveEL(EL3) then
    EDSCR.SD = (if ExternalSecureInvasiveDebugEnabled() then '0' else '1');
else
    assert EDSCR.SD == '1';                  // Otherwise EDSCR.SD is RES1
EDSCR.MA = '0';
// PSTATE.{SS,D,A,I,F} are not observable and ignored in Debug state, so behave as if
// UNKNOWN. PSTATE.{N,Z,C,V,Q,GE} are also not observable, but since these are not changed on
// exception entry, this function also leaves them unchanged. PSTATE.{E,M,nRW,EL,SP} are
// unchanged. PSTATE.IL is set to 0.
if UsingAArch32() then
    PSTATE.<SS,A,I,F> = bits(4) UNKNOWN;
// In AArch32, all instructions are T32 and unconditional.
PSTATE.IT = '00000000';  PSTATE.T = '1';  // PSTATE.J is RES0
else
  PSTATE.<SS,D,A,I,F> = bits(5) UNKNOWN;
PSTATE.IL = '0';

StopInstructionPrefetchAndEnableITR();
EDSCR.STATUS = reason;                      // Signal entered Debug state
UpdateEDSCRFields();                        // Update EDSCR PE state flags.

return;

shared/debug/halting/HaltOnBreakpointOrWatchpoint

// HaltOnBreakpointOrWatchpoint()
// ==============================
// Returns TRUE if the Breakpoint and Watchpoint debug events should be considered for Debug
// state entry, FALSE if they should be considered for a debug exception.

boolean HaltOnBreakpointOrWatchpoint()
  return HaltingAllowed() && EDSCR.HDE == '1' && OSLSR_EL1.OSLK == '0';

shared/debug/halting/Halted

// Halted()
// ========

boolean Halted()
  return !(EDSCR.STATUS IN {'000001', '000010'});                     // Halted

shared/debug/halting/HaltingAllowed

// HaltingAllowed()
// ===============
// Returns TRUE if halting is currently allowed, FALSE if halting is prohibited.

boolean HaltingAllowed()
  if Halted() || DoubleLockStatus() then
    return FALSE;
  elsif IsSecure() then
    return ExternalSecureInvasiveDebugEnabled();
  else
    return ExternalInvasiveDebugEnabled();

shared/debug/halting/Restarting

// Restarting()
// ============

boolean Restarting()
  return EDSCR.STATUS == '000001';                                    // Restarting

shared/debug/halting/StopInstructionPrefetchAndEnableITR

StopInstructionPrefetchAndEnableITR();

shared/debug/halting/UpdateEDSCRFields

// UpdateEDSCRFields()
// ===================
// Update EDSCR PE state fields

UpdateEDSCRFields();
if !Halted() then
    EDSRC.EL = '00';
    EDSRC.NS = bit UNKNOWN;
    EDSRC.RW = '1111';
else
    EDSRC.EL = PSTATE.EL;
    EDSRC.NS = if IsSecure() then '0' else '1';
    bits(4) RW;
    RW<3> = (if ELUsingAArch32(EL1) then '0' else '1');
    if PSTATE.EL != EL0 then
        RW<0> = RW<1>;
    else
        RW<0> = (if UsingAArch32() then '0' else '1');
    if !HaveEL(EL2) || (HaveEL(EL3) && SCR_GEN[].NS == '0') then
        RW<2> = RW<1>;
    else
        RW<2> = (if ELUsingAArch32(EL2) then '0' else '1');
    if !HaveEL(EL3) then
        RW<3> = RW<2>;
    else
        RW<3> = (if ELUsingAArch32(EL3) then '0' else '1');
    // The least-significant bits of EDSCR.RW are UNKNOWN if any higher EL is using AArch32.
    if RW<3> == '0' then RW<2:0> = bits(3) UNKNOWN;
    elsif RW<2> == '0' then RW<1:0> = bits(2) UNKNOWN;
    elsif RW<1> == '0' then RW<0> = bit UNKNOWN;
    EDSRC.RW = RW;
return;

shared/debug/haltingevents/CheckExceptionCatch

// CheckExceptionCatch()
// =====================
// Check whether an Exception Catch debug event is set on the current Exception level

CheckExceptionCatch()
    // Called after taking an exception, that is, such that IsSecure() and PSTATE.EL are correct
    // for the exception target.
    base = if IsSecure() then 0 else 4;
    if HaltingAllowed() && EDECCR<UInt(PSTATE.EL) + base> == '1' then
        Halt(DebugHalt_ExceptionCatch);

shared/debug/haltingevents/CheckHaltingStep

// CheckHaltingStep()
// =================
// Check whether EDESR.SS has been set by Halting Step

CheckHaltingStep()
    if HaltingAllowed() && EDESR.SS == '1' then
        // The STATUS code depends on how we arrived at the state where EDESR.SS == 1.
        if HaltingStep_DidNotStep() then
            Halt(DebugHalt_Step_NoSyndrome);
        elsif HaltingStep_SteppedEX() then
            Halt(DebugHalt_Step_Exclusive);
        else
            Halt(DebugHalt_Step_Normal);

shared/debug/haltingevents/CheckOSUnlockCatch

// CheckOSUnlockCatch()
// ====================
// Called on unlocking the OS Lock to pend an OS Unlock Catch debug event
CheckOSUnlockCatch()
    if EDECR.OSUCE == '1' && !Halted() then EDESR.OSUC = '1';

shared/debug/haltingevents/CheckPendingOSUnlockCatch
    // CheckPendingOSUnlockCatch()
    // -------------------------------------
    // Check whether EDESR.OSUC has been set by an OS Unlock Catch debug event
    CheckPendingOSUnlockCatch()
        if HaltingAllowed() && EDESR.OSUC == '1' then
            Halt(DebugHalt_OSUnlockCatch);

shared/debug/haltingevents/CheckPendingResetCatch
    // CheckPendingResetCatch()
    // -------------------------------
    // Check whether EDESR.RC has been set by a Reset Catch debug event
    CheckPendingResetCatch()
        if HaltingAllowed() && EDESR.RC == '1' then
            Halt(DebugHalt_ResetCatch);

shared/debug/haltingevents/CheckResetCatch
    // CheckResetCatch()
    // -----------------
    // Called after reset
    CheckResetCatch()
        if EDECR.RCE == '1' then
            EDESR.RC = '1';
            // If halting is allowed then halt immediately
            if HaltingAllowed() then Halt(DebugHalt_ResetCatch);

shared/debug/haltingevents/CheckSoftwareAccessToDebugRegisters
    // CheckSoftwareAccessToDebugRegisters()
    // -------------------------------------
    // Check for access to Breakpoint and Watchpoint registers.
    CheckSoftwareAccessToDebugRegisters()
        os_lock = (if ELUsingAArch32(EL1) then DBGOSLSR.OSLK else OSLSR_EL1.OSLK);
        if HaltingAllowed() && EDSCR.TDA == '1' && os_lock == '0' then
            Halt(DebugHalt_SoftwareAccess);

shared/debug/haltingevents/ExternalDebugRequest
    // ExternalDebugRequest()
    // ----------------------
    ExternalDebugRequest()
        if HaltingAllowed() then
            Halt(DebugHalt_EDBGRQ);
        // Otherwise the CTI continues to assert the debug request until it is taken.

shared/debug/haltingevents/HaltingStep_DidNotStep
    // Returns TRUE if the previously executed instruction was executed in the inactive state, that is,
    // if it was not itself stepped.
    boolean HaltingStep_DidNotStep();
shared/debug/haltingevents/HaltingStep_SteppedEX

// Returns TRUE if the previously executed instruction was a Load-Exclusive class instruction
// executed in the active-not-pending state.
boolean HaltingStep_SteppedEX();

shared/debug/haltingevents/RunHaltingStep

// RunHaltingStep()
// ================
RunHaltingStep(boolean exception_generated, bits(2) exception_target, boolean syscall,
   boolean reset)
// "exception_generated" is TRUE if the previous instruction generated a synchronous exception
// or was cancelled by an asynchronous exception.
// if "exception_generated" is TRUE then "exception_target" is the target of the exception, and
// "syscall" is TRUE if the exception is a synchronous exception where the preferred return
// address is the instruction following that which generated the exception.
// "reset" is TRUE if exiting reset state into the highest EL.
if reset then assert !Halted(); // Cannot come out of reset halted
active = EDECR.SS == '1' && !Halted();
if active && reset then // Coming out of reset with EDECR.SS set.
   EDESR.SS = '1';
elsif active && HaltingAllowed() then
   if exception_generated && exception_target == EL3 then
      advance = syscall || ExternalSecureInvasiveDebugEnabled();
   else
      advance = TRUE;
   if advance then EDESR.SS = '1';
   return;

shared/debug/interrupts/ExternalDebugInterruptsDisabled

// ExternalDebugInterruptsDisabled()
// =================================
// Determine whether EDSCR disables interrupts routed to 'target'
boolean ExternalDebugInterruptsDisabled(bits(2) target)
case target of
   when EL3
      int_dis = (EDSCR.INTdis == '11' && ExternalSecureInvasiveDebugEnabled());
   when EL2
      int_dis = (EDSCR.INTdis == '1x' && ExternalInvasiveDebugEnabled());
   when EL1
      if IsSecure() then
         int_dis = (EDSCR.INTdis == '1x' && ExternalSecureInvasiveDebugEnabled());
      else
         int_dis = (EDSCR.INTdis != '00' && ExternalInvasiveDebugEnabled());
      return int_dis;

shared/debug/interrupts/InterruptID

enumeration InterruptID {InterruptID_PMUIRQ, InterruptID_COMMIRQ, InterruptID_CTIIRQ,
   InterruptID_COMMRX, InterruptID_COMMTX};

shared/debug/interrupts/SetInterruptRequestLevel

// Set a level-sensitive interrupt to the specified level.
SetInterruptRequestLevel(InterruptID id, signal level);
shared/debug/samplebasedprofiling/CreatePCSample

// CreatePCSample()
// ================
CreatePCSample()
// In a simple sequential execution of the program, CreatePCSample is executed each time the PE
// executes an instruction that can be sampled. An implementation is not constrained such that
// reads of EDPCSRlo return the current values of PC, etc.

pc_sample.valid = ExternalNoninvasiveDebugAllowed() && !Halted();
pc_sample.pc = ThisInstrAddr();
pc_sample.el = PSTATE.EL;
if UsingAArch32() then pc_sample.rw = '0' else '1';
if IsSecure() then pc_sample.ns = '0' else '1';
if ELUsingAArch32(EL1) then pc_sample.contextidr = CONTEXTIDR else CONTEXTIDR_EL1;
if HaveEL(EL2) && !IsSecure() then pc_sample.vmid = if ELUsingAArch32(EL2) then VTTBR.VMID else VTTBR_EL2.VMID;
return;

shared/debug/samplebasedprofiling/EDPCSRlo

// EDPCSRlo[] (read)
// ===============

bits(32) EDPCSRlo[boolean memory_mapped]

if EDPRSR<6:5,0> != '001' then                      // Check DLK, OSLK and PU bits
    IMPLEMENTATION_DEFINED "signal slave-generated error";
    return bits(32) UNKNOWN;
// The Software lock is OPTIONAL.
update = !memory_mapped || EDLSR.SLK == '0';        // Software locked: no side-effects

if pc_sample.valid then
    sample = pc_sample.pc<31:0>;
    if update then
        EDPCSRhi = (if pc_sample.rw == '0' then Zeros(32) else pc_sample.pc<63:32>);  
        EDCIDSR = pc_sample.contextidr;
        EDVIDSR.VMID = (if HaveEL(EL2) && pc_sample.ns == '1' && pc_sample.el IN {EL1,EL0}  
            then pc_sample.vmid else Zeros(8));
        EDVIDSR.NS = pc_sample.ns;
        EDVIDSR.E2 = (if pc_sample.el == EL2 then '1' else '0');
        EDVIDSR.E3 = (if pc_sample.el == EL3 then '1' else '0') AND pc_sample.rw;
        // The conditions for setting HV are not specified if PCSRhi is zero.  
        // An example implementation may be "pc_sample.rw".
        EDVIDSR.HV = (if !IsZero(EDPCSRhi) then '1' else bit IMPLEMENTATION_DEFINED "0 or 1");
    else
        sample = Ones(32);
        if update then
            EDPCSRhi = bits(32) UNKNOWN;
            EDCIDSR = bits(32) UNKNOWN;
            EDVIDSR = (bits(4) UNKNOWN):Zeros(20):(bits(8) UNKNOWN);

    return sample;

shared/debug/samplebasedprofiling/PCSample

type PCSample is (                  
    boolean valid,                  
    bits(64) pc,                    
    bits(2) el,                     
    bit rw,                         
    bit ns,                         
    bits(32) contextidr,            
    bits(8) vmid                   
)
shared/debug/softwarestep/CheckSoftwareStep

// CheckSoftwareStep()
// ================
// Take a Software Step exception if in the active-pending state

CheckSoftwareStep()

// Other self-hosted debug functions will call AArch32.GenerateDebugExceptions() if called from
// AArch32 state. However, because Software Step is only active when the debug target Exception
// level is using AArch64, CheckSoftwareStep only calls AArch64.GenerateDebugExceptions().
if !ELUsingAArch32(DebugTarget()) && AArch64.GenerateDebugExceptions() then
    if MDSCR_EL1.SS == '1' && PSTATE.SS == '0' then
        AArch64.SoftwareStepException();

shared/debug/softwarestep/DebugExceptionReturnSS

// DebugExceptionReturnSS()
// ======================
// Returns value to write to PSTATE.SS on an exception return or Debug state exit.

bit DebugExceptionReturnSS(bits(32) spsr)

    assert Halted() || Restarting() || PSTATE.EL != EL0;

    SS_bit = '0';

    if MDSCR_EL1.SS == '1' then
        if Restarting() then
            enabled_at_source = FALSE;
        elsif UsingAArch32() then
            enabled_at_source = AArch32.GenerateDebugExceptions();
        else
            enabled_at_source = AArch64.GenerateDebugExceptions();
        end

        if IllegalExceptionReturn(spsr) then
            dest = PSTATE.EL;
        else
            (valid, dest) = ELFromSPSR(spsr); assert valid;

            secure = IsSecureBelowEL3() || dest == EL3;

            if ELUsingAArch32(dest) then
                enabled_at_dest = AArch32.GenerateDebugExceptionsFrom(dest, secure);
            else
                mask = spsr<9>;
                enabled_at_dest = AArch64.GenerateDebugExceptionsFrom(dest, secure, mask);
            end

            ELD = DebugTargetFrom(secure);
            if !ELUsingAArch32(ELd) && !enabled_at_source && enabled_at_dest then
                SS_bit = spsr<21>;
                return SS_bit;

shared/debug/softwarestep/SSAdvance

// SSAdvance()
// ===========
// Advance the Software Step state machine.

SSAdvance()

// A simpler implementation of this function just clears PSTATE.SS to zero regardless of the
// current Software Step state machine. However, this check is made to illustrate that the
// processor only needs to consider advancing the state machine from the active-not-pending
// state.
target = DebugTarget();
step_enabled = !ELUsingAArch32(target) && MDSCR_EL1.SS == '1';
active_not_pending = step_enabled && PSTATE.SS == '1';

if active_not_pending then PSTATE.SS = '0';
return;

shared/debug/softwarestep/SoftwareStep_DidNotStep

// Returns TRUE if the previously executed instruction was executed in the inactive state, that is,
// if it was not itself stepped.
boolean SoftwareStep_DidNotStep();

shared/debug/softwarestep/SoftwareStep_SteppedEX

// Returns TRUE if the previously executed instruction was a Load-Exclusive class instruction
// executed in the active-not-pending state.
boolean SoftwareStep_SteppedEX();

J1.3.2 shared/exceptions

This section includes the following pseudocode functions:

• shared/exceptions/exceptions/ConditionSyndrome
• shared/exceptions/exceptions/Exception on page J1-5392
• shared/exceptions/exceptions/ExceptionRecord on page J1-5392
• shared/exceptions/exceptions/ExceptionSyndrome on page J1-5392
• shared/exceptions/traps/ReservedValue on page J1-5393
• shared/exceptions/traps/UnallocatedEncoding on page J1-5393

shared/exceptions/exceptions/ConditionSyndrome

// ConditionSyndrome()
// ================
// Return CV and COND fields of instruction syndrome

bits(5) ConditionSyndrome()

bits(5) syndrome;

if UsingAArch32() then
cond = AArch32.CurrentCond();
if PSTATE.T == '0' then
    // A32
    syndrome<4> = '1';
    // A conditional A32 instruction that is known to pass its condition code check
    // can be presented either with COND set to 0x5, the value for unconditional, or
    // the COND value held in the instruction.
    if ConditionHolds(cond) && ConstrainUnpredictableBool() then
        syndrome<3:0> = '1110';
    else
        syndrome<3:0> = cond;
else
    // T32
    // When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
    // = CV set to 0 and COND is set to an UNKNOWN value
    // = CV set to 1 and COND is set to the condition code for the condition that
    //   applied to the instruction.
    if boolean IMPLEMENTATION_DEFINED "Condition valid for trapped T32" then
        syndrome<4> = '1';
        syndrome<3:0> = cond;
    else
        syndrome<4> = '0';
syndrome<3:0> = bits(4) UNKNOWN;
else
  syndrome<4> = '1';
  syndrome<3:0> = '1110';
return syndrome;

shared/exceptions/exceptions/Exception

enumeration Exception {Exception_Uncategorized,      // Uncategorized or unknown reason
  Exception_WFxTrap,                                 // Trapped WFI or WFE instruction
  Exception_CPI5RTTrap,                              // Trapped AArch32 MCR or MRC access to CPI5
  Exception_CPI5RTTrap,                              // Trapped AArch32 MCR or MRC access to CPI5
  Exception_CPI4RTTrap,                              // Trapped AArch32 MCR or MRC access to CPI4
  Exception_CPI4DTTrap,                              // Trapped AArch32 LDC or STC access to CPI4
  Exception_AdvSIMDFPAccessTrap,                     // HCPR-trapped access to SIMD or FP
  Exception_FPIDTrap,                                // Trapped access to SIMD or FP ID register
  Exception_CP14RRTTrap,                             // Trapped BXJ instruction not supported in ARMv8
  Exception_IllegalState,                           // Illegal Execution state
  Exception_SupervisorCall,                         // Supervisor Call
  Exception_HypervisorCall,                         // Hypervisor Call
  Exception_MonitorCall,                             // Monitor Call or Trapped SMC instruction
  Exception_SystemRegisterTrap,                      // Trapped MRS or MSR system register access
  Exception_InstructionAbort,                        // Instruction Abort or Prefetch Abort
  Exception_PCAlignment,                             // PC alignment fault
  Exception_DataAbort,                               // Data Abort
  Exception_SPAlignment,                             // SP alignment fault
  Exception_FPTrappedException,                      // IEEE trapped FP exception
  Exception_SError,                                  // SError interrupt
  Exception_Breakpoint,                             // (Hardware) Breakpoint
  Exception_SoftwareStep,                            // Software Step
  Exception_Watchpoint,                              // Watchpoint
  Exception_SoftwareBreakpoint,                      // Software Breakpoint Instruction
  Exception_VectorCatch,                             // AArch32 Vector Catch
  Exception_IRQ,                                     // IRQ interrupt
  Exception_FIQ};                                    // FIQ interrupt

shared/exceptions/exceptions/ExceptionRecord

type ExceptionRecord is (Exception type,            // Exception class
  bits(25) syndrome,                                 // Syndrome record
  bits(64) vaddress,                                 // Virtual fault address
  boolean ipavalid,                                  // Physical fault address is valid
  bits(48) ipaddress)                                // Physical fault address for second stage faults

shared/exceptions/exceptions/ExceptionSyndrome

  // ExceptionSyndrome()
  // ===============
  // Return a blank exception syndrome record for an exception of the given type.

  ExceptionRecord ExceptionSyndrome(Exception type)

    ExceptionRecord r;
    r.type = type;
    // Initialize all other fields
    r.syndrome = Zeros();
    r.vaddress = Zeros();
    r.ipavalid = FALSE;
    r.ipaddress = Zeros();
    return r;
shared/exceptions/traps/ReservedValue

// ReservedValue()
// ===============
ReservedValue()
    if UsingAArch32() && !AArch32.GeneralExceptionsToAArch64() then
        AArch32.TakeUndefInstrException();
    else
        AArch64.UndefinedFault();

shared/exceptions/traps/UnallocatedEncoding

// UnallocatedEncoding()
// =====================
UnallocatedEncoding()
    if UsingAArch32() && AArch32.ExecutingCP10or11Instr() then
        FPEXC.DEX = '0';
    if UsingAArch32() && !AArch32.GeneralExceptionsToAArch64() then
        AArch32.TakeUndefInstrException();
    else
        AArch64.UndefinedFault();

J1.3.3 shared/functions

This section includes the following pseudocode functions:

• shared/functions/aborts/EncodeLDFSC on page J1-5397.
• shared/functions/aborts/IPAValid on page J1-5398.
• shared/functions/aborts/IsAsyncAbort on page J1-5398.
• shared/functions/aborts/IsDebugException on page J1-5398.
• shared/functions/aborts/IsExternalAbort on page J1-5398.
• shared/functions/aborts/IsExternalSyncAbort on page J1-5399.
• shared/functions/aborts/IsFault on page J1-5399.
• shared/functions/aborts/IsSErrorInterrupt on page J1-5399.
• shared/functions/aborts/IsSecondStage on page J1-5399.
• shared/functions/aborts/LSInstructionSyndrome on page J1-5400.
• shared/functions/common/ASR on page J1-5400.
• shared/functions/common/ASR_C on page J1-5400.
• shared/functions/common/Abs on page J1-5400.
• shared/functions/common/Align on page J1-5400.
• shared/functions/common/BitCount on page J1-5401.
• shared/functions/common/CountLeadingSignBits on page J1-5401.
• shared/functions/common/CountLeadingZeroBits on page J1-5401.
• shared/functions/common/Elem on page J1-5401.
• shared/functions/common/Extend on page J1-5401.
• shared/functions/common/HighestSetBit on page J1-5402.
• shared/functions/common/Int on page J1-5402.
• shared/functions/common/IsOnes on page J1-5402.
• shared/functions/common/IsZero on page J1-5402.
• shared/functions/common/IsZeroBit on page J1-5402.
• shared/functions/common/LSL on page J1-5402.
• shared/functions/common/LSL_C on page J1-5403.
• shared/functions/common/LSR on page J1-5403.
• shared/functions/common/LSR_C on page J1-5403.
• shared/functions/common/LowestSetBit on page J1-5403.
• shared/functions/common/Max on page J1-5403.
• shared/functions/common/Min on page J1-5404.
• shared/functions/common/NOT on page J1-5404.
• shared/functions/common/Ones on page J1-5404.
• shared/functions/common/ROR on page J1-5404.
• shared/functions/common/ROR_C on page J1-5404.
• shared/functions/common/Replicate on page J1-5404.
• shared/functions/common/RoundDown on page J1-5405.
• shared/functions/common/RoundTowardsZero on page J1-5405.
• shared/functions/common/RoundUp on page J1-5405.
• shared/functions/common/SignExtend on page J1-5405.
• shared/functions/common/UInt on page J1-5405.
• shared/functions/common/ZeroExtend on page J1-5405.
• shared/functions/common/Zeros on page J1-5406.
• shared/functions/crc/BitReverse on page J1-5406.
• shared/functions/crc/HaveCRCExt on page J1-5406.
• shared/functions/crc/Polys32Mod2 on page J1-5406.
• shared/functions/crypto/AESInvMixColumns on page J1-5406.
• shared/functions/crypto/AESInvShiftRows on page J1-5407.
• shared/functions/crypto/AESShiftRows on page J1-5407.
• shared/functions/crypto/AESSubBytes on page J1-5407.
• shared/functions/crypto/HaveCryptoExt on page J1-5407.
• shared/functions/crypto/ROL on page J1-5407.
• shared/functions/crypto/SHA256hash on page J1-5407.
• shared/functions/crypto/SHAchoose on page J1-5407.
• shared/functions/crypto/SHAhashSIGMA0 on page J1-5408.
• shared/functions/crypto/SHAhashSIGMA1 on page J1-5408.
• shared/functions/crypto/SHAmajority on page J1-5408.
• shared/functions/crypto/SHAarity on page J1-5408.
• shared/functions/exclusive/ClearExclusiveByAddress on page J1-5408.
• shared/functions/exclusive/ClearExclusiveLocal on page J1-5408.
• shared/functions/exclusive/ClearExclusiveMonitors on page J1-5408.
• shared/functions/exclusive/ExclusiveMonitorsStatus on page J1-5408.
• shared/functions/exclusive/IsExclusiveGlobal on page J1-5409.
• shared/functions/exclusive/IsExclusiveLocal on page J1-5409.
• shared/functions/exclusive/MarkExclusiveGlobal on page J1-5409.
• shared/functions/exclusive/MarkExclusiveLocal on page J1-5409.
• shared/functions/exclusive/ProcessorID on page J1-5409.
• shared/functions/float/fixedtofp/FixedToFP on page J1-5409.
• shared/functions/float/fpabs/FP Abs on page J1-5409.
• shared/functions/float/fpadd/FP Add on page J1-5410.
• shared/functions/float/fpcompare/FPCompare on page J1-5410.
• shared/functions/float/fpcompareeq/FPCompareEQ on page J1-5410.
• shared/functions/float/fpcomparege/FPCompareGE on page J1-5411.
• shared/functions/float/fpcomparegt/FPCompareGT on page J1-5411.
• shared/functions/float/fpconvert/FPConvert on page J1-5411.
• shared/functions/float/fpconvertnan/FPConvertNaN on page J1-5412.
• shared/functions/float/fpcretype/FPCreateType on page J1-5412.
• shared/functions/float/fpdecodeerm/FPDecodeRM on page J1-5412.
• shared/functions/float/fpdecoderounding/FPDecodeRounding on page J1-5413.
• shared/functions/float/fpdefaultnan/FPDefaultNaN on page J1-5413.
• shared/functions/float/fpdiv/FPDiv on page J1-5413.
• shared/functions/float/fpxc/FPExc on page J1-5413.
• shared/functions/float/fpinfinity/FPInfinity on page J1-5414.
• shared/functions/float/fpmx/FPMax on page J1-5414.
• shared/functions/float/fpmxnormal/FPMaxNormal on page J1-5414.
• shared/functions/float/fpmxnum/FPMxNum on page J1-5414.
• shared/functions/float/fpmxnum/FPMin on page J1-5415.
• shared/functions/float/fpmxnum/FPMxNum on page J1-5415.
• shared/functions/float/fpmul/FPMul on page J1-5415.
• shared/functions/float/fpmuladd/FPMulAdd on page J1-5416.
• shared/functions/float/fpmulx/FPMulX on page J1-5417.
• shared/functions/float/fpneg/FPNeg on page J1-5417.
• shared/functions/float/fponepointfive/FPOnePointFive on page J1-5417.
• shared/functions/float/fpprocessexception/FPProcessException on page J1-5417.
• shared/functions/float/fpprocessnan/FPProcessNaN on page J1-5418.
• shared/functions/float/fpprocessnans/FPProcessNaNs on page J1-5418.
• shared/functions/float/fpprocessnans3/FPProcessNaNs3 on page J1-5419.
• shared/functions/float/fprecipestimate/FPRecipEstimate on page J1-5419.
• shared/functions/float/fprecpx/FPRecpX on page J1-5420.
• shared/functions/float/fprround/FPRound on page J1-5421.
• shared/functions/float/fprrounding/FPRound on page J1-5423.
• shared/functions/float/fprroundingmode/FPRoundMode on page J1-5423.
• shared/functions/float/fprroundint/FPRoundInt on page J1-5423.
• shared/functions/float/fprsqtestimate/FPRSqrtEstimate on page J1-5424.
• shared/functions/float/fpsqrt/FPsqrt on page J1-5425.
• shared/functions/float/fpsub/FPSub on page J1-5425.
• shared/functions/float/fpthree/FPThree on page J1-5425.
• shared/functions/float/fptofixed/FPToFixed on page J1-5426.
• shared/functions/float/fptowp/FPTwo on page J1-5426.
• shared/functions/float/fptype/FPType on page J1-5427.
• shared/functions/float/fpunpack/FPUpack on page J1-5427.
• shared/functions/float/fpzero/FPZero on page J1-5428.
• shared/functions/float/vfpeexpandimm/VFPExpandImm on page J1-5428.
• shared/functions/integer/AddWithCarry on page J1-5428.
• shared/functions/memory/AccType on page J1-5429.
• shared/functions/memory/AddrsTop on page J1-5429.
• shared/functions/memory/AddressDescriptor on page J1-5429.
• shared/functions/memory/Allocation on page J1-5429.
• shared/functions/memory/BigEndian on page J1-5429.
• shared/functions/memory/BigEndianReverse on page J1-5430.
• shared/functions/memory/BranchAddr on page J1-5430.
• shared/functions/memory/Cacheability on page J1-5430.
• shared/functions/memory/DataMemoryBarrier on page J1-5430.
• shared/functions/memory/DataSynchronizationBarrier on page J1-5430.
• shared/functions/memory/DeviceType on page J1-5430.
shared/functions/system/InstrSet on page J1-5440.
shared/functions/system/InstructionSynchronizationBarrier on page J1-5440.
shared/functions/system/InterruptPending on page J1-5440.
shared/functions/system/IsSecure on page J1-5440.
shared/functions/system/IsSecureBelowEL3 on page J1-5441.
shared/functions/system/Mode_Bits on page J1-5441.
shared/functions/system/PLOfEL on page J1-5441.
shared/functions/system/PSTATE on page J1-5441.
shared/functions/system/PrivilegeLevel on page J1-5441.
shared/functions/system/ProcState on page J1-5441.
shared/functions/system/RestoredITBits on page J1-5442.
shared/functions/system/SCRType on page J1-5442.
shared/functions/system/SCR_GEN on page J1-5442.
shared/functions/system/PrivilegeLevel on page J1-5442.
shared/functions/system/PrivilegeLevel on page J1-5442.
shared/functions/system/ProcState on page J1-5441.
shared/functions/system/SynchronizeContext on page J1-5443.
shared/functions/system/TakeUnmaskedPhysicalSErrorInterrupts on page J1-5443.
shared/functions/system/TakeUnmaskedSErrorInterrupts on page J1-5443.
shared/functions/system/ThisInstr on page J1-5443.
shared/functions/system/ThisInstrLength on page J1-5444.
shared/functions/system/Unreachable on page J1-5444.
shared/functions/system/UsingAArch32 on page J1-5444.
shared/functions/system/WaitForEvent on page J1-5444.
shared/functions/system/WaitForInterrupt on page J1-5444.
shared/functions/unpredictable/ConstrainUnpredictable on page J1-5444.
shared/functions/unpredictable/ConstrainUnpredictable on page J1-5444.
shared/functions/unpredictable/ConstrainUnpredictableBits on page J1-5444.
shared/functions/unpredictable/ConstrainUnpredictableBool on page J1-5444.
shared/functions/unpredictable/ConstrainUnpredictableInteger on page J1-5445.
shared/functions/unpredictable/ConstrainUnpredictable on page J1-5445.
shared/functions/vector/AdvSIMDExpandImm on page J1-5445.
shared/functions/vector/PolynomialMult on page J1-5446.
shared/functions/vector/SatQ on page J1-5446.
shared/functions/vector/UnsignedSatQ on page J1-5447.
shared/functions/vector/UnsignedRSqrtEstimate on page J1-5446.
shared/functions/vector/UnsignedRecipEstimate on page J1-5447.
shared/functions/vector/UnsignedRecipEstimate on page J1-5447.

shared/functions/aborts/EncodeLDFSC

    // EncodeLDFSC()
    // =============
    // Function that gives the Long-descriptor FSC code for types of Fault

    bits(6) EncodeLDFSC(Fault type, integer level)

    bits(6) result;
    case type of
        when Fault_AddressSize          result = '0000':level<1:0>; assert level IN {0,1,2,3};
        when Fault_AddressSize          result = '0010':level<1:0>; assert level IN {1,2,3};
        when Fault_Permission           result = '0011':level<1:0>; assert level IN {1,2,3};
        when Fault_Translation          result = '0001':level<1:0>; assert level IN {0,1,2,3};
        when Fault_SyncExternal         result = '010000';
        when Fault_SyncExternalOnWalk   result = '0101':level<1:0>; assert level IN {0,1,2,3};
when Fault_SyncParity          result = '011000';
when Fault_SyncParityOnWalk    result = '0111':level<1:0>; assert level IN {0,1,2,3};
when Fault_AsyncParity         result = '011001';
when Fault_AsyncExternal       result = '010001';
when Fault_Alignment           result = '100001';
when Fault_Debug               result = '100010';
when Fault_TLBConflict         result = '110000';
when Fault_Lockdown            result = '110100';  // IMPLEMENTATION DEFINED
when Fault_Exclusive           result = '110101';  // IMPLEMENTATION DEFINED
otherwise                      Unreachable();
return result;

shared/functions/aborts/IPAValid

// IPAValid()
// ===========
// Return TRUE if the IPA is reported for the abort

boolean IPAValid(FaultRecord fault)
assert fault.type != Fault_None;
if fault.s2fs1walk then
    return fault.type IN {Fault_AccessFlag, Fault_Permission, Fault_Translation,
                          Fault_AddressSize};
elsif fault.secondstage then
    return fault.type IN {Fault_AccessFlag, Fault_Translation, Fault_AddressSize};
else
    return FALSE;

shared/functions/aborts/IsAsyncAbort

// IsAsyncAbort()
// ==============
// Returns TRUE if the abort currently being processed is an asynchronous abort, and FALSE
// otherwise.

boolean IsAsyncAbort(Fault type)
assert type != Fault_None;
return (type IN {Fault_AsyncExternal, Fault_AsyncParity});

shared/functions/aborts/IsDebugException

// IsDebugException()
// ================

boolean IsDebugException(FaultRecord fault)
assert fault.type != Fault_None;
return fault.type == Fault_Debug;

shared/functions/aborts/IsExternalAbort

// IsExternalAbort()
// ===============

boolean IsExternalAbort(Fault type)
assert type != Fault_None;
return (type IN {Fault_SyncExternal, Fault_SyncParity, Fault_SyncExternalOnWalk, Fault_SyncParityOnWalk, Fault_AsyncExternal, Fault_AsyncParity });

// IsExternalAbort()
// ===============

boolean IsExternalAbort(FaultRecord fault)
return IsExternalAbort(fault.type);

shared/functions/aborts/IsExternalSyncAbort

// IsExternalSyncAbort()
// ================
// Returns TRUE if the abort currently being processed is an external synchronous abort and FALSE otherwise.

boolean IsExternalSyncAbort(Fault type)
assert type != Fault_None;
return (type IN {Fault_SyncExternal, Fault_SyncParity, Fault_SyncExternalOnWalk, Fault_SyncParityOnWalk});

// IsExternalSyncAbort()
// ================

boolean IsExternalSyncAbort(FaultRecord fault)
return IsExternalSyncAbort(fault.type);

shared/functions/aborts/IsFault

// IsFault()
// =========
// Return TRUE if a fault is associated with an address descriptor

boolean IsFault(AddressDescriptor addrdesc)
return addrdesc.fault.type != Fault_None;

shared/functions/aborts/IsSErrorInterrupt

// IsSErrorInterrupt()
// ================
// Returns TRUE if the abort currently being processed is an SError interrupt, and FALSE otherwise.

boolean IsSErrorInterrupt(Fault type)
assert type != Fault_None;
return (type IN {Fault_AsyncExternal, Fault_AsyncParity});

// IsSErrorInterrupt()
// ================

boolean IsSErrorInterrupt(FaultRecord fault)
return IsSErrorInterrupt(fault.type);

shared/functions/aborts/IsSecondStage

// IsSecondStage()
// ===============

boolean IsSecondStage(FaultRecord fault)
assert fault.type != Fault_None;

return fault.secondstage;

shared/functions/aborts/LSInstructionSyndrome

bits(11) LSInstructionSyndrome();

shared/functions/common/ASR

// ASR()
// =====

bits(N) ASR(bits(N) x, integer shift)
assert shift >= 0;
if shift == 0 then
result = x;
else
  (result, -) = ASR_C(x, shift);
return result;

shared/functions/common/ASR_C

// ASR_C()
// ======

(bits(N), bit) ASR_C(bits(N) x, integer shift)
assert shift > 0;
extended_x = SignExtend(x, shift+N);
result = extended_x<shift+N-1:shift>;
carry_out = extended_x<shift-1>;
return (result, carry_out);

shared/functions/common/Abs

// Abs()
// =====

integer Abs(integer x)
return if x >= 0 then x else -x;

// Abs()
// =====

real Abs(real x)
return if x >= 0.0 then x else -x;

shared/functions/common/Align

// Align()
// ======

integer Align(integer x, integer y)
return y * (x DIV y);

// Align()
// ======

bits(N) Align(bits(N) x, integer y)
return Align(UInt(x), y)<N-1:0>;
shared/functions/common/BitCount

// BitCount()
// =========

integer BitCount(bits(N) x)
integer result = 0;
for i = 0 to N-1
  if x<i> == '1' then
    result = result + 1;
return result;

shared/functions/common/CountLeadingSignBits

// CountLeadingSignBits()
// ========================

integer CountLeadingSignBits(bits(N) x)
return CountLeadingZeroBits(x<N-1:1> EOR x<N-2:0>);

shared/functions/common/CountLeadingZeroBits

// CountLeadingZeroBits()
// =======================

integer CountLeadingZeroBits(bits(N) x)
return N - 1 - HighestSetBit(x);

shared/functions/common/Elem

// Elem[] - non-assignment form
// ===========================

bits(size) Elem[bits(N) vector, integer e, integer size]
assert e >= 0 && (e+1)*size <= N;
return vector<e*size+size-1 : e*size>;

// Elem[] - non-assignment form
// ===========================

bits(size) Elem[bits(N) vector, integer e]
return Elem[vector, e, size];

// Elem[] - assignment form
// ========================

Elem[bits(N) &vector, integer e, integer size] = bits(size) value
assert e >= 0 && (e+1)*size <= N;
vector<(e+1)*size-1:e*size> = value;
return;

// Elem[] - assignment form
// ========================

Elem[bits(N) &vector, integer e] = bits(size) value
Elem[vector, e, size] = value;
return;

shared/functions/common/Extend

// Extend()
// =======

bits(N) Extend(bits(M) x, integer N, boolean unsigned)
return if unsigned then ZeroExtend(x, N) else SignExtend(x, N);
// Extend()
// ========
bits(N) Extend(bits(M) x, boolean unsigned)
  return Extend(x, N, unsigned);

shared/functions/common/HighestSetBit

// HighestSetBit()
// ===============
integer HighestSetBit(bits(N) x)
  for i = N-1 downto 0
    if x<i> == '1' then return i;
  return -1;

shared/functions/common/Int

// Int()
// =====
integer Int(bits(N) x, boolean unsigned)
  result = if unsigned then UInt(x) else SInt(x);
  return result;

shared/functions/common/IsOnes

// IsOnes()
// ========
boolean IsOnes(bits(N) x)
  return x == Ones(N);

shared/functions/common/IsZero

// IsZero()
// ========
boolean IsZero(bits(N) x)
  return x == Zeros(N);

shared/functions/common/IsZeroBit

// IsZeroBit()
// ===========
bit IsZeroBit(bits(N) x)
  return if IsZero(x) then '1' else '0';

shared/functions/common/LSL

// LSL()
// =====
bits(N) LSL(bits(N) x, integer shift)
  assert shift >= 0;
  if shift == 0 then
    result = x;
  else
    (result, -) = LSL_C(x, shift);
  return result;
shared/functions/common/LSL_C

// LSL_C()
// =======

<bits(N), bit) LSL_C(bits(N) x, integer shift)
assert shift > 0;
extended_x = x : Zeros(shift);
result = extended_x<length(N)-1:0>;
carry_out = extended_x<length(N)>;
return (result, carry_out);

shared/functions/common/LSR

// LSR()
//=======

<bits(N) LSR(bits(N) x, integer shift)
assert shift >= 0;
if shift == 0 then
    result = x;
else
    (result, -) = LSR_C(x, shift);
return result;

shared/functions/common/LSR_C

// LSR_C()
//=======

<bits(N), bit) LSR_C(bits(N) x, integer shift)
assert shift > 0;
extended_x = ZeroExtend(x, shift+N);
result = extended_x<length(N)-1:shift>;
carry_out = extended_x<shift-1>;
return (result, carry_out);

shared/functions/common/LowestSetBit

// LowestSetBit()
//==============

integer LowestSetBit(bits(N) x)
for i = 0 to N-1
    if x<i> == '1' then return i;
return N;

shared/functions/common/Max

// Max()
//=====

integer Max(integer a, integer b)
return if a >= b then a else b;

// Max()
//=====

real Max(real a, real b)
return if a >= b then a else b;
shared/functions/common/Min

// Min()
// =====

def Min(integer a, integer b)
    return if a <= b then a else b;

// Min()
// =====

def Min(real a, real b)
    return if a <= b then a else b;

shared/functions/common/NOT

bits(N) NOT(bits(N) x);

shared/functions/common/Ones

// Ones()
// ======

def Ones(integer N)
    return Replicate('1', N);

// Ones()
// ======

def Ones()
    return Ones(N);

shared/functions/common/ROR

// ROR()
// =====

def ROR(bits(N) x, integer shift)
    assert shift >= 0;
    if shift == 0 then
        result = x;
    else
        (result, -) = ROR_C(x, shift);
    return result;

shared/functions/common/ROR_C

// ROR_C()
// =======

def ROR_C(bits(N) x, integer shift)
    assert shift != 0;
    m = shift MOD N;
    result = LSR(x, m) OR LSL(x, N - m);
    carry_out = result < N - 1;
    return (result, carry_out);

shared/functions/common/Replicate

// Replicate()
// ==========

def Replicate(bits(M) x)
    assert N MOD M == 0;
return Replicate(x, N DIV M);

bits(M*N) Replicate(bits(M) x, integer N);

shared/functions/common/RoundDown

integer RoundDown(real x);

shared/functions/common/RoundTowardsZero

// RoundTowardsZero()
// ===============
integer RoundTowardsZero(real x)
return if x == 0.0 then 0 else if x >= 0.0 then RoundDown(x) else RoundUp(x);

shared/functions/common/RoundUp

integer RoundUp(real x);

shared/functions/common/SInt

// SInt()
// =====
integer SInt(bits(N) x)
result = 0;
for i = 0 to N-1
  if x<i> == '1' then result = result + 2^i;
  if x<N-1> == '1' then result = result - 2^N;
return result;

shared/functions/common/SignExtend

// SignExtend()
// ============
bits(N) SignExtend(bits(M) x, integer N)
assert N >= M;
return Replicate(x<M-1>, N-M) : x;

// SignExtend()
// ============
bits(N) SignExtend(bits(M) x)
return SignExtend(x, N);

shared/functions/common/UInt

// UInt()
// =====
integer UInt(bits(N) x)
result = 0;
for i = 0 to N-1
  if x<i> == '1' then result = result + 2^i;
return result;

shared/functions/common/ZeroExtend

// ZeroExtend()
// =============
bits(N) ZeroExtend(bits(M) x, integer N)
    assert N >= M;
    return Zeros(N-M) : x;

// ZeroExtend()
// ============

bits(N) ZeroExtend(bits(M) x)
    return ZeroExtend(x, N);

shared/functions/common/Zeros
// Zeros()
// ========

bits(N) Zeros(integer N)
    return Replicate('0',N);

// Zeros()
// ========

bits(N) Zeros()
    return Zeros(N);

shared/functions/crc/BitReverse
// BitReverse()
// ===========

bits(N) BitReverse(bits(N) data)
    bits(N) result;
    for i = 0 to N-1
        result<N-i-1> = data<i>;
    return result;

shared/functions/crc/HaveCRCExt
// HaveCRCExt()
// ===========

boolean HaveCRCExt()
    return boolean IMPLEMENTATION_DEFINED "Have CRC extension";

shared/functions/crc/Poly32Mod2
// Poly32Mod2()
// ==========

// Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation

bits(32) Poly32Mod2(bits(N) data, bits(32) poly)
    assert N > 32;
    for i = N-1 downto 32
        if data<i> == '1' then
            data<i-1:0> = data<i-1:0> EOR poly:Zeros(i-32);
        return data<31:0>;

shared/functions/crypto/AESInvMixColumns
bits(128) AESInvMixColumns(bits (128) op);
shared/functions/crypto/AESInvShiftRows

bits(128) AESInvShiftRows(bits(128) op);

shared/functions/crypto/AESInvSubBytes

bits(128) AESInvSubBytes(bits(128) op);

shared/functions/crypto/AESMixColumns

bits(128) AESMixColumns(bits (128) op);

shared/functions/crypto/AESShiftRows

bits(128) AESShiftRows(bits(128) op);

shared/functions/crypto/AESSubBytes

bits(128) AESSubBytes(bits(128) op);

shared/functions/crypto/HaveCryptoExt

boolean HaveCryptoExt();

shared/functions/crypto/ROL

// ROL()
// =====

bits(N) ROL(bits(N) x, integer shift)
assert shift >= 0 && shift <= N;
if (shift == 0) then
  return x;
return ROR(x, N-shift);

shared/functions/crypto/SHA256hash

// SHA256hash()
// ============

bits(128) SHA256hash (bits (128) X, bits(128) Y, bits(128) W, boolean part1)
bits(32) chs, maj, t;
for e = 0 to 3
  chs = SHAchoose(Y<31:0>, Y<63:32>, Y<95:64>);
  maj = SHAmajority(X<31:0>, X<63:32>, X<95:64>);
  t = Y<127:96> + SHAhashSIGMA1(Y<31:0>) + chs + Elem[W, e, 32];
  X<127:96> = t + X<127:96>;
  Y<127:96> = t + SHAhashSIGMA0(X<31:0>) + maj;
  <Y, X> = ROL(Y : X, 32);
return (if part1 then X else Y);

shared/functions/crypto/SHAchoose

// SHAchoose()
// ===========

bits(32) SHAchoose(bits(32) x, bits(32) y, bits(32) z)
return (((y EOR z) AND x) EOR z);
shared/functions/crypto/SHAhashSIGMA0

// SHAhashSIGMA0()
// ===============

bits(32) SHAhashSIGMA0(bits(32) x)
return ROR(x, 2) EOR ROR(x, 13) EOR ROR(x, 22);

shared/functions/crypto/SHAhashSIGMA1

// SHAhashSIGMA1()
// ===============

bits(32) SHAhashSIGMA1(bits(32) x)
return ROR(x, 6) EOR ROR(x, 11) EOR ROR(x, 25);

shared/functions/crypto/SHAmajority

// SHAmajority()
// =============

bits(32) SHAmajority(bits(32) x, bits(32) y, bits(32) z)
return ((x AND y) OR ((x OR y) AND z));

shared/functions/crypto/SHAparity

// SHAparity()
// ===========

bits(32) SHAparity(bits(32) x, bits(32) y, bits(32) z)
return (x EOR y EOR z);

shared/functions/exclusive/ClearExclusiveByAddress

// Clear the global Exclusive Monitors for all PEs EXCEPT processorid if they
// record any part of the physical address region of size bytes starting at paddress.
// It is IMPLEMENTATION DEFINED whether the global Exclusive Monitor for processorid
// is also cleared if it records any part of the address region.
ClearExclusiveByAddress(FullAddress paddress, integer processorid, integer size);

shared/functions/exclusive/ClearExclusiveLocal

// Clear the local Exclusive Monitor for the specified processorid.
ClearExclusiveLocal(integer processorid);

shared/functions/exclusive/ClearExclusiveMonitors

// ClearExclusiveMonitors()
// ========================

// Clear the local Exclusive Monitor for the executing PE.
ClearExclusiveMonitors()
    ClearExclusiveLocal(ProcessorID());

shared/functions/exclusive/ExclusiveMonitorsStatus

// Returns '0' to indicate success if the last memory write by this PE was to
// the same physical address region endorsed by ExclusiveMonitorsPass().
// Returns '1' to indicate failure if address translation resulted in a different
// physical address.
bit ExclusiveMonitorsStatus();
shared/functions/exclusive/IsExclusiveGlobal

// Return TRUE if the global Exclusive Monitor for processorid includes all of
// the physical address region of size bytes starting at paddress.
boolean IsExclusiveGlobal(FullAddress paddress, integer processorid, integer size);

shared/functions/exclusive/IsExclusiveLocal

// Return TRUE if the local Exclusive Monitor for processorid includes all of
// the physical address region of size bytes starting at paddress.
boolean IsExclusiveLocal(FullAddress paddress, integer processorid, integer size);

shared/functions/exclusive/MarkExclusiveGlobal

// Record the physical address region of size bytes starting at paddress in
// the global Exclusive Monitor for processorid.
MarkExclusiveGlobal(FullAddress paddress, integer processorid, integer size);

shared/functions/exclusive/MarkExclusiveLocal

// Record the physical address region of size bytes starting at paddress in
// the local Exclusive Monitor for processorid.
MarkExclusiveLocal(FullAddress paddress, integer processorid, integer size);

shared/functions/exclusive/ProcessorID

// Return the ID of the currently executing PE.
integer ProcessorID();

shared/functions/float/fixedtofp/FixedToFP

// FixedToFP()
// ===========
// Convert M-bit fixed point OP with FBITS fractional bits to
// N-bit precision floating point, controlled by UNSIGNED and ROUNDING.
bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)
assert N IN {32,64};
assert M IN {32,64};
bits(N) result;
assert fbits >= 0;
assert rounding != FPRounding_ODD;

// Correct signed-ness
int_operand = Int(op, unsigned);

// Scale by fractional bits and generate a real value
real_operand = Real(int_operand) / 2.0^fbits;
if real_operand == 0.0 then
  result = FPZero('0');
else
  result = FPRound(real_operand, fpcr, rounding);
return result;

shared/functions/float/fpabs/FPAbs

// FPAbs()
// =======
bits(N) FPAbs(bits(N) op)
    assert N IN {32,64};
    return '0' : op<N-2:0>;

shared/functions/float/fpadd/FPAdd

// FPAdd()
// ========

bits(N) FPAdd(bits(N) op1, bits(N) op2, FPCRType fpcr)
    assert N IN {32,64};
    rounding = FPRoundingMode(fpcr);
    (type1,sign1,value1) = FPUnpack(op1, fpcr);
    (type2,sign2,value2) = FPUnpack(op2, fpcr);
    (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
    if !done then
        inf1 = (type1 == FPType_Infinity);  inf2 = (type2 == FPType_Infinity);
        zero1 = (type1 == FPType_Zero);     zero2 = (type2 == FPType_Zero);
        if inf1 && inf2 && sign1 == NOT(sign2) then
            result = FPDefaultNaN();
            FPProcessException(FPExc_InvalidOp, fpcr);
        elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '0') then
            result = FPInfinity('0');
        elsif (inf1 && sign1 == '1') || (inf2 && sign2 == '1') then
            result = FPInfinity('1');
        elsif zero1 && zero2 && sign1 == sign2 then
            result = FPZero(sign1);
        else
            result_value = value1 + value2;
            if result_value == 0.0 then  // Sign of exact zero result depends on rounding mode
                result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
                result = FPZero(result_sign);
            else
                result = FPRound(result_value, fpcr, rounding);
            return result;
    shared/functions/float/fpcompare/FPCompare

// FPCompare()
// ===========

bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)
    assert N IN {32,64};
    (type1,sign1,value1) = FPUnpack(op1, fpcr);
    (type2,sign2,value2) = FPUnpack(op2, fpcr);
    if type1==FPType_SNaN || type1==FPType_QNaN || type2==FPType_SNaN || type2==FPType_QNaN then
        result = '0011';
    if type1==FPType_SNaN || type2==FPType_SNaN || signal_nans then
        FPProcessException(FPExc_InvalidOp, fpcr);
    else
        // All non-NaN cases can be evaluated on the values produced by FPUnpack()
        if value1 == value2 then
            result = '0110';
        elsif value1 < value2 then
            result = '1000';
        else
            result = '0010';
        return result;
    shared/functions/float/fpcompareeq/FPCompareEQ

// FPCompareEq()
// =============

boolean FPCompareEQ(bits(N) op1, bits(N) op2, FPCRType fpcr)
    assert N IN {32,64};
(type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
if type1 == FPType_SNaN || type1 == FPType_QNaN || type2 == FPType_SNaN || type2 == FPType_QNaN then
  result = FALSE;
  FPProcessException(FPExc_InvalidOp, fpcr);
else
  // All non-NaI cases can be evaluated on the values produced by FPUnpack()
  result = (value1 == value2);
  return result;

shared/functions/float/fpcomparege/FPCompareGE

// FPCompareGE()
// ============

boolean FPCompareGE(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32, 64};
(type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
if type1 == FPType_SNaN || type1 == FPType_QNaN || type2 == FPType_SNaN || type2 == FPType_QNaN then
  result = FALSE;
  FPProcessException(FPExc_InvalidOp, fpcr);
else
  // All non-NaI cases can be evaluated on the values produced by FPUnpack()
  result = (value1 >= value2);
  return result;

shared/functions/float/fpcomparegt/FPCompareGT

// FPCompareGT()
// =============

boolean FPCompareGT(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32, 64};
(type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
if type1 == FPType_SNaN || type1 == FPType_QNaN || type2 == FPType_SNaN || type2 == FPType_QNaN then
  result = FALSE;
  FPProcessException(FPExc_InvalidOp, fpcr);
else
  // All non-NaI cases can be evaluated on the values produced by FPUnpack()
  result = (value1 > value2);
  return result;

shared/functions/float/fpconvert/FPConvert

// FPConvert()
// ===========

// Convert floating point OP with N-bit precision to M-bit precision,
// with rounding controlled by Rounding.

bits(M) FPConvert(bits(N) op, FPCRType fpcr, FPRounding rounding)
assert M IN {16, 32, 64};
assert N IN {16, 32, 64};
bits(M) result;

// Unpack floating-point operand optionally with flush-to-zero.
(type, sign, value) = FPUnpack(op, fpcr);
alt_hp = (M == 16) && (fpcr.AHP == '1');
if type == FPType_SNaN || type == FPType_QNaN then
  if alt_hp then
    result = FPZero(sign);
elsif fpcr.DN == '1' then
    result = FPDefaultNaN();
else
    result = FPConvertNaNNan(op);
    if type == FPTYPE_SNaN || alt_hp then
        FPProcessException(FPExc_InvalidOp, fpcr);
    elsif type == FPTYPE_INFINITY then
        if alt_hp then
            result = sign:Ones(M-1);
        else
            result = FPInfinity(sign);
        end
    elseif type == FPTYPE_ZERO then
        result = FPZero(sign);
    else
        result = FPRound(value, fpcr, rounding);
    end
return result;

// FPConvert()
// ===========

bits(M) FPConvert(bits(N) op, FPCRType fpcr)
    return FPConvert(op, fpcr, FPRoundingMode(fpcr));

shared/functions/float/fpconvertnan/FPConvertNaN

// FPConvertNaN()
// ===============

// Converts a NaN of one floating-point type to another

bits(M) FPConvertNaN(bits(N) op)
    assert N IN {16,32,64};
    assert M IN {16,32,64};
    bits(M) result;
    bits(51) frac;
    sign = op<N-1;>
    // Unpack payload from input NaN
    case N of
        when 64 frac = op<50:0;>
        when 32 frac = op<21:0>:Zeros(29);
        when 16 frac = op<8:0>:Zeros(42);
    // Repack payload into output NaN, while
    // converting an SNaN to a QNaN.
    case M of
        when 64 result = sign:Ones(M-52):frac;
        when 32 result = sign:Ones(M-23):frac<50:29;>
        when 16 result = sign:Ones(M-10):frac<50:42;>
    return result;

shared/functions/float/fpcrtype/FPCRTypetypes FPCRTypetypes;

shared/functions/float/fpdecoderm/FPDecodeRM

// FPDecodeRM()
// =============

// Decode most common AArch32 floating-point rounding encoding.
FPRounding FPDecodeRM(bits(2) rm)
case rm of
    when '00' return FPRounding_TIEAWAY; // A
    when '01' return FPRounding_TIEEVEN; // N
    when '10' return FPRounding_POSINF;  // P
    when '11' return FPRounding_NEGINF;  // M

shared/functions/float/fpdecoderounding/FPDecodeRounding

// FPDecodeRounding()
// ===============

// Decode floating-point rounding mode and common AArch64 encoding.
FPRounding FPDecodeRounding(bits(2) rmode)
  case rmode of
    when '00' return FPRounding_TIEEVEN; // N
    when '01' return FPRounding_POSINF;  // P
    when '10' return FPRounding_NEGINF;  // M
    when '11' return FPRounding_ZERO;    // Z

shared/functions/float/fpdefaultnan/FPDefaultNaN

// FPDefaultNaN()
// ===============

bits(N) FPDefaultNaN()
  assert N IN {16,32,64};
  constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
  constant integer F = N - E - 1;
  sign = '0';
  exp  = Ones(E);
  frac = '1':Zeros(F-1);
  return sign : exp : frac;

shared/functions/float/fpdiv/FPDiv

// FPDiv()
// ========

bits(N) FPDiv(bits(N) op1, bits(N) op2, FPCRType fpcr)
  assert N IN {32,64};
  (type1,sign1,value1) = FPUnpack(op1, fpcr);
  (type2,sign2,value2) = FPUnpack(op2, fpcr);
  (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
  if !done then
    inf1 = (type1 == FPType_Infinity);
    inf2 = (type2 == FPType_Infinity);
    zero1 = (type1 == FPType_Zero);
    zero2 = (type2 == FPType_Zero);
    if (inf1 && inf2) || (zero1 && zero2) then
      result = FPDefaultNaN();
      FPProcessException(FPExc_InvalidOp, fpcr);
    elseif inf1 || zero2 then
      result = FPInfinity(sign1 EOR sign2);
      if !inf1 then FPProcessException(FPExc_DivideByZero, fpcr);
    elseif zero1 || inf2 then
      result = FPZero(sign1 EOR sign2);
    else
      result = FPRound(value1/value2, fpcr);
  return result;

shared/functions/float/fpexc/FPExc

enumeration FPExc {FPExc_InvalidOp, FPExc_DivideByZero, FPExc_Overflow,
                FPExc_Underflow, FPExc_Inexact, FPExc_InputDenorm};
shared/functions/float/fpinfinity/FPIInfinity

// FPIInfinity()
// ============

bits(N) FPIInfinity(bit sign)
assert N IN {16,32,64};
constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
constant integer F = N - E - 1;
exp  = Ones(E);
frac = Zeros(F);
return sign : exp : frac;

shared/functions/float/fpmax/FPMax

// FPMax()
// ========

bits(N) FPMax(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
  if value1 > value2 then
    (type,sign,value) = (type1,sign1,value1);
  else
    (type,sign,value) = (type2,sign2,value2);
  if type == FPType_Infinity then
    result = FPIInfinity(sign);
  elsif type == FPType_Zero then
    sign = sign1 AND sign2; // Use most positive sign
    result = FPZero(sign);
  else
    result = FPRound(value, fpcr);
  return result;

shared/functions/float/fpmaxnormal/FPMaxNormal

// FPMaxNormal()
// =============

bits(N) FPMaxNormal(bit sign)
assert N IN {16,32,64};
constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
constant integer F = N - E - 1;
exp  = Ones(E-1):'0';
frac = Ones(F);
return sign : exp : frac;

shared/functions/float/fpmaxnum/FPMaxNum

// FPMaxNum()
// ==========

bits(N) FPMaxNum(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
(type1,-,-) = FPUnpack(op1, fpcr);
(type2,-,-) = FPUnpack(op2, fpcr);
// treat a single quiet-NaN as -Infinity
if type1 == FPType_QNaN && type2 != FPType_QNaN then
  op1 = FPIInfinity('1');
elsif type1 != FPType_QNaN && type2 == FPType_QNaN then
  op1 = FPIInfinity('1');
else
  if type1 != FPType_QNaN && type2 != FPType_QNaN then
    // ...
op2 = FPInfinity('1');
return FPMax(op1, op2, fpcr);

shared/functions/float/fpmin/FPMin

// FPMin()
// =======
bits(N) FPMin(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
  if value1 < value2 then
    (type,sign,value) = (type1,sign1,value1);
  else
    (type,sign,value) = (type2,sign2,value2);
  if type == FType_Infinity then
    result = FPInfinity(sign);
  elseif type == FType_Zero then
    sign = sign1 OR sign2; // Use most negative sign
    result = FPZero(sign);
  else
    result = FPRound(value, fpcr);
return result;

shared/functions/float/fpminnum/FPMinNum

// FPMinNum()
// =========
bits(N) FPMinNum(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
(type1,-,-) = FPUnpack(op1, fpcr);
(type2,-,-) = FPUnpack(op2, fpcr);
// Treat a single quiet-NaN as +Infinity
if type1 == FType_QNaN && type2 != FType_QNaN then
  op1 = FPInfinity('0');
elseif type1 != FType_QNaN && type2 == FType_QNaN then
  op2 = FPInfinity('0');
return FPMin(op1, op2, fpcr);

shared/functions/float/fpmul/FPMul

// FPMul()
// =======
bits(N) FPMul(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
  inf1 = (type1 == FType_Infinity);
  inf2 = (type2 == FType_Infinity);
  zero1 = (type1 == FType_Zero);
  zero2 = (type2 == FType_Zero);
  if (inf1 && zero2) || (zero1 && inf2) then
    result = FPDefaultNaN();
    FPProcessException(FPExc_InvalidOp, fpcr);
  elseif inf1 || inf2 then
    result = FPInfinity(sign1 EOR sign2);
elsif zero1 || zero2 then
  result = FPZero(sign1 EOR sign2);
else
  result = FPRound(value1*value2, fpcr);
return result;

shared/functions/float/fpmuladd/FPMulAdd

// FPMulAdd()  
// =========
// Calculates addend + op1*op2 with a single rounding.

bits(N) FPMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
  rounding = FPRoundingMode(fpcr);
  (typeA,signA,valueA) = FPUnpack(addend, fpcr);
  (type1,sign1,value1) = FPUnpack(op1, fpcr);
  (type2,sign2,value2) = FPUnpack(op2, fpcr);

  inf1 = (type1 == FPType_Infinity); zero1 = (type1 == FPType_Zero);
  inf2 = (type2 == FPType_Infinity); zero2 = (type2 == FPType_Zero);
  (done,result) = FPProcessNaNs3(typeA, type1, type2, addend, op1, op2, fpcr);
  if typeA == FPType_QNaN && ((inf1 && zero2) || (zero1 && inf2)) then
    result = FPDefaultNaN();
    FPProcessException(FPExc_InvalidOp, fpcr);
  if !done then

    infA = (typeA == FPType_Infinity); zeroA = (typeA == FPType_Zero);
    signP = sign1 EOR sign2;
    infP = inf1 || inf2;
    zeroP = zero1 || zero2;

    // Non SNaN-generated Invalid Operation cases are multiplies of zero by infinity and
    // additions of opposite-signed infinities.
    if (inf1 && zero2) || (zero1 && inf2) || (infA && infP && signA != signP) then
      result = FPDefaultNaN();
      FPProcessException(FPExc_InvalidOp, fpcr);
    // Other cases involving infinities produce an infinity of the same sign.
    elsif (infA && signA == '0') || (infP && signP == '0') then
      result = FPInfinity('0');
    elsif (infA && signA == '1') || (infP && signP == '1') then
      result = FPInfinity('1');

    // Cases where the result is exactly zero and its sign is not determined by the
    // rounding mode are additions of same-signed zeros.
    elsif zeroA && zeroP && signA == signP then
      result = FPZero(signA);
    // Otherwise calculate numerical result and round it.
    else
      result_value = valueA + (value1 * value2);
      if result_value == 0.0 then  // Sign of exact zero result depends on rounding mode
        result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
        result = FPZero(result_sign);
      else
        result = FPRound(result_value, fpcr);
    return result;
shared/functions/float/fpmulx/FPMulX

// FPMulX()
// =========

bits(N) FPMulX(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
bits(N) result;
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
  inf1 = (type1 == FPType_Infinity);
  inf2 = (type2 == FPType_Infinity);
  zero1 = (type1 == FPType_Zero);
  zero2 = (type2 == FPType_Zero);
  if (inf1 && zero2) || (zero1 && inf2) then
    result = FPTwo(sign1 EOR sign2);
  elsif inf1 || inf2 then
    result = FPInfinity(sign1 EOR sign2);
  elsif zero1 || zero2 then
    result = FPPZero(sign1 EOR sign2);
  else
    result = FPRound(value1*value2, fpcr);
return result;

shared/functions/float/fpneg/FPNeg

// FPNeg()
// ========

bits(N) FPNeg(bits(N) op)
assert N IN {32,64};
return NOT(op<N-1>) : op<N-2:0>;

shared/functions/float/fponepointfive/FPOnePointFive

// FPOnePointFive()
// ================

bits(N) FPOnePointFive(bit sign)
assert N IN {32,64};
constant integer E = (if N == 32 then 8 else 11);
constant integer F = N - E - 1;
exp  = '0':Ones(E-1);
frac = '1':Zeros(F-1);
return sign : exp : frac;

shared/functions/float/fpprocessexcept/FPProcessException

// FPProcessException()
// ====================

// The 'fpcr' argument supplies FPCR control bits. Status information is
// updated directly in the FPSR where appropriate.

FPProcessException(FPExc exception, FPCRType fpcr)
// Determine the cumulative exception bit number
case exception of
  when FPExc_InvalidOp cumul = 0;
  when FPExc_DivideByZero cumul = 1;
  when FPExc_Overflow cumul = 2;
  when FPExc_Underflow cumul = 3;
  when FPExc_Inexact cumul = 4;
  when FPExc_InputDenorm cumul = 7;
  enable = cumul + 8;
if fpcr<enable> == '1' then
  // Trapping of the exception enabled.
  // It is IMPLEMENTATION DEFINED whether the enable bit may be set at all, and
  // if so then how exceptions may be accumulated before calling FPTrapException()
  IMPLEMENTATION_DEFINED "floating-point trap handling";
elsif UsingAArch32() then
  // Set the cumulative exception bit
  FPSCR<cumul> = '1';
else
  // Set the cumulative exception bit
  FPSR<cumul> = '1';
return;

shared/functions/float/fpprocessnan/FPProcessNaN

// FPProcessNaN() /
//=-----------------

bits(N) FPProcessNaN(FPType type, bits(N) op, FPCRType fpcr)
assert N IN {32,64};
assert type IN {FPType_QNaN, FPType_SNaN};
case N of
  when 32 topfrac = 22;
  when 64 topfrac = 51;
result = op;
if type == FPType_SNaN then
  result<topfrac> = '1';
  FPProcessException(FPExc_InvalidOp, fpcr);
if fpcr.DN == '1' then  // DefaultNaN requested
  result = FPDefaultNaN();
return result;

shared/functions/float/fpprocessnans/FPProcessNaNs

// FPProcessNaNs() /
//=-----------------

// The boolean part of the return value says whether a NaN has been found and
// processed. The bits(N) part is only relevant if it has and supplies the
// result of the operation.
//
// The 'fpcr' argument supplies FPCR control bits. Status information is
// updated directly in the FPSR where appropriate.

(booleans, bits(N)) FPProcessNaNs(FPType type1, FPType type2,
  bits(N) op1, bits(N) op2,
  FPCRType fpcr)
assert N IN {32,64};
if type1 == FPType_SNaN then
  done = TRUE;  result = FPProcessNaN(type1, op1, fpcr);
elsif type2 == FPType_SNaN then
  done = TRUE;  result = FPProcessNaN(type2, op2, fpcr);
elsif type1 == FPType_QNaN then
  done = TRUE;  result = FPProcessNaN(type1, op1, fpcr);
elsif type2 == FPType_QNaN then
  done = TRUE;  result = FPProcessNaN(type2, op2, fpcr);
else
  done = FALSE;  result = Zeros();  // 'Don't care' result
return (done, result);
shared/functions/float/fpprocessnans3/FPProcessNaNs3

// FPProcessNaNs3()
// ================
// The boolean part of the return value says whether a NaN has been found and
// processed. The bits(N) part is only relevant if it has and supplies the
// result of the operation.
// The 'fpcr' argument supplies FPCR control bits. Status information is
// updated directly in the FPSR where appropriate.

(boolean, bits(N)) FPProcessNaNs3(FPType type1, FPType type2, FPType type3,
    bits(N) op1, bits(N) op2, bits(N) op3,
    FPCRType fpcr)

    assert N IN {32,64};
    if type1 == FPType_SNaN then
        done = TRUE;  result = FPProcessNaN(type1, op1, fpcr);
    elsif type2 == FPType_SNaN then
        done = TRUE;  result = FPProcessNaN(type2, op2, fpcr);
    elsif type3 == FPType_SNaN then
        done = TRUE;  result = FPProcessNaN(type3, op3, fpcr);
    elsif type1 == FPType_QNaN then
        done = TRUE;  result = FPProcessNaN(type1, op1, fpcr);
    elsif type2 == FPType_QNaN then
        done = TRUE;  result = FPProcessNaN(type2, op2, fpcr);
    elsif type3 == FPType_QNaN then
        done = TRUE;  result = FPProcessNaN(type3, op3, fpcr);
    else
        done = FALSE;  result = Zeros();  // 'Don't care' result
    return (done, result);

shared/functions/float/fprecipestimate/FPRecipEstimate

// FPRecipEstimate()
// ================

bits(N) FPRecipEstimate(bits(N) operand, FPCRType fpcr)
    assert N IN {32,64};
    (type,sign,value) = FPUnpack(operand, fpcr);
    if type == FPType_SNaN || type == FPType_QNaN then
        result = FPProcessNaN(type, operand, fpcr);
    elsif type == FPType_Infinity then
        result = FPZero(sign);
    elsif type == FPType_Zero then
        result = FPInfinity(sign);
        FPProcessException(FPExc_DivideByZero, fpcr);
    elsif (N == 32 && Abs(value) < 2.0^-128) ||
        (N == 64 && Abs(value) < 2.0^-1024)
    ) then
        case FPRoundingMode(fpcr) of
            when FPRounding_TIEEVEN
                overflow_to_inf = TRUE;
            when FPRounding_POSINF
                overflow_to_inf = (sign == '0');
            when FPRounding_NEGINF
                overflow_to_inf = (sign == '1');
            when FPRounding_ZERO
                overflow_to_inf = FALSE;
            result = if overflow_to_inf then FPInfinity(sign) else FPMaxNormal(sign);
            FPProcessException(FPExc_Overflow, fpcr);
            FPProcessException(FPExc_Inexact, fpcr);
        else
            fpcr.FZ == '1'
            && (N == 32 && Abs(value) >= 2.0^126) ||
            (N == 64 && Abs(value) >= 2.0^1022)
// Result flushed to zero of correct sign
result = FPZero(sign);
if UsingAArch32() then
    FPSCR.UFC = '1';
else
    FPSR.UFC = '1';
else
    // Scale to a double-precision value in the range 0.5 <= x < 1.0, and
    // calculate result exponent. Scaled value has copied sign bit,
    // exponent = 1022 = double-precision biased version of -1,
    // fraction = original fraction extended with zeros.
    case N of
        when 32
            fraction = operand<22:0> : Zeros(29);
            exp = UInt(operand<30:23>);
        when 64
            fraction = operand<51:0>;
            exp = UInt(operand<62:52>);
    if exp == 0 then
        if fraction<51> == 0 then
            exp = -1;
            fraction = fraction<49:0>:'00';
        else
            fraction = fraction<50:0>:'0';
    scaled = '0' : '01111111110' : fraction<51:44> : Zeros(44);
    case N of
        when 32 result_exp =  253 - exp; // In range 253-254 = -1 to 253+1 = 254
        when 64 result_exp = 2045 - exp; // In range 2045-2046 = -1 to 2045+1 = 2046
    // Call C function to get reciprocal estimate of scaled value.
    // Input is rounded down to a multiple of 1/512.
    estimate = recip_estimate(scaled);
    // Result is double-precision and a multiple of 1/256 in the range 1 to 511/256.
    // Convert to scaled single-precision result with copied sign bit and high-order
    // fraction bits, and exponent calculated above.
    fraction = estimate<51:0>;
    if result_exp == 0 then
        fraction = '1' : fraction<51:1>;
    elsif result_exp == -1 then
        fraction = '01' : fraction<51:2>;
        result_exp = 0;
    case N of
        when 32 result = sign : result_exp<N-25:0> : fraction<51:29>;
        when 64 result = sign : result_exp<N-54:0> : fraction<51:0>;
    return result;

shared/functions/float/fprecpx/FPRrecpX

// FPRrecpX()
// =========
bits(N) FPRrecpX(bits(N) op, FPCRType fpcr)
assert N IN (32,64);

    case N of
        when 32 esize =  8;
        when 64 esize = 11;

        bits(N)    result;
bits(esize)    exp;
bits(esize)    max_exp;
bits(N-esize-1) frac = Zeros();

case N of
when 32 exp = op<23+esize-1:23>;
when 64 exp = op<52+esize-1:52>;

max_exp = Ones(esize) - 1;

(type,sign,value) = FPUnpack(op, fpcr);
if type == FPTYPE_SNAN || type == FPTYPE_QNAN then
result = FPProcessNaN(type, op, fpcr);
else
    if IsZero(exp) then // Zero and denormals
        result = sign:max_exp:frac;
    else // Infinities and normals
        result = sign:NOT(exp):frac;

return result;

shared/functions/float/fpround/FPRound

// FPRound()
// =========
// Convert a real number OP into an N-bit floating-point value using the
// supplied rounding mode RMODE.

bits(N) FPRound(real op, FPCRType fpcr, FPRounding rounding)
assert N IN {16,32,64};
assert op != 0.0;
assert rounding != FPRounding_TIEAWAY;
bits(N) result;

// Obtain format parameters - minimum exponent, numbers of exponent and fraction bits.
if N == 16 then
    minimum_exp = -14;  E = 5;  F = 10;
elif N == 32 then
    minimum_exp = -126;  E = 8;  F = 23;
else  // N == 64
    minimum_exp = -1022;  E = 11;  F = 52;

// Split value into sign, unrounded mantissa and exponent.
if op < 0.0 then
    sign = '1';  mantissa = -op;
else
    sign = '0';  mantissa = op;
exponent = 0;
while mantissa < 1.0 do
    mantissa = mantissa * 2.0;  exponent = exponent - 1;
while mantissa >= 2.0 do
    mantissa = mantissa / 2.0;  exponent = exponent + 1;

// Deal with flush-to-zero.
if fpcr.FZ == '1' && N != 16 && exponent < minimum_exp then
    // Flush-to-zero never generates a trapped exception
    if UsingAArch32() then
        FPSR.UFC = '1';
    else
        FPSR.UFC = '1';
    return FPZero(sign);

// Start creating the exponent value for the result. Start by biasing the actual exponent
// so that the minimum exponent becomes 1, lower values 0 (indicating possible underflow).
biased_exp = Max(exponent - minimum_exp + 1, 0);
if biased_exp == 0 then mantissa = mantissa / 2.0^(minimum_exp - exponent);
// Get the unrounded mantissa as an integer, and the "units in last place" rounding error.
int_mant = RoundDown(mantissa * 2.0^F);  // < 2.0^F if biased_exp == 0, >= 2.0^F if not
error = mantissa * 2.0^F - Real(int_mant);

// Underflow occurs if exponent is too small before rounding, and result is inexact or
// the Underflow exception is trapped.
if biased_exp == 0 && (error != 0.0 || fpcr.UFE == '1') then
  FPProcessException(FPExc_Underflow, fpcr);

// Round result according to rounding mode.
case rounding of
  when FPRounding_TIEEVEN
    round_up = (error > 0.5 || (error == 0.5 && int_mant<0> == '1'));
    overflow_to_inf = TRUE;
  when FPRounding_POSINF
    round_up = (error != 0.0 && sign == '0');
    overflow_to_inf = (sign == '0');
  when FPRounding_NEGINF
    round_up = (error != 0.0 && sign == '1');
    overflow_to_inf = (sign == '1');
  when FPRounding_ZERO, FPRounding_ODD
    round_up = FALSE;
    overflow_to_inf = FALSE;
if round_up then
  int_mant = int_mant + 1;
  if int_mant == 2^F then // Rounded up from denormalized to normalized
    biased_exp = 1;
  if int_mant == 2^(F+1) then // Rounded up to next exponent
    biased_exp = biased_exp + 1;  int_mant = int_mant DIV 2;

// Handle rounding to odd aka Von Neumann rounding
if error != 0.0 && rounding == FPRounding_ODD then
  int_mant<0> = '1';

// Deal with overflow and generate result.
if N != 16 || fpcr.AHP == '0' then // Single, double or IEEE half precision
  if biased_exp >= 2^E - 1 then
    result = if overflow_to_inf then FPInfinity(sign) else FPMaxNormal(sign);
    FPProcessException(FPExc_Overflow, fpcr);
    error = 1.0;  // Ensure that an Inexact exception occurs
  else
    result = sign : biased_exp<N-F-2:0> : int_mant<F-1:0>;
  else  // Alternative half precision
    if biased_exp >= 2^E then
      result = sign : Ones(N-1);
      FPProcessException(FPExc_InvalidOp, fpcr);
      error = 0.0;  // Ensure that an Inexact exception does not occur
    else
      result = sign : biased_exp<N-F-2:0> : int_mant<F-1:0>;

// Deal with Inexact exception.
if error != 0.0 then
  FPProcessException(FPExc_Inexact, fpcr);
return result;

// FPRound()
// =========

bits(N) FPRound(real op, FPCRType fpcr)
return FPRound(op, fpcr, FPRoundingMode(fpcr));
shared/functions/float/fprounding/FPRounding

enumeration FPRounding {FPRounding_TIEEVEN, FPRounding_POSINF,
FRounding_NEGINF, FPRounding_ZERO,
FRounding_TIEAWAY, FPRounding_ODD};

shared/functions/float/fproundingmode/FPRoundingMode

// FPRoundingMode()
// ================
// Return the current floating-point rounding mode.

FPRounding FPRoundingMode(FPCRType fpcr)
return FPDecodeRounding(fpcr.RMode);

shared/functions/float/fproundint/FPRoundInt

// FPRoundInt()
// ============
// Round OP to nearest integral floating point value using rounding mode ROUNDING.
// If EXACT is TRUE, set FPSR.IXC if result is not numerically equal to OP.

bits(N) FPRoundInt(bits(N) op, FPCRType fpcr, FPRounding rounding, boolean exact)
assert rounding != FPRounding_ODD;
assert N IN {32,64};

// Unpack using FPCR to determine if subnormals are flushed-to-zero
(type,sign,value) = FPUnpack(op, fpcr);
if type == FPType_SNaN || type == FPType_QNaN then
result = FPProcessNaN(type, op, fpcr);
elsif type == FPType_Infinity then
result = FPInfinity(sign);
elsif type == FPType_Zero then
result = FPZero(sign);
else
// extract integer component
int_result = RoundDown(value);
error = value - Real(int_result);
// Determine whether supplied rounding mode requires an increment
case rounding of
when FPRounding_TIEEVEN
round_up = (error > 0.5 || (error == 0.5 && int_result < 0));
when FPRounding_POSINF
round_up = (error != 0.0);
when FPRounding_NEGINF
round_up = FALSE;
when FPRounding_ZERO
round_up = (error != 0.0 && int_result < 0);
when FPRounding_TIEAWAY
round_up = (error > 0.5 || (error == 0.5 && int_result >= 0));
if round_up then int_result = int_result + 1;
// Convert integer value into an equivalent real value
real_result = Real(int_result);
// Re-encode as a floating-point value, result is always exact
if real_result == 0.0 then
result = FPZero(sign);
else
result = FPRound(real_result, fpcr, FPRounding_ZERO);
// Generate inexact exceptions
if error != 0.0 && exact then
    FPProcessException(FPExc_Inexact, fpcr);
return result;

shared/functions/float/fprsqrtestimate/FPRSqrtEstimate

// FPRSqrtEstimate()
// ================

bits(N) FPRSqrtEstimate(bits(N) operand, FPCRType fpcr)
assert N IN (32,64);
    (type,sign,value) = FPUnpack(operand, fpcr);
if type == FPType_SNaN || type == FPType_QNaN then
    result = FPProcessNaN(type, operand, fpcr);
elsif type == FPType_Zero then
    result = FPInfinity(sign);
    FPProcessException(FPExc_DivideByZero, fpcr);
elsif sign == '1' then
    result = FPDefaultNaN();
    FPProcessException(FPExc_InvalidOp, fpcr);
elsif type == FPType_Infinity then
    result = FPZero('0');
else
    // Scale to a double-precision value in the range 0.25 <= x < 1.0, with the
    // evenness or oddness of the exponent unchanged, and calculate result exponent.
    // Scaled value has copied sign bit, exponent = 1022 or 1021 = double-precision
    // biased version of -1 or -2, fraction = original fraction extended with zeros.
    case N of
        when 32
            fraction = operand<22:0> : Zeros(29);
            exp = UInt(operand<30:23>);
        when 64
            fraction = operand<51:0>;
            exp = UInt(operand<62:52>);
    if exp == 0 then
        while fraction<51> == 0 do
            fraction = fraction<50:0> : '0';
            exp = exp - 1;
        end
    end
    if exp<0> == '0' then
        scaled = '0' : '0111111110' : fraction<51:44> : Zeros(44);
    else
        scaled = '0' : '01111111101' : fraction<51:44> : Zeros(44);
    end
    case N of
        when 32 result_exp = ( 380 - exp) DIV 2;
        when 64 result_exp = (3068 - exp) DIV 2;
    // Call C function to get reciprocal estimate of scaled value.
    estimate = recip_sqrt_estimate(scaled);
    // Result is double-precision and a multiple of 1/256 in the range 1 to 511/256.
    // Convert to scaled single-precision result with copied sign bit and high-order
    // fraction bits, and exponent calculated above.
    case N of
        when 32 result = '0' : result_exp<N-25:0> : estimate<51:29>;
        when 64 result = '0' : result_exp<N-54:0> : estimate<51:0>;
    return result;
shared/functions/float/fpsqrt/FPSqrt

// FPSqrt()
// ========

#define N (32, 64)

bits(N) FPSqrt(bits(N) op, FPCRType fpcr)
assert N IN {32,64};
(type, sign, value) = FPUnpack(op, fpcr);
if type == FPType_Nan || type == FPType_Qnan then
  result = FPProcessNaN(type, op, fpcr);
elsif type == FPType_Zero then
  result = FPZero(sign);
elsif type == FPType_Infinity && sign == '0' then
  result = FPInfinity(sign);
elsif sign == '1' then
  result = FPDefaultNaN();
  FPProcessException(FPExc_InvalidOp, fpcr);
else
  result = FPRound(Sqrt(value), fpcr);
return result;

shared/functions/float/fpSub/FPSub

// FPSub()
// =======

#define N (32, 64)

bits(N) FPSub(bits(N) op1, bits(N) op2, FPCRType fpcr)
assert N IN {32,64};
rounding = FPRoundingMode(fpcr);
(type1, sign1, value1) = FPUnpack(op1, fpcr);
(type2, sign2, value2) = FPUnpack(op2, fpcr);
(done, result) = FPProcess NaNs(type1, type2, op1, op2, fpcr);
if !done then
  inf1 = (type1 == FPType_Infinity);
  inf2 = (type2 == FPType_Infinity);
  zero1 = (type1 == FPType_Zero);
  zero2 = (type2 == FPType_Zero);
  if inf1 && inf2 && sign1 == sign2 then
    result = FPDefaultNaN();
    FPProcessException(FPExc_InvalidOp, fpcr);
  elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '1') then
    result = FPInfinity('0');
  elsif (inf1 && sign1 == '1') || (inf2 && sign2 == '0') then
    result = FPInfinity('1');
  elsif zero1 && zero2 && sign1 == NOT(sign2) then
    result = FPZero(sign1);
  else
    result_value = value1 - value2;
    if result_value == 0.0 then  // Sign of exact zero result depends on rounding mode
      result = if rounding == FP Rounding_Negative then '1' else '0';
    else
      result = FPRound(result_value, fpcr, rounding);
    return result;

shared/functions/float/fpThree/FPThree

// FPThree()
// =========

#define N (32, 64)

bits(N) FPThree(bit sign)
assert N IN {32,64};
constant integer E = (if N == 32 then 8 else 11);
constant integer F = N - E - 1;
exp = '1':Zeros(E-1);
frac = '1':Zeros(F-1);
return sign : exp : frac;

shared/functions/float/fptofixed/FPToFixed

// FPToFixed()
// ===========

// Convert N-bit precision floating point OP to M-bit fixed point with
// FBITS fractional bits, controlled by UNSIGNED and ROUNDING.

bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)
assert N IN {32,64};
assert M IN {32,64};
assert fbits >= 0;
assert rounding != FPRounding_ODD;

// Unpack using fpcr to determine if subnormals are flushed-to-zero
(type,sign,value) = FPUnpack(op, fpcr);

// If NaN, set cumulative flag or take exception
if type == FPType_SNaN || type == FPType_QNaN then
    FPProcessException(FPExc_InvalidOp, fpcr);

// Scale by fractional bits and produce integer rounded towards minus-infinity
value = value * 2.0^fbits;
int_result = RoundDown(value);
error = value - Real(int_result);

// Determine whether supplied rounding mode requires an increment
if round_up
    int_result = int_result + 1;

// Generate saturated result and exceptions
(result, overflow) = SatQ(int_result, M, unsigned);
if overflow then
    FPProcessException(FPExc_InvalidOp, fpcr);
elsif error != 0.0 then
    FPProcessException(FPExc_Inexact, fpcr);
return result;

shared/functions/float/fptwo/FPTwo

// FPTwo()
// ========

bits(N) FPTwo(bit sign)
assert N IN {32,64};
constant integer E = (if N == 32 then 8 else 11);
constant integer F = N - E - 1;
exp = '1':Zeros(E-1);
frac = Zeros(F);
return sign : exp : frac;
**shared/functions/float/fptype/FPTyp**

```
enumeration FPType {FPType_Nonzero, FPType_Zero, FPType_Infinity, FPType_QNaN, FPType_SNaN};
```

**shared/functions/float/fpunpack/FPUnpack**

```
// FPUnpack()
// =========
// Unpack a floating-point number into its type, sign bit and the real number
// that it represents. The real number result has the correct sign for numbers
// and infinities, is very large in magnitude for infinities, and is 0.0 for
// NaNs. (These values are chosen to simplify the description of comparisons
// and conversions.)
//
// The 'fpcr' argument supplies FPCR control bits. Status information is
// updated directly in the FPSR where appropriate.

(FPType, bit, real) FPUnpack(bits(N) fpval, FPCRType fpcr)
assert N IN {16,32,64};
if N == 16 then
    sign   = fpval<15>;
    exp16  = fpval<14:10>;
    frac16 = fpval<9:0>;
    if IsZero(exp16) then
        // Produce zero if value is zero
        if IsZero(frac16) then
            type = FPType.Zero;  value = 0.0;
        else
            type = FPType_Nonzero;  value = 2.0^-14 * (Real(UInt(frac16)) * 2.0^-10);
        elsif IsOnes(exp16) && fpcr.AHP == '0' then  // Infinity or NaN in IEEE format
            if IsZero(frac16) then
                type = FPType_Infinity;  value = 2.0^1000000;
            else
                type = if frac16<9> == '1' then FPType_QNaN else FPType_SNaN;
                value = 0.0;
            else
                type = FPType_Nonzero;
                value = 2.0^(UInt(exp16)-15) * (1.0 + Real(UInt(frac16)) * 2.0^-10);
            end
        else
            type = FPType_Nonzero;
            value = 2.0^1000000;
        end
    else
        type = FPType_Nonzero;
        value = 2.0^1000000;
    end
elsif N == 32 then
    sign   = fpval<31>;
    exp32  = fpval<30:23>;
    frac32 = fpval<22:0>;
    if IsZero(exp32) then
        // Produce zero if value is zero or flush-to-zero is selected.
        if IsZero(frac32) || fpcr.FZ == '1' then
            type = FPType.Zero;  value = 0.0;
        elsif IsZero(frac32) then
            type = FPType_Infinity;  value = 2.0^1000000;
        else
            type = if frac32<22> == '1' then FPType_QNaN else FPType_SNaN;
            value = 0.0;
        else
            type = FPType_Nonzero;
            value = 2.0^1000000;
        end
    else
        type = FPType_Nonzero;
        value = 2.0^1000000;
    end
elsif N == 64 then
    sign   = fpval<63>;
```

exp64 = fpval<62:52>;
frac64 = fpval<51:0>;
if IsZero(exp64) then
  // Produce zero if value is zero or flush-to-zero is selected.
  if IsZero(frac64) || fpcr.FZ == '1' then
    type = FPType_Zero;  value = 0.0;
  if !IsZero(frac64) then  // Denormalized input flushed to zero
    FPProcessException(FPExc_InputDenorm, fpcr);
  else
    type = FPType_Nonzero;  value = 2.0^-1022 * (Real(UInt(frac64)) * 2.0^-52);
  elsif IsOnes(exp64) then
    if IsZero(frac64) then
      type = FPType_Infinity;  value = 2.0^1000000;
    else
      type = if frac64<51> == '1' then FPType_QNaN else FPType_SNaN;
      value = 0.0;
    else
      type = FPType_Nonzero;
      value = 2.0^(UInt(exp64)-1023) * (1.0 + Real(UInt(frac64)) * 2.0^-52);
    end if
  end if
if sign == '1' then value = -value;
return (type, sign, value);

shared/functions/float/fpzero/FPZero

// FPZero()
// =======

bits(N) FPZero(bit sign);
  assert N IN {16,32,64};
  constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
  constant integer F = N - E - 1;
  exp  = Zeros(E);
  frac = Zeros(F);
  return sign : exp : frac;

shared/functions/float/vfpexpandimm/VFPExpandImm

// VFPExpandImm()
// ==============

bits(N) VFPExpandImm(bits(8) imm8);
  assert N IN {32,64};
  constant integer E = (if N == 32 then 8 else 11);
  constant integer F = N - E - 1;
  sign = imm8<7>;
  exp  = NOT(imm8<6>):Replicate(imm8<6>,E-3):imm8<5:4>;
  frac = imm8<3:0>:Zeros(F-4);
  return sign : exp : frac;

shared/functions/integer/AddWithCarry

// AddWithCarry()
// ==============
// Integer addition with carry input, returning result and NZCV flags

(bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)
  integer unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);
  integer signed_sum = SInt(x) + SInt(y) + UInt(carry_in);
  bits(N) result = unsigned_sum<0:N-1>; // same value as signed_sum<0:N-1>
  bit n = result<0>N-1>);
  bit z = if IsZero(result) then '1' else '0';
  bit c = if UInt(result) == unsigned_sum then '0' else '1';
  bit v = if SInt(result) == signed_sum then '0' else '1';
  return (result, n:z:c:v);
shared/functions/memory/AccType

```
enumeration AccType {AccType_NORMAL, AccType_VEC, // Normal loads and stores
    AccType_STREAM, AccType_VECTREAM, // Streaming loads and stores
    AccType_ATOMIC, // Atomic loads and stores
    AccType_ORDERED, // Load-Acquire and Store-Release
    AccType_UNPRIV, // Load and store unprivileged
    AccType_IFETCH, // Instruction fetch
    AccType_PTW, // Page table walk
    // Other operations
    AccType_DC, // Data cache maintenance
    AccType_IC, // Instruction cache maintenance
    AccType_DZVA, // Memory access type specifically for DCZVA
} instruction
```

shared/functions/memory/AddrTop

```
// AddrTop()
// =========

integer AddrTop(bits(64) address, bits(2) el)
// Return the MSB number of a virtual address in the current stage 1 translation
// regime. If EL1 is using AArch64 then addresses from EL0 using AArch32
// are zero-extended to 64 bits.

el_regime = S1TranslationRegime(el);
if UsingAArch32() && !(el == EL0 && !ELUsingAArch32(el_regime)) then
    // AArch32 translation regime.
    return 31;
else
    // AArch64 translation regime.
    case el_regime of
        when EL1
            tbi = if address<55> == '1' then TCR_EL1.TBI else TCR_EL1.TBI0;
        when EL2
            tbi = TCR_EL2.TBI;
        when EL3
            tbi = TCR_EL3.TBI;
    return (if tbi == '1' then 55 else 63);
```

shared/functions/memory/AddressDescriptor

```
type AddressDescriptor is (FaultRecord      fault,      // fault.type indicates whether the address is valid
    MemoryAttributes memattrs,
    FullAddress      paddress,
    bits(64)         vaddress
)
```

shared/functions/memory/Allocation

```
constant bits(2) MemHint_No = '00';     // No Read-Allocate, No Write-Allocate
constant bits(2) MemHint_WA = '01';     // No Read-Allocate, Write-Allocate
constant bits(2) MemHint_RA = '10';     // Read-Allocate, No Write-Allocate
constant bits(2) MemHint_RWA = '11';    // Read-Allocate, Write-Allocate
```

shared/functions/memory/BigEndian

```
// BigEndian()
// ===========

boolean BigEndian()
    boolean bigend;
    if UsingAArch32() then
        bigend = (PSTATE.E != '0');
```
elsif PSTATE.EL == EL0 then
    bigend = (SCTLR[].E0E != '0');
else
    bigend = (SCTLR[].EE != '0');
return bigend;

shared/functions/memory/BigEndianReverse
// BigEndianReverse()
// ===============
bits(width) BigEndianReverse (bits(width) value)
assert width IN {8, 16, 32, 64, 128};
integer half = width DIV 2;
if width == 8 then return value;
return BigEndianReverse(value<half-1:0>) : BigEndianReverse(value<width-1:half>);

shared/functions/memory/BranchAddr
// BranchAddr()
// ===========
// Return the virtual address with tag bits removed for storing to the program counter.
bits(64) BranchAddr(bits(64) vaddress, bits(2) el)
assert !UsingAArch32();
msbit = AddrTop(vaddress, el);
if msbit == 63 then
    return vaddress;
elsif el IN {EL0, EL1} && vaddress<msbit> == '1' then
    return SignExtend(vaddress<msbit:0>);
else
    return ZeroExtend(vaddress<msbit:0>);

shared/functions/memory/Cacheability
constant bits(2) MemAttr_NC = '00';  // Non-cacheable
constant bits(2) MemAttr_WT = '10';  // Write-through
constant bits(2) MemAttr_WB = '11';  // Write-back

shared/functions/memory/DataMemoryBarrier
DataMemoryBarrier(MBReqDomain domain, MBReqTypes types);

shared/functions/memory/DataSynchronizationBarrier
DataSynchronizationBarrier(MBReqDomain domain, MBReqTypes types);

shared/functions/memory/DeviceType
enumeration DeviceType {DeviceType_GRE, DeviceType_nGRE, DeviceType_nGnRE, DeviceType_nGnRnE};

shared/functions/memory/Fault
enumeration Fault {Fault_None,
    Fault_AccessFlag,
    Fault_Alignment,
    Fault_Background,
    Fault_Domain,
    Fault_Permission,
    Fault_Translation,
    Fault_AddressSize,
    Fault_SyncExternal,
    Fault_SyncExternalOnWalk,
    Fault_SyncInternalOnDcache};
shared/functions/memory/FaultRecord

type FaultRecord is (Fault type,         // Fault Status
    AccType acctype,      // Type of access that faulted
    bits(48) ipaddress,    // Intermediate physical address
    boolean s2fs1walk,    // Is on a Stage 1 page table walk
    boolean write,        // TRUE for a write, FALSE for a read
    integer level,        // For translation, access flag and permission faults
    bit extflag,          // IMPLEMENTATION DEFINED syndrome for external aborts
    boolean secondstage,  // Is a Stage 2 abort
    bits(4) domain,       // Domain number, AArch32 only
    bits(4) debugmoe)     // Debug method of entry, from AArch32 only

shared/functions/memory/FullAddress

type FullAddress is (bits(48) physicaladdress,
    bit NS                  // '0' = Secure, '1' = Non-secure
)

shared/functions/memory/Hint_Prefetch

// Signals the memory system that memory accesses of type HINT to or from the specified address are
// likely in the near future. The memory system may take some action to speed up the memory accesses
// when they do occur, such as pre-loading the the specified address into one or more caches as
// indicated by the innermost cache level target (0=L1, 1=L2, etc) and non-temporal hint stream.
// Any or all prefetch hints may be treated as a NOP. A prefetch hint must not cause a synchronous
// abort due to alignment or translation faults and the like. Its only effect on software visible
// state should be on caches and TLBs associated with address, which must be addressable by reads,
// writes or execution as defined in the translation regime of the current Exception level.
// It is guaranteed not to access Device memory.
// A Prefetch_EXEC hint must not result in an access that could not be performed by a speculative
// instruction fetch, therefore if all associated MMUs are disabled, then it cannot access any
// memory location that cannot be accessed by instruction fetches.
Hint_Prefetch(bits(64) address, PrefetchHint hint, integer target, boolean stream);

shared/functions/memory/MBReqDomain

enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable,
    MBReqDomain_OuterShareable, MBReqDomain_FullSystem};

shared/functions/memory/MBReqTypes

enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All};

shared/functions/memory/MemAttrHints

type MemAttrHints is (bits(2) attrs,  // The possible encodings for each attributes field are as below
    bits(2) hints,  // The possible encodings for the hints are below
    boolean transient
)
shared/functions/memory/MemType

enumeration MemType {MemType_Normal, MemType_Device};

shared/functions/memory/MemoryAttributes

type MemoryAttributes is (  
    MemType     type,  
    DeviceType  device, // For Device memory types  
    MemAttrHints inner,  // Inner hints and attributes  
    MemAttrHints outer,  // Outer hints and attributes  
    boolean    shareable,  
    boolean    outershareable
)

shared/functions/memory/Permissions

type Permissions is (  
    bits(3) ap,   // Access permission bits  
    bit     xn,   // Execute-never bit  
    bit     pxn   // Privileged execute-never bit
)

shared/functions/memory/PrefetchHint

enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC};

shared/functions/memory/TLBRecord

type TLBRecord is (  
    Permissions    perms,  
    bit            nG,     // '0' = Global, '1' = not Global  
    bits(4)        domain, // AArch32 only  
    boolean        contiguous, // Contiguous bit from page table  
    integer        level,   // In AArch32 Short-descriptor format, indicates Section/Page  
    integer        blocksize, // Describes size of memory translated in KBytes  
    AddressDescriptor addrdesc
)

shared/functions/memory/_Mem

// These two _Mem[] accessors are the hardware operations which perform
// single-copy atomic, aligned, little-endian memory accesses of size
// bytes from/to the underlying physical memory array of bytes.
//
// The functions address the array using desc.PADDRESS which supplies:
//
//  A 48-bit physical address
//  A single NS bit to select between Secure and Non-secure parts of
//    the array.
//
// The acctype parameter describes the access type: normal, exclusive,
// ordered, streaming, etc.
bits(8*size) _Mem[AddressDescriptor desc, integer size, AccType acctype];

_Mem[AddressDescriptor desc, integer size, AccType acctype] = bits(8*size) value;
shared/functions/registers/BranchTo

// BranchTo()
// =========

// Set program counter to a new address, which may include a tag in the top eight bits, // with a branch reason hint for possible use by hardware fetching the next instruction.

BranchTo(bits(N) target, BranchType branch_type)
    Hint_Branch(branch_type);
    if N == 32 then
        assert UsingAArch32();
        _PC = ZeroExtend(target);
    else
        assert N == 64 && !UsingAArch32();
        _PC = BranchAddr(target<63:0>, PSTATE.EL);
    return;

shared/functions/registers/BranchToAddr

// BranchToAddr()
// ============

// Set program counter to a new address, which does not include a tag in the top eight bits, // with a branch reason hint for possible use by hardware fetching the next instruction.

BranchToAddr(bits(N) target, BranchType branch_type)
    Hint_Branch(branch_type);
    if N == 32 then
        assert UsingAArch32();
        _PC = ZeroExtend(target);
    else
        assert N == 64 && !UsingAArch32();
        _PC = target<63:0>;
    return;

shared/functions/registers/BranchType

enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT,
    BranchType_RET, BranchType_JMP, BranchType_EXCEPTION,
    BranchType_UNKNOWN};

shared/functions/registers/Hint_Branch

// Report the hint passed to BranchTo() and BranchToAddr(), for consideration when processing // the next instruction.
Hint_Branch(BranchType hint);

shared/functions/registers/NextInstrAddr

// Return address of the next instruction.
bits(N) NextInstrAddr();

shared/functions/registers/ResetExternalDebugRegisters

// Reset the External Debug registers in the Core power domain.
ResetExternalDebugRegisters(boolean cold_reset);

shared/functions/registers/ThisInstrAddr

// ThisInstrAddr()
// =============
// Return address of the current instruction.
bits(N) ThisInstrAddr()
    assert N == 64 || (N == 32 & UsingAArch32());
    return _PC<N-1:0>;

shared/functionsregisters/_PC
bits(64) _PC;

shared/functionsregisters/_R
array bits(64) _R[0..30];

shared/functionsregisters/_V
array bits(128) _V[0..31];

shared/functions/sysregisters/SPSR

// SPSR[] - non-assignment form
// ================

bits(32) SPSR[]
    bits(32) result;
    if UsingAArch32() then
        case PSTATE.M of
            when M32_FIQ      result = SPSR_fiq;
            when M32_IRQ      result = SPSR_irq;
            when M32_Svc      result = SPSR_svc;
            when M32_Monitor  result = SPSR_mon;
            when M32_Abort    result = SPSR_abt;
            when M32_Hyp      result = SPSR_hyp;
            when M32_Undef    result = SPSR_und;
            otherwise         Unreachable();
        end;
    else
        case PSTATE.EL of
            when EL1          result = SPSR_EL1;
            when EL2          result = SPSR_EL2;
            when EL3          result = SPSR_EL3;
            otherwise         Unreachable();
        end;
        return result;
    end;

// SPSR[] - assignment form
// ================

SPSR[] = bits(32) value
    if UsingAArch32() then
        case PSTATE.M of
            when M32_FIQSPR_fiq = value;
            when M32_IRQSPR_irq = value;
            when M32_SvcSPR_svc = value;
            when M32_MonitorSPR_mon = value;
            when M32_AbortSPR_abt = value;
            when M32_HypSPR_hyp = value;
            when M32_UndefSPR_und = value;
            otherwise         Unreachable();
        end;
    else
        case PSTATE.EL of
            when EL1          SPSR_EL1 = value;
            when EL2          SPSR_EL2 = value;
            when EL3          SPSR_EL3 = value;
            otherwise         Unreachable();
        end;
        return;
    end;
shared/functions/system/ArchVersion

enumeration ArchVersion {
    ARMv8p0,
};

shared/functions/system/ClearEventRegister

ClearEventRegister();

shared/functions/system/ClearPendingPhysicalSError

// Clear a pending physical SError interrupt
ClearPendingPhysicalSError();

shared/functions/system/ConditionHolds

// ConditionHolds()
// ================
// Return TRUE iff COND currently holds
boolean ConditionHolds(bits(4) cond)
// Evaluate base condition.
  case cond<3:1> of
    when '000' result = (PSTATE.Z == '1');                          // EQ or NE
    when '001' result = (PSTATE.C == '1');                          // CS or CC
    when '010' result = (PSTATE.N == '1');                          // MI or PL
    when '011' result = (PSTATE.V == '1');                          // VS or VC
    when '100' result = (PSTATE.C == '1' && PSTATE.Z == '0');       // HI or LS
    when '101' result = (PSTATE.N == PSTATE.V);                     // GE or LT
    when '110' result = (PSTATE.N == PSTATE.V && PSTATE.Z == '0');  // GT or LE
    when '111' result = TRUE;                                       // AL
    // Condition flag values in the set '111x' indicate always true
    // Otherwise, invert condition if necessary.
    if cond<0> == '1' && cond != '1111' then
      result = !result;
  return result;

shared/functions/system/CurrentInstrSet

// CurrentInstrSet()
// ==============
InstrSet CurrentInstrSet()

if UsingAArch32() then
  result = if PSTATE.T == '0' then InstrSet_A32 else InstrSet_T32;
  // PSTATE.J is RES0. Implementation of T32EE or Jazelle state not permitted.
else
  result = InstrSet_A64;
return result;

shared/functions/system/CurrentPL

// CurrentPL()
// ===========
PrivilegeLevel CurrentPL()
return PLOfEL(PSTATE.EL);
shared/functions/system/EL0

constant bits(2) EL3 = '11';
constant bits(2) EL2 = '10';
constant bits(2) EL1 = '01';
constant bits(2) EL0 = '00';

shared/functions/system/ELFromM32

// ELFromM32()
// ===========

(boolean,bits(2)) ELFromM32(bits(5) mode)
// Convert an AArch32 mode encoding to an Exception level.
// Returns (valid,EL):
//   'valid' is TRUE if 'mode<4:0>' encodes a mode that is both valid for this implementation
//           and the current value of SCR.NS/SCR_EL3.NS.
//   'EL'    is the Exception level decoded from 'mode'.
bits(2) el;
boolean valid = !BadMode(mode);  // Check for modes that are not valid for this implementation
case mode of
when M32_Monitor
  el = EL3;
when M32_Hyp
  el = EL2;
valid = valid && (!HaveEL(EL3) || SCR_GEN[].NS == '1');
when M32_FIQ, M32_IRQ, M32_Svc, M32_Abort, M32_Undef, M32_System
  // If EL3 is implemented and using AArch32, then these modes are EL3 modes in Secure
  // state, and EL1 modes in Non-secure state. If EL3 is not implemented or is using
  // AArch64, then these modes are EL1 modes.
  el = (if HaveEL(EL3) && HighestELUsingAArch32() && SCR.NS == '0' then EL3 else EL1);
when M32_User
  el = EL0;
others
  valid = FALSE;           // Passed an illegal mode value
if !valid then el = bits(2) UNKNOWN;
return (valid, el);

shared/functions/system/ELFromSPSR

// ELFromSPSR()
// ============

// Convert an SPSR value encoding to an Exception level.
// Returns (valid,EL):  
//   'valid' is TRUE if 'spsr<4:0>' encodes a valid mode for the current state.
//   'EL'    is the Exception level decoded from 'spsr'.
(boolean,bits(2)) ELFromSPSR(bits(32) spsr)
if spsr<4> == '0' then  // AArch64 state
  el = spsr<3:2>;
  if HighestELUsingAArch32() then  // No AArch64 support
    valid = FALSE;
  elsif !HaveEL(el) then  // Exception level not implemented
    valid = FALSE;
  elsif spsr<1> == '1' then  // M[1] must be 0
    valid = FALSE;
  elsif el == EL0 && spsr<0> == '1' then  // for EL0, M[0] must be 0
    valid = FALSE;
  elsif el == EL2 && HaveEL(EL3) && SCR_EL3.NS == '0' then  // EL2 only valid in Non-secure state
    valid = FALSE;
else
  valid = TRUE;
else !HaveAnyAArch32() then  // AArch32 not supported
  valid = FALSE;
else
  // AArch32 state

(valid, el) = ELFromM32(spsr<4:0>);
if !valid then el = bits(2) UNKNOWN;
return (valid, el);

shared/functions/system/ELStateUsingAArch32

// ELStateUsingAArch32()
//=--------------------------------------------------------------------------

boolean ELStateUsingAArch32(bits(2) el, boolean secure)
// See ELStateUsingAArch32K() for description. Must only be called in circumstances where
// result is valid (typically, that means 'el IN {EL1,EL2,EL3}').
(known, aarch32) = ELStateUsingAArch32K(el, secure);
assert known;
return aarch32;

shared/functions/system/ELStateUsingAArch32K

// ELStateUsingAArch32K()
//=---------------------

(boolean,boolean) ELStateUsingAArch32K(bits(2) el, boolean secure)
// Returns (known, aarch32):
//   'known'   is FALSE for EL0 if the current Exception level is not EL0 and EL1 is
//             using AArch64, since it cannot determine the state of EL0; TRUE otherwise.
//   'aarch32' is TRUE if the specified Exception level is using AArch32; FALSE otherwise.

boolean aarch32;
known = TRUE;
if !HaveAArch32EL(el) then
  aarch32 = FALSE;                           // Exception level is using AArch64
elsif HighestELUsingAArch32() then
  aarch32 = TRUE;                            // All levels are using AArch32
else
  aarch32_below_el3 = HaveEL(EL3) && SCR_EL3.RW == '0';
  aarch32_at_el1 = aarch32_below_el3 || (HaveEL(EL2) && !secure && HCR_EL2.RW == '0');
  if el == EL0 && !aarch32_at_el1 then       // Only know if EL0 using AArch32 from PSTATE
    if PSTATE.EL == EL0 then
      aarch32 = PSTATE.nRW == '1';       // EL0 controlled by PSTATE
    else
      known = FALSE;                     // EL0 state is UNKNOWN
  else
    aarch32 = (aarch32_below_el3 && el != EL3) || (aarch32_at_el1 && el IN {EL1,EL0});
  end if
end if
if !known then aarch32 = boolean UNKNOWN;
return (known, aarch32);

shared/functions/system/ELUsingAArch32

// ELUsingAArch32()
//=---------------

boolean ELUsingAArch32(bits(2) el)
return ELStateUsingAArch32K(el, IsSecureBelowEL3());

shared/functions/system/ELUsingAArch32K

// ELUsingAArch32K()
//=----------------

(boolean,boolean) ELUsingAArch32K(bits(2) el)
return ELStateUsingAArch32K(el, IsSecureBelowEL3());
shared/functions/system/EndOfInstruction

// Terminate processing of the current instruction.
EndOfInstruction();

shared/functions/system/EventRegisterSet

// Set the local event register in this PE.
EventRegisterSet();

shared/functions/system/EventRegistered

boolean EventRegistered();

shared/functions/system/GetPSRFromPSTATE

// GetPSRFromPSTATE()
// ================
// Return a PSR value which represents the current PSTATE

bits(32) GetPSRFromPSTATE()
bits(32) spsr = Zeros();
spsr<31:28> = PSTATE.<N,Z,C,V>;
spsr<21> = PSTATE.SS;
spsr<20> = PSTATE.IL;
if PSTATE.nRW == '1' then // AArch32 state
spsr<27> = PSTATE.Q;
spsr<26:25> = PSTATE.IT<1:0>;
spsr<19:16> = PSTATE.GE;
spsr<15:10> = PSTATE.IT<7:2>;
spsr<9> = PSTATE.E;
spsr<8:6> = PSTATE.<A,I,F>; // No PSTATE.D in AArch32 state
spsr<5> = PSTATE.T;
assert PSTATE.M<4> == PSTATE.nRW; // bit [4] is the discriminator
spsr<4:0> = PSTATE.M;
else // AArch64 state
spsr<9:6> = PSTATE.<D,A,I,F>;
spsr<4> = PSTATE.nRW;
spsr<3:2> = PSTATE.EI;
spsr<0> = PSTATE.SP;
return spsr;

shared/functions/system/HasArchVersion

// HasArchVersion()
// ===============
// Return TRUE if the implemented architecture includes the extensions defined in the specified architecture version.

boolean HasArchVersion(ArchVersion version)
return version == ARMv8p0 || boolean IMPLEMENTATION_DEFINED;

shared/functions/system/HaveAArch32EL

// HaveAArch32EL()
// ===============

boolean HaveAArch32EL(bits(2) el)
// Return TRUE if Exception level 'el' supports AArch32 in this implementation
if !HaveEL(el) then
return FALSE; // The Exception level is not implemented
elsif !HaveAnyAArch32() then
return FALSE; // No Exception level can use AArch32
elsif HighestELUsingAArch32() then
    return TRUE; // All Exception levels are using AArch32
elsif el == HighestEL() then
    return FALSE; // The highest Exception level is using AArch64
elsif el == EL0 then
    return TRUE; // EL0 must support using AArch32 if any AArch32

return boolean IMPLEMENTATION_DEFINED;

shared/functions/system/HaveAnyAArch32

// HaveAnyAArch32()
// ================
// Return TRUE if AArch32 state is supported at any Exception level

boolean HaveAnyAArch32()
    return boolean IMPLEMENTATION_DEFINED;

shared/functions/system/HaveAnyAArch64

// HaveAnyAArch64()
// ================
// Return TRUE if AArch64 state is supported at any Exception level

boolean HaveAnyAArch64()
    return !HighestELUsingAArch32();

shared/functions/system/HaveEL

// HaveEL()
// =========
// Return TRUE if Exception level 'el' is supported

boolean HaveEL(bits(2) el)
    if el IN {EL1,EL0} then
        return TRUE; // EL1 and EL0 must exist
    return boolean IMPLEMENTATION_DEFINED;

shared/functions/system/HighestEL

// HighestEL()
// ===========
// Returns the highest implemented Exception level.

bits(2) HighestEL()
    if HaveEL(EL3) then
        return EL3;
    elsif HaveEL(EL2) then
        return EL2;
    else
        return EL1;

shared/functions/system/HighestELUsingAArch32

// HighestELUsingAArch32()
// ========================
// Return TRUE if configured to boot into AArch32 operation

boolean HighestELUsingAArch32()
    if !HaveAnyAArch32() then return FALSE;
    return boolean IMPLEMENTATION_DEFINED; // e.g. CFG32SIGNAL == HIGH
shared/functions/system/Hint_Yield

Hint_Yield();

shared/functions/system/IllegalExceptionReturn

// IllegalExceptionReturn()
// ========================

boolean IllegalExceptionReturn(bits(32) spsr)

  // Check for return:
  //   * To an unimplemented Exception level.
  //   * To EL2 in Secure state.
  //   * To EL0 using AArch64 state, with SPSR.M[0]==1.
  //   * To AArch64 state with SPSR.M[1]==1.
  //   * To AArch32 state with an illegal value of SPSR.M.
  (valid, target) = ELFromSPSR(spsr);
  if !valid then return TRUE;

  // Check for return to higher Exception level
  if UInt(target) > UInt(PSTATE.EL) then return TRUE;

  spsr_mode_is_aarch32 = (spsr<4> == '1');

  // Check for return:
  //   * To EL1, EL2 or EL3 with register width specified in the SPSR different from the
  //     Execution state used in the Exception level being returned to, as determined by
  //     the SCR_EL3.RW or HCR_EL2.RW bits, or as configured from reset.
  //   * To EL0 using AArch64 state when EL1 is using AArch32 state as determined by the
  //     SCR_EL3.RW or HCR_EL2.RW bits or as configured from reset.
  //   * To AArch64 state from AArch32 state (should be caught by above)
  (known, target_el_is_aarch32) = ELUsingAArch32K(target);
  assert known || (target == EL0 && !ELUsingAArch32(EL1));
  if known && spsr_mode_is_aarch32 != target_el_is_aarch32 then return TRUE;

  // Check for illegal return from AArch32 to AArch64
  if UsingAArch32() && !spsr_mode_is_aarch32 then return TRUE;

  // Check for return to EL1 in Non-secure state when HCR.TGE is set
  if HaveEL(EL2) && target == EL1 && !IsSecureBelowEL3() && HCR_EL2.TGE == '1' then return TRUE;
  return FALSE;

shared/functions/system/InstrSet

enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32};

shared/functions/system/InstructionSynchronizationBarrier

InstructionSynchronizationBarrier();

shared/functions/system/InterruptPending

boolean InterruptPending();

shared/functions/system/IsSecure

// IsSecure()
// =========

boolean IsSecure()

  // Return TRUE if current Exception level is in Secure state.
  if HaveEL(EL3) && !UsingAArch32() && PSTATE.EL == EL3 then return TRUE;
elsif HaveEL(EL3) && UsingAArch32() && PSTATE.M == M32_Monitor then
    return TRUE;
return IsSecureBelowEL3();

shared/functions/system/IsSecureBelowEL3

// IsSecureBelowEL3()
// ==============

// Return TRUE if an Exception level below EL3 is in Secure state
// or would be following an exception return to that level.
//
// Differs from IsSecure in that it ignores the current EL or Mode
// in considering security state.
// That is, if at AArch64 EL3 or in AArch32 Monitor mode, whether an
// exception return would pass to Secure or Non-secure state.

boolean IsSecureBelowEL3()
    if HaveEL(EL3) then
        return SCR_GEN[].NS == '0';
    elsif HaveEL(EL2) then
        return FALSE;
    else
        // TRUE if processor is Secure or FALSE if Non-secure;
        return boolean IMPLEMENTATION_DEFINED;

shared/functions/system/Mode_Bits

constant bits(5) M32_User    = '10000';
constant bits(5) M32_FIQ     = '10001';
constant bits(5) M32_IRQ     = '10010';
constant bits(5) M32_Svc     = '10011';
constant bits(5) M32_Monitor = '10110';
constant bits(5) M32_Abort   = '10111';
constant bits(5) M32_Hyp     = '11010';
constant bits(5) M32_Undef   = '11011';
constant bits(5) M32_System  = '11111';

shared/functions/system/PLOfEL

// PLOfEL()
// ========

PrivilegeLevel PLOfEL(bits(2) el)
case el of
    when EL3 return if HighestELUsingAArch32() then PL1 else PL3;
    when EL2 return PL2;
    when EL1 return PL1;
    when EL0 return PL0;

shared/functions/system/PSTATE

ProcState PSTATE;

shared/functions/system/PrivilegeLevel

equ enum PrivilegeLevel {PL3, PL2, PL1, PL0};

shared/functions/system/ProcState

type ProcState is (
    bits (1) N,  // Negative condition flag
    bits (1) Z,  // Zero condition flag
    bits (14) I,
...
bits (1) C,          // Carry condition flag
bits (1) V,          // Overflow condition flag
bits (1) D,          // Debug mask bit                      [AArch64 only]
bits (1) A,          // SError interrupt mask bit
bits (1) I,          // IRQ mask bit
bits (1) F,          // FIQ mask bit
bits (1) SS,         // Software step bit
bits (1) IL,         // Illegal Execution state bit
bits (2) EL,         // Exception Level
bits (1) nRW,        // not Register Width: 0=64, 1=32
bits (1) SP,         // Stack pointer select: 0=SP0, 1=SPx [AArch64 only]
bits (4) GE,         // Greater than or Equal flags        [AArch32 only]
bits (1) IT,         // If-then bits, RES0 in CPSR         [AArch32 only]
bits (1) J,          // J bit, RES0                        [AArch32 only, RES0 in SPSR and CPSR]
bits (1) T,          // T32 bit, RES0 in CPSR               [AArch32 only]
bits (1) E,          // Endianness bit                     [AArch32 only]
bits (5) M           // Mode field                         [AArch32 only]
)

shared/functions/system/RestoredITBits

// RestoredITBits()
// ================
// Get the value of PSTATE.IT to be restored on this exception return.

bits(8) RestoredITBits(bits(32) spsr)
    it = spsr<r15:10,26:25>;
    // When PSTATE.IL is set, it is CONSTRAINED UNPREDICTABLE whether the IT bits are each set
    // to zero or copied from the SPSR.
    if PSTATE.IL == '1' then
        if ConstrainUnpredictableBool() then return '00000000';
        else return it;
    // The IT bits are forced to zero when they are set to a reserved value.
    if !IsZero(it<7:4>) && !IsZero(it<3:0>) then
        return '00000000';
    // The IT bits are forced to zero when returning to A32 state, or when returning to an EL
    // with the ITD bit set to 1, and the IT bits are describing a multi-instruction block.
    itd = if PSTATE.EL == EL2 then HSCTLR.ITD else SCTLR.ITD;
    if (spsr<5> == '0' && !IsZero(it)) || (itd == '1' && !IsZero(it<2:0>)) then
        return '00000000';
    else
        return it;

shared/functions/system/SCRType

type SCRType;

shared/functions/system/SCR_GEN

// SCR_GEN[]
// =========

SCRType SCR_GEN[]
// AArch32 secure & AArch64 EL3 registers are not architecturally mapped
assert HaveEL(EL3);
bits(32) r;
if HighestELUsingAArch32() then
    r = SCR;
else
    r = SCR_EL3;
return r;
shared/functions/system/SErrorPending

// Return TRUE if a physical SError interrupt is pending; that is, if ISR_EL1.A == 1
boolean SErrorPending();

shared/functions/system/SendTime

// Signal an event to all PEs.
SendEvent();

shared/functions/system/SetPSTATEFromPSR

// SetPSTATEFromPSR()
// ================
// Set PSTATE based on a PSR value
SetPSTATEFromPSR(bits(32) spsr)

SynchronizeContext();
PSR.SS = DebugExceptionReturnSS(spsr);
if IllegalExceptionReturn(spsr) then
  PSTATE.IL = '1';
else
  // State that is reinstated only on a legal exception return
  PSTATE.IL = spsr<20>;
  if spsr<4> == '1' then // AArch32 state
    AArch32.WriteMode(spsr<4:0>); // Sets PSTATE.EL correctly
  else // AArch64 state
    PSTATE.nRW = '0';
    PSTATE.EL = spsr<3:2>;
    PSTATE.SP = spsr<0>;
  // If PSTATE.IL is set and returning to AArch32 state, it is CONSTRAINED UNPREDICTABLE whether
  if PSTATE.IL == '1' & PSTATE.nRW == '1' then
    if ConstrainUnpredictableBool() then spsr<5> = '0';
  // State that is reinstated regardless of illegal exception return
  PSTATE.<N,Z,C,V> = spsr<31:28>;
  if PSTATE.nRW == '1' then // AArch32 state
    PSTATE.Q = spsr<27>;
    PSTATE.IT = RestoredITBits(spsr);
    PSTATE.E = spsr<19:16>;
    PSTATE.SP = spsr<0>;
    PSTATE.<A,I,F> = spsr<9:6>; // No PSTATE.D in AArch32 state
    PSTATE.T = spsr<5>; // PSTATE.J is RES0
  else // AArch64 state
    PSTATE.<D,A,I,F> = spsr<9:6>; // No PSTATE.<Q,IT,CE,E,T> in AArch64 state
  return;

shared/functions/system/SynchronizeContext

SynchronizeContext();

shared/functions/system/TakeUnmaskedPhysicalSErrorInterrupts

// Take any pending unmasked physical SError interrupt
TakeUnmaskedPhysicalSErrorInterrupts(boolean iesb_req);

shared/functions/system/TakeUnmaskedSErrorInterrupts

// Take any pending unmasked physical SError interrupt or unmasked virtual SError
// interrupt.
TakeUnmaskedSErrorInterrupts();
shared/functions/system/ThisInstr
bits(32) ThisInstr();

shared/functions/system/ThisInstrLength
integer ThisInstrLength();

shared/functions/system/Unreachable
Unreachable()
    assert FALSE;

shared/functions/system/UsingAArch32
// UsingAArch32()
// =============
// Return TRUE if the current Exception level is using AArch32, FALSE if using AArch64.
boolean UsingAArch32()
    boolean aarch32 = (PSTATE.nRW == '1');
    if !HaveAnyAArch32() then assert !aarch32;
    if HighestELUsingAArch32() then assert aarch32;
    return aarch32;

shared/functions/system/WaitForEvent
WaitForEvent();

shared/functions/system/WaitForInterrupt
WaitForInterrupt();

shared/functions/unpredictable/ConstrainUnpredictable
// Return the appropriate Constraint result to control the caller's behavior. The return value
// is IMPLEMENTATION DEFINED within a permitted list for each UNPREDICTABLE case.
// (The permitted list is determined by an assert or case statement at the call site.)
Constraint ConstrainUnpredictable();

shared/functions/unpredictable/ConstrainUnpredictableBits
// This is a variant of ConstrainUnpredictable for when the result can be Constraint_UNKNOWN.
// If the result is Constraint_UNKNOWN then the function also returns UNKNOWN value, but that
// value is always an allocated value; that is, one for which the behavior is not itself
// CONCONSTRAINED.
(Constraint,bits(width)) ConstrainUnpredictableBits();

shared/functions/unpredictable/ConstrainUnpredictableBool
// ConstrainUnpredictableBool()
// ============================
// This is a simple wrapper function for cases where the constrained result is either TRUE or FALSE.
boolean ConstrainUnpredictableBool()
    c = ConstrainUnpredictable();
    assert c IN {Constraint_TRUE, Constraint_FALSE};
    return (c == Constraint_TRUE);
shared/functions/unpredictable/ConstrainUnpredictableInteger

// This is a variant of ConstrainUnpredictable for when the result can be Constraint_UNKNOWN. If
// the result is Constraint_UNKNOWN then the function also returns an UNKNOWN value in the range
// low to high, inclusive.
(Constraint, integer) ConstrainUnpredictableInteger(integer low, integer high);

shared/functions/unpredictable/Constraint

enumeration Constraint    { // General:
    Constraint_NONE, Constraint_UNKNOWN,
    Constraint_UNDEF, Constraint_NOP,
    Constraint_TRUE, Constraint_FALSE,
    Constraint_DISABLED,
    Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,
    // Load-store:
    Constraint_WBSUPPRESS, Constraint_FAULT,
    // IPA too large
    Constraint_FORCE, Constraint_FORCENOSLCHECK};

shared/functions/vector/AdvSIMDEncodeImm

// AdvSIMDEncodeImm()
// ================
bits(64) AdvSIMDEncodeImm(bit op, bits(4) cmode, bits(8) imm8)
case cmode<3:1> of
    when '000'  
        imm64 = Replicate(Zeros(24):imm8, 2);
    when '001'  
        imm64 = Replicate(Zeros(16):imm8:Zeros(8), 2);
    when '010'  
        imm64 = Replicate(Zeros(8):imm8:Zeros(16), 2);
    when '011'  
        imm64 = Replicate(imm8:Zeros(24), 2);
    when '100'  
        imm64 = Replicate(Zeros(8):imm8, 4);
    when '101'  
        imm64 = Replicate(imm8:Zeros(8), 4);
    when '110'  
        if cmode<0> == '0' then
            imm64 = Replicate(Zeros(16):imm8:Ones(8), 2);
        else
            imm64 = Replicate(Zeros(8):imm8:Ones(16), 2);
        end when
    when '111'  
        if cmode<0> == '0' && op == '0' then
            imm64 = Replicate(imm8, 8);
        end if
        if cmode<0> == '0' && op == '1' then
            imm64 = Replicate(imm8<7>, 8);
        end if
        if cmode<0> == '1' && op == '0' then
            imm32 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,5):imm8<5:0>:Zeros(19);
            imm64 = Replicate(imm32, 2);
        end if
        if cmode<0> == '1' && op == '1' then
            if UsingAArch32() then ReservedEncoding();
            imm64 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,8):imm8<5:0>:Zeros(48);
        end if
    end case;
return imm64;
shared/functions/vector/PolynomialMult

// PolynomialMult()
// ================

bits(M+N) PolynomialMult(bits(M) op1, bits(N) op2)
result = Zeros(M+N);
extended_op2 = ZeroExtend(op2, M+N);
for i=0 to M-1
  if op1[i] == '1' then
    result = result EOR LSL(extended_op2, i);
return result;

shared/functions/vector/SatQ

// SatQ()
// ======

(bits(N), boolean) SatQ(integer i, integer N, boolean unsigned)
  (result, sat) = if unsigned then UnsignedSatQ(i, N) else SignedSatQ(i, N);
  return (result, sat);

shared/functions/vector/SignedSatQ

// SignedSatQ()
// ============

<bits(N), boolean) SignedSatQ(integer i, integer N)
  if i > 2^(N-1) - 1 then
    result = 2^(N-1) - 1;  saturated = TRUE;
else if i < -(2^(N-1)) then
    result = -(2^(N-1));  saturated = TRUE;
  else
    result = i;  saturated = FALSE;
  return (result<N-1:0>, saturated);

shared/functions/vector/UnsignedRSqrtEstimate

// UnsignedRSqrtEstimate()
// =======================

bits(N) UnsignedRSqrtEstimate(bits(N) operand)
assert N == 32;
if operand<N-1:N-2> == '00' then  // Operands <= 0x3FFFFFFF produce 0xFFFFFFFF
  result = Ones(N);
else
  // Generate double-precision value = operand + 2^(-32). This has zero sign bit, with:
  // exponent = 1022 or 1021 = double-precision representation of 2^(-1) or 2^(-2)
  // fraction taken from operand, excluding its most significant one or two bits.
  // if operand<N-1> == '1' then
  //   dp_operand = '0 01111111110' : operand<N-2:0> : Zeros(64-(N-1)-12);
  // else // operand<N-1>N-2> == '01'
  //   dp_operand = '0 0111111101' : operand<N-3:0> : Zeros(64-(N-2)-12);
  // Call C function to get reciprocal estimate of scaled value.
  estimate = recip_sqrt_estimate(dp_operand);
  // Result is double-precision and a multiple of 1/256 in the range 1 to 511/256.
  // Multiply by 2^31 and convert to an unsigned integer - this just involves
  // concatenating the implicit units bit with the top N-1 fraction bits.
  bits(N-1) frac = estimate<51:51-(N-1)+1>;
  result = '1' : frac;
return result;
shared/functions/vector/UnsignedRecipEstimate

// UnsignedRecipEstimate()
// =======================

bits(N) UnsignedRecipEstimate(bits(N) operand)
assert N == 32;
if operand<N-1> == '0' then  // Operands <= 0x7FFFFFFF produce 0xFFFFFFFF
  result = Ones(N);
else
  // Generate double-precision value = operand * 2^(-32). This has zero sign bit, with:
  //     exponent = 1022 = double-precision representation of 2^(-1)
  //     fraction taken from operand, excluding its most significant bit.
  // dp_operand = '0 0111111110' : operand<N-2:0> : Zeros(64-(N-1)-12);
  dp_operand = '0 0111111110' : operand<N-2:0> : Zeros(64-(N-1)-12);
  estimate = recip_estimate(dp_operand);

  // Call C function to get reciprocal estimate of scaled value.
  estimate = recip_estimate(dp_operand);
  // Result is double-precision and a multiple of 1/256 in the range 1 to 511/256.
  // Multiply by 2^31 and convert to an unsigned integer - this just involves
  // concatenating the implicit units bit with the top N-1 fraction bits.
  bits(N-1) frac = estimate<51:51-(N-1)+1>;
  result = '1' : frac;

return result;

shared/functions/vector/UnsignedSatQ

// UnsignedSatQ()
// ==============

(bits(N), boolean) UnsignedSatQ(integer i, integer N)
if i > 2^N - 1 then
  result = 2^N - 1;  saturated = TRUE;
elsif i < 0 then
  result = 0;  saturated = TRUE;
else
  result = i;  saturated = FALSE;
return (result<N-1:0>, saturated);

J1.3.4 shared/translation

This section includes the following pseudocode functions:

- shared/translation/attrs/CombineS1S2AttrHints on page J1-5448.
- shared/translation/attrs/CombineS1S2Desc on page J1-5448.
- shared/translation/attrs/CombineS1S2Device on page J1-5448.
- shared/translation/attrs/LongConvertAttrsHints on page J1-5449.
- shared/translation/attrs/MemAttrDefaults on page J1-5449.
- shared/translation/attrs/S1CacheDisabled on page J1-5450.
- shared/translation/attrs/S2AttrDecode on page J1-5450.
- shared/translation/attrs/S2CacheDisabled on page J1-5450.
- shared/translation/attrs/ShortConvertAttrsHints on page J1-5451.
- shared/translation/attrs/WalkAttrDecode on page J1-5451.
- shared/translation/translation/HasS2Translation on page J1-5452.
- shared/translation/translation/PAMax on page J1-5452.
- shared/translation/translation/S1TranslationRegime on page J1-5452.
shared/translation/attrs/CombineS1S2AttrHints

// CombineS1S2AttrHints()
// ======================

MemAttrHints CombineS1S2AttrHints(MemAttrHints s1desc, MemAttrHints s2desc)

MemAttrHints result;

if s2desc.attrs == '01' || s1desc.attrs == '01' then
  result.attrs = bits(2) UNKNOWN; // Reserved
elsif s2desc.attrs == MemAttr_NC || s1desc.attrs == MemAttr_NC then
  result.attrs = MemAttr_NC;        // Non-cacheable
elsif s2desc.attrs == MemAttr_WT || s1desc.attrs == MemAttr_WT then
  result.attrs = MemAttr_WT;        // Write-through
else
  result.attrs = MemAttr_WB;        // Write-back

result.hints = s1desc.hints;
result.transient = s1desc.transient;
return result;

shared/translation/attrs/CombineS1S2Desc

// CombineS1S2Desc()
// ===============
// Combines the address descriptors from stage 1 and stage 2

AddressDescriptor CombineS1S2Desc(AddressDescriptor s1desc, AddressDescriptor s2desc)

AddressDescriptor result;

result.paddress = s2desc.paddress;

if IsFault(s1desc) || IsFault(s2desc) then
  result = if IsFault(s1desc) then s1desc else s2desc;
elsif s2desc.memattrs.type == MemType_Device || s1desc.memattrs.type == MemType_Device then
  result.memattrs.type = MemType_Device;
  if s1desc.memattrs.type == MemType_Normal then
    result.memattrs.device = s2desc.memattrs.device;
  elsif s2desc.memattrs.type == MemType_Normal then
    result.memattrs.device = s1desc.memattrs.device;
  else // Both Device
    result.memattrs.device = CombineS1S2Device(s1desc.memattrs.device, s2desc.memattrs.device);
else // Both Normal
  result.memattrs.type = MemType_Normal;
  result.memattrs.device = DeviceType UNKNOWN;
  result.memattrs = CombineS1S2AttrHints(s1desc.memattrs.inner, s2desc.memattrs.inner);
  result.memattrs.outer = CombineS1S2AttrHints(s1desc.memattrs.outer, s2desc.memattrs.outer);
  result.memattrs.shareable = (s1desc.memattrs.shareable || s2desc.memattrs.shareable);
  result.memattrs.outershareable = (s1desc.memattrs.outershareable ||
                                     s2desc.memattrs.outershareable);

result.memattrs = MemAttrDefaults(result.memattrs);
return result;

shared/translation/attrs/CombineS1S2Device

// CombineS1S2Device()
// ===================
// Combines device types from stage 1 and stage 2

DeviceType CombineS1S2Device(DeviceType s1device, DeviceType s2device)
if s2device == DeviceType_nGnRE || s1device == DeviceType_nGnRE then
    result = DeviceType_nGnRE;
elsif s2device == DeviceType_nGnRE || s1device == DeviceType_nGnRE then
    result = DeviceType_nGnRE;
elsif s2device == DeviceType_nGRE || s1device == DeviceType_nGRE then
    result = DeviceType_nGRE;
else
    result = DeviceType_GRE;
return result;

shared/translation/attrs/LongConvertAttrsHints
// LongConvertAttrsHints()
// =======================
// Convert the long attribute fields for Normal memory as used in the MAIR fields
// to orthogonal attributes and hints
MemAttrHints LongConvertAttrsHints(bits(4) attrfield, AccType acctype)
assert !IsZero(attrfield);
    MemAttrHints result;
    if S1CacheDisabled(acctype) then // Force Non-cacheable
        result.attrs = MemAttr_NC;
        result.hints = MemHint_No;
    else
        if attrfield<3:2> == '00' then // Write-through transient
            result.attrs = MemAttr_WT;
            result.hints = attrfield<1:0>;
            result.transient = TRUE;
        elsif attrfield<3:0> == '0100' then // Non-cacheable (no allocate)
            result.attrs = MemAttr_NC;
            result.hints = MemHint_No;
            result.transient = FALSE;
        elsif attrfield<3:2> == '01' then // Write-back transient
            result.attrs = attrfield<1:0>;
            result.hints = MemAttr_WB;
            result.transient = TRUE;
        else // Write-through/write-back non-transient
            result.attrs = attrfield<3:2>;
            result.hints = attrfield<1:0>;
            result.transient = FALSE;
return result;

shared/translation/attrs/MemAttrDefaults
// MemAttrDefaults()
// =================
// Supply default values for memory attributes, including overriding the shareability attributes
// for Device and Non-cacheable memory types.
MemoryAttributes MemAttrDefaults(MemoryAttributes memattrs)
if memattrs.type == MemType_Device then
    memattrs.inner = MemAttrHints UNKNOWN;
    memattrs.outer = MemAttrHints UNKNOWN;
    memattrs.shareable = TRUE;
    memattrs.outershareable = TRUE;
else
    memattrs.device = DeviceType UNKNOWN;
    if memattrs.inner.attrs == MemAttr_NC && memattrs.outer.attrs == MemAttr_NC then
        memattrs.shareable = TRUE;
        memattrs.outershareable = TRUE;
return memattrs;
shared/translation/attrs/S1CacheDisabled

// S1CacheDisabled()
//===========================================================

boolean S1CacheDisabled(AccType acctype)
    if ELUsingAArch32(S1TranslationRegime()) then
        if PSTATE.EL == EL2 then
            enable = if acctype == AccType_IFETCH then HSCTLR.I else HSCTLR.C;
        else
            enable = if acctype == AccType_IFETCH then SCTLR.I else SCTLR.C;
        else
            enable = if acctype == AccType_IFETCH then SCTLR[].I else SCTLR[].C;
    return enable == '0';

shared/translation/attrs/S2AttrDecode

// S2AttrDecode()
//===========================================================

// Converts the Stage 2 attribute fields into orthogonal attributes and hints

MemoryAttributes S2AttrDecode(bits(2) SH, bits(4) attr, AccType acctype)

MemoryAttributes memattrs;
    if attr<3:2> == '00' then // Device
        memattrs.type = MemType_Device;
        case attr<1:0> of
            when '00' memattrs.device = DeviceType_nGnRnE;
            when '01' memattrs.device = DeviceType_nGnRE;
            when '10' memattrs.device = DeviceType_nGRE;
            when '11' memattrs.device = DeviceType_GRE;
        elsif attr<1:0> != '00' then // Normal
            memattrs.type = MemType_Normal;
            memattrs.outer = S2ConvertAttrsHints(attr<3:2>, acctype);
            memattrs.inner = S2ConvertAttrsHints(attr<1:0>, acctype);
            memattrs.shareable = SH<1> == '1';
            memattrs.outershareable = SH == '10';
        else
            memattrs = MemoryAttributes UNKNOWN; // Reserved
    return MemAttrDefaults(memattrs);

shared/translation/attrs/S2CacheDisabled

// S2CacheDisabled()
//===========================================================

boolean S2CacheDisabled(AccType acctype)
    if ELUsingAArch32(EL2) then
        disable = if acctype == AccType_IFETCH then HCR2.ID else HCR2.CD;
    else
        disable = if acctype == AccType_IFETCH then HCR_EL2.ID else HCR_EL2.CD;
    return disable == '1';

shared/translation/attrs/S2ConvertAttrsHints

// S2ConvertAttrsHints()
//===========================================================

// Converts the attribute fields for Normal memory as used in stage 2 descriptors to orthogonal attributes and hints

MemAttrHints S2ConvertAttrsHints(bits(2) attr, AccType acctype)
assert !IsZero(attr);
MemAttrHints result;

if S2CacheDisabled(acctype) then // Force Non-cacheable
  result.attrs = MemAttr_NC;
  result.hints = MemHint_No;
else
  case attr of
    when '01' // Non-cacheable (no allocate)
      result.attrs = MemAttr_NC;
      result.hints = MemHint_No;
    when '10' // Write-through
      result.attrs = MemAttr_WT;
      result.hints = MemHint_RWA;
    when '11' // Write-back
      result.attrs = MemAttr_WB;
      result.hints = MemHint_RWA;
      result.transient = FALSE;
  end;

  return result;

shared/translation/attrs/ShortConvertAttrsHints

// ShortConvertAttrsHints()
// ============
// Converts the short attribute fields for Normal memory as used in the TTBR and
// TEX fields to orthogonal attributes and hints

MemAttrHints ShortConvertAttrsHints(bits(2) RGN, AccType acctype, boolean secondstage)
MemAttrHints result;

if (!secondstage && S1CacheDisabled(acctype)) || (secondstage && S2CacheDisabled(acctype)) then
  // Force Non-cacheable
  result.attrs = MemAttr_NC;
  result.hints = MemHint_No;
else
  case RGN of
    when '00' // Non-cacheable (no allocate)
      result.attrs = MemAttr_NC;
      result.hints = MemHint_No;
    when '01' // Write-back, Read and Write allocate
      result.attrs = MemAttr_WB;
      result.hints = MemHint_RWA;
    when '10' // Write-through, Read allocate
      result.attrs = MemAttr_WT;
      result.hints = MemHint_RA;
    when '11' // Write-back, Read allocate
      result.attrs = MemAttr_WB;
      result.hints = MemHint_RA;
      result.transient = FALSE;
  end;

  return result;

shared/translation/attrs/WalkAttrDecode

// WalkAttrDecode()
// ==============

MemoryAttributes WalkAttrDecode(bits(2) SH, bits(2) ORGN, bits(2) IRGN, boolean secondstage)
MemoryAttributes memattrs;
AccType acctype = AccType_NORMAL;

memattrs.type = MemType_Normal;
memattrs.inner = ShortConvertAttrsHints(IRGN, acctype, secondstage);
memattrs.outer = ShortConvertAttrsHints(ORGN, acctype, secondstage);
memattrs.shareable = SH<1> == '1';
memattrs.outershareable = SH == '10';

return MemAttrDefaults(memattrs);

shared/translation/translation/HasS2Translation

// HasS2Translation()
// ================
// Returns TRUE if stage 2 translation is present for the current translation regime

boolean HasS2Translation()
return (HaveEL(EL2) && !IsSecure() && PSTATE.EL IN {EL0,EL1});

shared/translation/translation/PAMax

// PAMax()
// ========
// Returns the IMPLEMENTATION DEFINED upper limit on the physical address
// size for this processor, as log2().

integer PAMax()
return integer IMPLEMENTATION_DEFINED "Maximum Physical Address Size";

shared/translation/translation/S1TranslationRegime

// S1TranslationRegime()
// =====================
// Stage 1 translation regime for the given Exception level

bits(2) S1TranslationRegime(bits(2) el)
if el != EL0 then
  return el;
elseif HaveEL(EL3) && ELUsingAArch32(EL3) && SCR.NS == '0' then
  return EL3;
else
  return EL1;

// S1TranslationRegime()
// =====================
// Returns the Exception level controlling the current Stage 1 translation regime. For the most
// part this is unused in code because the system register accessors (SCTLR[], etc.) implicitly
// return the correct value.

bits(2) S1TranslationRegime()
return S1TranslationRegime(PSTATE.EL);
Part K
Appendixes
Appendix K1
Architectural Constraints on UNPREDICTABLE behaviors

This chapter describes the architectural constraints on UNPREDICTABLE behaviors in the ARMv8 architecture. It contains the following sections:

- AArch32 CONSTRAINED UNPREDICTABLE behaviors on page K1-5456.
- AArch64 CONSTRAINED UNPREDICTABLE behaviors on page K1-5479.
K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

ARMv8 defines architecturally-required constraints on many behaviors that are UNPREDICTABLE in ARMv7. The following sections define those constraints:

- Overview of the constraints on ARMv7 UNPREDICTABLE behaviors on page K1-5457.
- Using R13 on page K1-5457.
- Using R15 on page K1-5457.
- Branching into an IT block on page K1-5458.
- Branching to an unaligned PC on page K1-5458.
- Loads and Stores to unaligned locations on page K1-5458.
- CONSTRAINED UNPREDICTABLE behavior associated with IT instructions and PSTATE.IT on page K1-5458.
- Unallocated System register access instructions on page K1-5460.
- SBZ or SBO fields T32 and A32 in instructions on page K1-5460.
- UNPREDICTABLE cases in immediate constants in T32 data-processing instructions on page K1-5460.
- UNPREDICTABLE cases in immediate constants in Advanced SIMD instructions on page K1-5461.
- CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5461.
- CONSTRAINED UNPREDICTABLE behavior due to inadequate context synchronization on page K1-5461.
- Translation Table Base Address alignment on page K1-5462.
- Handling of System register control fields for Advanced SIMD and floating-point operation on page K1-5462.
- The Performance Monitors Extension on page K1-5462.
- Syndrome register handling for CONSTRAINED UNPREDICTABLE instructions treated as UNDEFINED on page K1-5464.
- Out of range virtual address on page K1-5464.
- Instruction fetches from Device memory on page K1-5465.
- Multi-access instructions that load the PC from Device memory on page K1-5465.
- Programming CSSEL.R.Level for a cache level that is not implemented on page K1-5465.
- Crossing a page boundary with different memory types or Shareability attributes on page K1-5465.
- Crossing a 4KB boundary with a Device access on page K1-5466.
- UNPREDICTABLE behaviors with Load-Exclusive/Store-Exclusive pairs on page K1-5466.
- CONSTRAINED UNPREDICTABLE behavior for A32 memory hints, Advanced SIMD instructions, and miscellaneous instructions on page K1-5467.
- Out of range values of the Set/Way/Index fields in cache maintenance instructions on page K1-5467.
- CONSTRAINED UNPREDICTABLE behavior for A32 and T32 system instructions in the base instruction set on page K1-5467.
- CONSTRAINED UNPREDICTABLE behavior, A32 and T32 Advanced SIMD and floating-point instructions on page K1-5470.
Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors

K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

• CONSTRAINED UNPREDICTABLE behaviors associated with the VTCR on page K1-5474.

• CONSTRAINED UNPREDICTABLE behavior of EL2 features on page K1-5474.

• Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

• CONSTRAINED UNPREDICTABLE behavior in Debug state on page K1-5478.

K1.1.1 Overview of the constraints on ARMv7 UNPREDICTABLE behaviors

The term UNPREDICTABLE describes a number of cases where the architecture has a feature that software must not use. For execution in AArch32 state, where previous versions of the architecture define behavior as UNPREDICTABLE, the ARMv8-A architecture specifies a narrow range of permitted behaviors. This range is the range of CONSTRAINED UNPREDICTABLE behavior. All implementations that are compliant with the architecture must follow the CONSTRAINED UNPREDICTABLE behavior.

Note
Software designed to be compatible with the ARMv8-A architecture must not rely on these CONSTRAINED UNPREDICTABLE cases.

K1.1.2 Using R13

In prior versions of the architecture, the use of R13 as a named register specifier was described as UNPREDICTABLE in the pseudocode. In the ARMv8-A architecture, the use of R13 as a named register specifier is not UNPREDICTABLE, unless this is specifically stated, and R13 can be used in the regular form. Bits[1:0] of R13 are not treated as RES0, but can hold any values programmed into them.

K1.1.3 Using R15

All uses of R15 as a named register specifier for a source register that are described as CONSTRAINED UNPREDICTABLE in the pseudocode or in other places in this Manual must do one of the following:

• Cause the instruction to be treated as UNDEFINED.
• Cause the instruction to execute as a NOP.
• Read or return an UNKNOWN value for the source register specified as R15.

All uses of R15 as a named register specifier for a destination register that are described as CONSTRAINED UNPREDICTABLE in the pseudocode or in other places in this reference manual must do one of the following:

• Cause the instruction to be treated as UNDEFINED.
• Cause the instruction to execute as a NOP.
• Ignore the write.
• Branch to an UNKNOWN location in either A32 or T32 state.

The choice between these behaviors might in some implementations vary from instruction to instruction, or between different instances of the same instruction.

Instructions that are CONSTRAINED UNPREDICTABLE when the base register is R15 and the instruction specifies a writeback of the base register, are treated as having R15 as both a source register and a destination register.

For instructions that have two destination registers, for example LDRD, MRRC, and many of the multiply instructions, if Rt, RdLo, or RdHi is R15, then the other destination register of the pair is UNKNOWN, if the CONSTRAINED UNPREDICTABLE behavior for the write to R15 is either to ignore the write or to branch to an UNKNOWN location.

For instructions that affect any or all of PSTATE. {N, Z, C, V}, PSTATE.Q, and PSTATE.GE when the register specifier is not R15, any flags affected by an instruction that is CONSTRAINED UNPREDICTABLE when the register specifier is R15 become UNKNOWN.

In addition, for MRC instructions that use R15 as the destination register descriptor, and therefore target APSR.nzcv where these are described as being CONSTRAINED UNPREDICTABLE, PSTATE. {N, Z, C, V} becomes UNKNOWN.
K1.1.4 Branching into an IT block

Branching into an IT block leads to CONSTRAINED UNPREDICTABLE behavior. Execution starts from the address determined by the branch, but each instruction in the IT block is:

- Executed as if it were not in an IT block. This means that it is executed unconditionally.
- Executed as if it had passed its Condition code check within an IT block.
- Executed as a \textit{NOP}. That is, it behaves as if it had failed the Condition code check.

K1.1.5 Branching to an unaligned PC

In A32 state, when branching to an address that is not word aligned and is defined to be CONSTRAINED UNPREDICTABLE, one of the following behaviors must occur:

- The unaligned location is forced to be aligned.
- The unaligned address generates an exception on the first instruction using the unaligned PC value.

If that instruction is executed at EL0 and either of the following applies, the exception is taken to EL2:
- EL2 is using AArch32 and the value of HCR.TGE is 1
- EL2 is using AArch64 and the value of HCR_EL2.TGE is 1.

If the instruction is executed at EL0 when the applicable TGE bit is 0 the exception is taken to EL1.

If the instruction is executed at an Exception level that is higher than EL0 the exception is taken to the Exception level at which the instruction was executed.

In all cases, the exception is generated only if the first instruction using the unaligned PC value is architecturally executed.

If the exception that results from a branch to an unaligned PC value:

- Is taken to an Exception level that is using AArch64, it is reported as a PC alignment fault exception, see \textit{Exception from an Illegal Execution state, PC alignment fault, or SP alignment fault} on page D1-1530.
- Is taken to an Exception level that is using AArch32, it is reported as a Prefetch Abort exception, see \textit{Prefetch Abort exception reporting a PC alignment fault exception} on page G1-3857.

\textbf{Note}

Because bit[0] is used for interworking, it is impossible to specify a branch to A32 state when the bottom bit of the target address is 1. Therefore the bottom bit of IFAR, HIFAR, or FAR_ELx is 0 for all these cases.

K1.1.6 Loads and Stores to unaligned locations

Some unaligned loads and stores in the ARMv7 architecture are described as UNPREDICTABLE. These are defined in the ARMv8-A architecture to do one of the following:

- Take an alignment fault.
- Perform the specified load or store to the unaligned memory location.

K1.1.7 CONSTRAINED UNPREDICTABLE behavior associated with IT instructions and PSTATE.IT

A number of instructions in the architecture are described as being CONSTRAINED UNPREDICTABLE either:

- Anywhere within an IT block.
- As an instruction within an IT block, other than the last instruction within an IT block.

Unless otherwise stated in this manual, when these instructions are committed for execution, one of the following occurs:

- An UNDEFINED exception results.
- The instructions are executed as if they had passed the Condition code check.
- The instructions execute as NOPs. This means that they behave as if they had failed the Condition code check.
The behavior might in some implementations vary from instruction to instruction, or between different instances of the same instruction.

Many instructions that are CONSTRAINED UNPREDICTABLE in an IT block are branch instructions or other non-sequential instructions that change the PC. Where these instructions are not treated as UNDEFINED within an IT block, the remaining iterations of the PSTATE.IT state machine must be treated in one of the following ways:

- **PSTATE.IT** is cleared to 0.
- **PSTATE.IT** advances for either a sequential or a nonsequential change of the PC in the same way as it does for instructions that are not CONSTRAINED UNPREDICTABLE that cause a sequential change of the PC.

**Note**
This does not apply to an instruction that is the last instruction in an IT block.

The instructions addressed by the updated PC must do one of the following:

- Execute as if they had passed the Condition code check for the remaining iterations of the PSTATE.IT state machine.
- Execute as NOPs. That is, they behave as if they had failed the Condition code check for the remaining iterations of the PSTATE.IT state machine.
- Execute as if they were unconditional, or, if the instructions are part of another IT block, in accordance with the behavior described in Branching into an IT block on page K1-5458.

The behavior might in some implementations vary from instruction to instruction, or between different instances of the same instruction.

For exception returns or Debug state exits that cause PSTATE.IT to be set to a reserved value in T32 state or that return to A32 state with a nonzero value in PSTATE.IT, the PSTATE.IT bits are forced to ‘00000000’. The reserved values are:

- PSTATE.IT[2:0] != ‘000’ when SCTLR/SCTLR_EL_1.ITD == ‘1’

Exception returns or Debug state exits that set PSTATE.IT to a non-reserved value in T32 state can occur when the flow of execution returns to a point:

- Outside an IT block, but with the PSTATE.IT bits set to a value other than ‘00000000’.
- Inside an IT block, but with a different value of the PSTATE.IT bits than if the IT block had been executed without an exception return or Debug state exit.

In this case the instructions at the target of the exception return or Debug state exit must do one of the following:

- Execute as if they passed the Condition code check for the remaining iterations of the PSTATE.IT state machine.
- Execute as NOPs. That is, they behave as if they failed the Condition code check for the remaining iterations of the PSTATE.IT state machine.
- Execute as if they were unconditional, or as if the instruction were part of another IT block, in accordance with the behavior in Branching into an IT block on page K1-5458.

The remaining iterations of the PSTATE.IT state machine must behave in one of the following ways:

- The PSTATE.IT state machine advances as if it were in an IT block.
- The PSTATE.IT bits are ignored.
- The PSTATE.IT bits are forced to ‘00000000’.
K1.1.8 Unallocated System register access instructions

In ARMv8-A, accesses to unallocated System register encodings are UNDEFINED.

This includes:

- Reads using encodings that are defined as WO.
- Writes using encodings that are defined as RO.
- MCR or MRC accesses to using a set of \{coproc, Crn, opc1, Crm, opc2\} values that the ARMv7 architecture defined as UNPREDICTABLE.

- Accesses to System registers in the \{(coproc==0b111x)\} encoding space that the ARMv7 architecture defined as UNPREDICTABLE when particular functionality was not implemented, when an ARMv8 implementation does not include the Exception level that provides that functionality.

K1.1.9 SBZ or SBO fields T32 and A32 in instructions

Many of the A32 and T32 instructions have (0) or (1) in the instruction decode to indicate should-be-zero, SBZ, or should-be-one, SBO. If the instruction bit pattern of an instruction is executed with these fields not having the should be values, one of the following must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction operates as if the bit had the should-be value.
- Any destination registers of the instruction become UNKNOWN.

The exceptions to this rule are:

- LDM, LDMIA, LDMFD on page F5-2699.
- LDMDB, LDMEA on page F5-2709.
- LDR (literal) on page F5-2718.
- LDRB (literal) on page F5-2727.
- LDRD (immediate) on page F5-2735.
- LDRD (register) on page F5-2741.
- LDRD (literal) on page F5-2766.
- LDRSH (literal) on page F5-2777.
- POP on page F5-2880.
- PUSH on page F5-2886.
- SDIV on page F5-2962.
- STM, STMIA, STMEA on page F5-3049.
- STMDB, STMFD on page F5-3057.
- UDIV on page F5-3164.

K1.1.10 UNPREDICTABLE cases in immediate constants in T32 data-processing instructions

The description of immediate constants in T32 data processing Modified immediate constants in T32 instructions on page F2-2420 include constant values that were UNPREDICTABLE in ARMv7. Instruction encodings on page F2-2402 describes 32-bit T32 instructions as \{hw1, hw2\}, where hw1 is the left-hand halfword in the 32-bit encoding diagram for the instruction. The UNPREDICTABLE cases are those where both:

- hw2[7:0] == 0b00000000.
- hw2[14:12] == 0b0001.
- hw2[14:12] == 0b010.
- hw2[14:12] == 0b011.
In ARMv8 the CONSTRAINED UNPREDICTABLE behavior is that these encodings produce the value 0b0000000.

### K1.1.11 UNPREDICTABLE cases in immediate constants in Advanced SIMD instructions

The description of immediate constants in [Modified immediate constants in T32 and A32 Advanced SIMD instructions on page F2-2423](#) include constant values that were UNPREDICTABLE in ARMv7. The UNPREDICTABLE cases are those where:

- The bits that the encoding diagram shows as abcd are all 0.
  - In the A32 encoding these are bits[24, 18:6, 3:0]. In the T32 encoding they are bits {hw1[12, 2:0], hw2[3:0]}.
- The bits that the encoding diagram shows as cmode[3:1] are one of {0b001, 0b010, 0b011, 0b100, 0b110}.
  - In the A32 encoding these are bits[11:9]. In the T32 encoding they are bits hw2[11:9].

In ARMv8 the CONSTRAINED UNPREDICTABLE behavior is that these encodings produce an immediate constant value of zero.

### K1.1.12 CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values

The ARM architecture allows copies of control values or data values to be cached in a cache or TLB. This can lead to CONSTRAINED UNPREDICTABLE behavior if the cache or TLB has not been correctly invalidated following a change of the control or data values.

Unless explicitly stated otherwise, the behavior of the PE is consistent with:

- The old data or control value.
- The new data or control value.
- An amalgamation of the old and new data or control values.

_____ Note _____

This rules applies where inadequate invalidation of the TLB might cause multiple hits within the TLB. In this situation, a failure to invalidate the TLB by code running at a given Privilege level must not make access to regions of memory with permissions or attributes that could not be accessed at that Privilege level possible.

Alternatively to this CONSTRAINED UNPREDICTABLE behavior, an implementation detecting multiple hits within a TLB might generate an exception, reporting the exception using the TLB Conflict fault code, see [TLB conflict aborts on page G4-4091](#).

The choice between the behaviors might, in some implementations, vary for each use of a control or data value.

### K1.1.13 CONSTRAINED UNPREDICTABLE behavior due to inadequate context synchronization

The ARM architecture requires that changes to System registers must be synchronized before they take effect. This can lead to CONSTRAINED UNPREDICTABLE behavior if the synchronization has not been performed.

In these cases, the behavior of the PE is consistent with the unsynchronized control value being either the old value or the new value.

Where multiple control values are updated but not yet synchronized, each control value might independently be the old value or the new value.

In addition, where the unsynchronized control value applies to different areas of functionality, or what an implementation has constructed as different areas of functionality, those areas might independently treat the control value as being either the old value or the new value.

The choice between these behaviors might, in some implementations, vary for each use of a control value.
K1.1.14 Translation Table Base Address alignment

A misaligned Translation Table Base Address can occur if:

- The VMSA8-32 Short-descriptor translation table format is enabled and TTBR0[13-N:7], which is defined to be RES0, contains one or more nonzero values.
- The VMSA8-32 Long-descriptor translation table format is enabled, and TTBR0[x-1:3], TTBR1[x-1:3], HTTBR[x-1:3], or VTTBR[x-1:3], which are defined to be RES0, contain one or more nonzero values.

In the event of a misaligned Translation Table Base Address, one of the following behaviors must occur:

- The field that is defined to be RES0 is treated as if all bits were zero:
  - The value that is read back might be the value written or it might be zero.
- The calculation of an address for a translation table walk using that register might be corrupted in those bits that are nonzero.

K1.1.15 Handling of System register control fields for Advanced SIMD and floating-point operation

For historical reasons described in Background to the System register interface on page G1-3879, each of the CPACR, HCPTR, and NSACR has a pair of control fields that were defined to have identical functionality for controlling Advanced SIMD and floating-point operation. These fields are:

- CPACR.[cp10, cp11].
- HCPTR.[TCP10, TCP11].
- NSACR.[cp10, cp11].

The architecture requires that both fields in one of these pairs are programmed to the same value. If this is not done, then the CONSTRAINED UNPREDICTABLE behavior is that behavior is the same as if the cp11, or TCP11, control field was equal to the cp10, or TCP10, field in all respects other than the value read back by a direct read of the register. After a register write that writes different values to the two fields of a pair, a direct read of the register might return an UNKNOWN value for the cp11 or TCP11 field.

Note

This means that, when different values are written to the {cp10, cp11} fields in a single register, the architecture permits but does not require that a read of that register returns the value written to the cp11 field.

CONSTRAINED UNPREDICTABLE CPACR and NSACR settings

If CPACR.cp<n> contains the encoding ‘10’, then one of the following behaviors must occur:

- The encoding maps onto any of the allocated values, but otherwise does not cause UNPREDICTABLE behavior.
- The encoding causes effects that could be achieved by a combination of more than one of the allocated encodings.

Note

In ARMv7, CPACR had a D32DIS bit, and NSACR had an NSD32DIS bit. There is no CPACR.D32DIS or NSACR.NSD32DIS in ARMv8-A, and the corresponding bits in the two registers are RES0.

K1.1.16 The Performance Monitors Extension

The following subsections describe CONSTRAINED UNPREDICTABLE behaviors when accessing the Performance Monitors Extension in AArch32 state:

- CONSTRAINED UNPREDICTABLE accesses to PMXEVTYPER or PMXEVCNTR on page K1-5463.
- CONSTRAINED UNPREDICTABLE accesses to PMEVCNTR<n> and PMEVTYPER<n> on page K1-5464.
- CONSTRAINED UNPREDICTABLE behavior caused by HDCR.HPMN on page K1-5464.
CONSTRANDED UNPREDICTABLE accesses to **PMXEVTYPER** or **PMXEVCNTR**

The following cases can cause **CONSTRANDED UNPREDICTABLE** behavior:

- If **PMSELR.SEL** is not equal to 31, and **PMSELR.SEL** is greater than or equal to **PMCR.N**, and the PE is executing in Secure state or in Non-secure Hyp mode.

- If **PMSELR.SEL** is not 31, and **PMSELR.SEL** is greater than or equal to **HDCR.HPMN**, and the PE is executing in a Non-secure mode other than Hyp mode.

In these **UNPREDICTABLE** cases, one of the following behaviors must occur:

- Accesses to **PMXEVTYPER** or **PMXEVCNTR** from that mode are **UNDEFINED**.

- Accesses to **PMXEVTYPER** or **PMXEVCNTR** from that mode behave as **RAZ/WI**.

- Accesses to **PMXEVTYPER** or **PMXEVCNTR** from that mode execute as **NOPs**.

- Accesses to **PMXEVTYPER** or **PMXEVCNTR** from that mode behave as if **PMSELR.SEL** contains an **UNKNOWN** value that is less than the number of counters accessible at the current Exception level and Security state.

- Accesses to **PMXEVTYPER** or **PMXEVCNTR** behave as if **PMSELR.SEL** is 31.

In Non-secure state, for an access to **PMXEVTYPER** or **PMXEVCNTR** from PL1 or a permitted access from PL0, if the counter is implemented but not accessible at the current Exception level, the register access is trapped to EL2. Accesses from PL0 are permitted when:

- EL1 is using AArch32 and the value of **PMUSERENR.EN** is 1.
- EL1 is using AArch64 and the value of **PMUSERENR_EL0.EN** is 1.

If **PMSELR.SEL** is equal to 31, then one of the following behaviors must occur:

- Accesses to **PMXEVCNTR** are **UNDEFINED**.

- Accesses to **PMXEVCNTR** behave as **RAZ/WI**.

- Accesses to **PMXEVCNTR** execute as **NOPs**.

- Accesses to **PMXEVCNTR** behave as if **PMSELR.SEL** contains an **UNKNOWN** value that is less than the number of counters accessible at the current Exception level and Security state.

- In Non-secure state, for an access to **PMXEVCNTR** from PL1 or a permitted access from PL0, if the counter is implemented but not accessible at the current Exception level, the register access is trapped to EL2. Accesses from PL0 are permitted when:

- EL1 is using AArch32 and the value of **PMUSERENR.EN** is 1.
- EL1 is using AArch64 and the value of **PMUSERENR_EL0.EN** is 1.

--- **Note**

In an implementation that includes EL2, in Non-secure state at PL0 and PL1, **HDCR.HPMN**, or **MDCR_EL2.HPMN**, identifies the number of accessible counters. Otherwise, the number of accessible counters is the number of implemented counters.
Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors
K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors
K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

CONSTRAINED UNPREDICTABLE accesses to PMEVCNTR<n> and PMEVTYPER<n>

If <n> is greater than the number of counters available in the current Exception level and state, reads and writes of PMEVCNTR<n> and PMEVTYPER<n> are CONSTRAINED UNPREDICTABLE, and the following behaviors are permitted:

• Accesses to the register are UNDEFINED.
• Accesses to the register behave as RAZ/WI.
• Accesses to the register execute as a NOP.
• In Non-secure state, for an access to PMEVCNTR<n> or PMEVTYPER<n> from PL1 or a permitted access from PL0, if the counter is implemented but not accessible at the current Exception level, the register access is trapped to EL2. Accesses from PL0 are permitted when:
  — EL1 is using AArch32 and the value of PMUSERENR.EN is 1.
  — EL1 is using AArch64 and the value of PMUSERENR_EL0.EN is 1.

Note

In an implementation that includes EL2, in Non-secure state at PL0 and PL1, HDCR.HPMN, or MDCR_EL2.HPMN, identifies the number of accessible counters. Otherwise, the number of accessible counters is the number of implemented counters.

CONSTRAINED UNPREDICTABLE behavior caused by HDCR.HPMN

If HDCR.HPMN is set to 0 or to a value greater than PMCR.N, then the CONSTRAINED UNPREDICTABLE behavior is:

• The value returned by a direct read of HDCR.HPMN is UNKNOWN.
• Either:
  — An UNKNOWN number of counters are reserved for EL2 use. That is, the PE behaves as if HDCR.HPMN is set to an UNKNOWN non-zero value less than PMCR.N.
  — All counters are reserved for EL2 use, meaning no counters are accessible from Non-secure EL1 and Non-secure EL0.

K1.1.17 Syndrome register handling for CONSTRAINED UNPREDICTABLE instructions treated as UNDEFINED

When a CONSTRAINED UNPREDICTABLE instruction is treated as UNDEFINED, this generates an exception:

• If this exception is taken to an Exception level that is using AArch64 then ESR_ELx is UNKNOWN.
• If this exception is taken to EL2 and EL2 is using AArch32, then the HSR is UNKNOWN.

Note

The value written to ESR or HSR must be consistent with a value that could be created as the result of an exception from the same Exception level that generated the exception, but resulted from a situation that is not CONSTRAINED UNPREDICTABLE at that Exception level. This is to avoid a possible privilege violation.

K1.1.18 Out of range virtual address

If the PE executes an instruction for which the instruction address, size, and alignment mean it contains the bytes 0xFFFF FFFF and 0x0000 0000, then the bytes that wrap around and appear to be from 0x0000 0000 onwards come from an UNKNOWN address.

If the PE executes a load or store instruction for which the computed address, total access size, and alignment mean it accesses bytes 0xFFFF FFFF and 0x0000 0000, then the bytes that wrap around and appear to be from 0x0000 0000 onwards come from an UNKNOWN address.
Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors

K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

K1.1.19 Instruction fetches from Device memory

Instruction fetches from Device memory are CONSTRAINED UNPREDICTABLE.

If a location in memory has the Device attribute and is not marked as execute-never, then an implementation might perform speculative instruction accesses to this memory location when address translation is enabled.

If a branch causes the program counter to point to a location in memory with the Device attribute that is not marked as execute-never for the current Exception level for instruction fetches, then an implementation must perform one of the following behaviors:

- It treats the instruction fetch as if it were to a memory location with the Normal, Non-cacheable attribute.
- It generates a Permission fault.

K1.1.20 Multi-access instructions that load the PC from Device memory

Multi-access instructions that load the PC from Device memory when address translation is enabled are UNPREDICTABLE in AArch32 state. In the ARMv8-A architecture in AArch32 state an implementation must perform one of the following behaviors:

- It loads the PC from the memory location as if the memory location had the Normal Non-cacheable attribute.
- It generates a permission fault.

K1.1.21 Programming CSSELR.Level for a cache level that is not implemented

If CSSELR.Level is programmed to a cache level that is not implemented, then a read of CSSELR returns an UNKNOWN value in CSSELR.Level.

If the CSSELR.Level is programmed to a cache level that is not implemented, then on a read of CCSIDR an implementation must perform one of the following behaviors:

- The CCSIDR read executes as a NOP.
- The CCSIDR read is UNDEFINED.
- The CCSIDR read returns an UNKNOWN value.

K1.1.22 Crossing a page boundary with different memory types or Shareability attributes

A memory access from a load or store instruction that crosses a page boundary to a memory location that has a different memory type or Shareability attribute results in CONSTRAINED UNPREDICTABLE behavior. In this case, the implementation must perform one of the following behaviors:

- All memory accesses generated by the instruction use the memory type and Shareability attributes associated with the first address accessed by the instruction.
- All memory accesses generated by the instruction use the memory type and Shareability attributes associated with the last address accessed by the instruction.
- Each memory access generated by the instruction uses the memory type and Shareability attribute associated with its own address.
- The instruction generates an alignment fault caused by the memory type.

For the Non-secure PL1&0 translation regime:
- If the stage 1 translation causes the mismatch then the resulting exception is taken to PL1.
- If the stage 2 translation causes the mismatch then the resulting exception is taken to PL2.
- If both stages of translation cause the mismatch then the resulting exception can be taken to either PL1 or PL2.
- The instruction executes as a NOP.
K1.1.23 Crossing a 4KB boundary with a Device access

A memory access from a load or store instruction to Device memory that crosses a 4KB boundary results in CONSTRAINED UNPREDICTABLE behavior. In this case, the implementation must perform one of the following behaviors:

- All memory accesses generated by the instruction are performed as if the presence of the boundary had no effect on the memory accesses.
- All memory accesses generated by the instruction are performed as if the presence of the boundary had no effect on the memory accesses, except that there is no guarantee of ordering between memory accesses.
- The instruction generates an Alignment fault caused by the memory type.

For the Non-secure PL1&0 translation regime:
- If the stage 1 translation causes the boundary to be crossed then the resulting exception is taken to PL1.
- If the stage 2 translation causes the boundary to be crossed then the resulting exception is taken to PL2.
- If both stages of translation cause the boundary to be crossed then the resulting exception can be taken to either PL1 or PL2.

- The instruction executes as a NOP.

Note

The boundary referred to is between two Device memory regions that are both of 4KB and aligned to 4KB.

K1.1.24 UNPREDICTABLE behaviors with Load-Exclusive/Store-Exclusive pairs

Load-Exclusive and Store-Exclusive instruction usage restrictions on page E2-2362 defines a Load-Exclusive/Store-Exclusive pair, and identifies various CONSTRAINED UNPREDICTABLE behaviors associated with using Load-Exclusive/Store-Exclusive pairs. These cases were UNPREDICTABLE in ARMv7. In summary, these cases are:

- The target virtual address of a StoreExcl instruction is different from the virtual address of the preceding LoadExcl instruction in the same thread of execution.
- The transaction size of a StoreExcl instruction is different from the transaction size of the preceding LoadExcl instruction in the same thread of execution.
- The memory attributes for a StoreExcl instruction are different from the memory attributes for the preceding LoadExcl instruction in the same thread of execution, either:
  - Because the translation of the accessed address changes between the LoadExcl instruction and the StoreExcl instruction.
  - Because the LoadExcl instruction and the StoreExcl instruction use different virtual addresses, with different attributes, that point to the same physical address.

In addition, the effect of a data or unified cache invalidate, clean, or clean and invalidate instruction on a local or global exclusive monitor that is in the Exclusive Access state is CONSTRAINED UNPREDICTABLE.

See the descriptions in Load-Exclusive and Store-Exclusive instruction usage restrictions on page E2-2362 for the permitted behavior in each of these cases, and any constraints that might apply to whether the case is CONSTRAINED UNPREDICTABLE.

Note

Additional CONSTRAINED UNPREDICTABLE cases can apply to Load-Exclusive and Store-Exclusive instructions, see CONSTRAINED UNPREDICTABLE behavior for A32 and T32 system instructions in the base instruction set on page K1-5467.
K1.1.25  CONSTRAINED UNPREDICTABLE behavior for A32 memory hints, Advanced SIMD instructions, and miscellaneous instructions

In the A32 instruction set, a number of memory hints, Advanced SIMD instructions, and miscellaneous A32 instructions can result in CONSTRAINED UNPREDICTABLE behavior.

The top level encoding of these instructions, as given in the ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition, is:

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|----------------------------------|---|---|---|
|                                  | op1 | Rn | op2 |

For instructions in this encoding space that ARMv7 shows as UNPREDICTABLE:

- If the instruction does not have an encoding with Op1 = 101x001, Op2 = -, and Rn = 1111, then the CONSTRAINED UNPREDICTABLE behavior is that an implementation must treat the encodings in one of the following ways:
  - The encoding is UNDEFINED.
  - The instruction executes as a NOP.
- For an instruction with Op1 = 101x001, Op2 = -, and Rn = 1111, PLD literal on page F5-2871 describes the behavior. This encoding is subject to the rules outlined in SBZ or SBO fields T32 and A32 in instructions on page K1-5460.

Note
This Manual restructures the description of the encoding of these A32 instructions. A future release of this Manual will add the CONSTRAINED UNPREDICTABLE behavior to the relevant instruction descriptions.

K1.1.26  Out of range values of the Set/Way/Index fields in cache maintenance instructions

In the cache maintenance by set/way instructions DCCISW, DCCSW, and DCISW, if any set/way/index argument is larger than the value supported by the implementation, then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is UNDEFINED.
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

Note
This CONSTRAINED UNPREDICTABLE behavior applies, also, to the A64 cache maintenance by set/way instructions DC CISW, DC CSW, and DC ISW.

K1.1.27  CONSTRAINED UNPREDICTABLE behavior for A32 and T32 system instructions in the base instruction set

This section lists the CONSTRAINED UNPREDICTABLE behavior for the different A32 and T32 system instructions.

Note
If an instruction can result in CONSTRAINED UNPREDICTABLE behavior that is not specific to that particular instruction, see the relevant section in this appendix for a description of the CONSTRAINED UNPREDICTABLE behavior.
SRS (T32)
For a description of this instruction and the encoding, see SRS, SRSDA, SRSDB, SRSIA, SRSIB on page F5-3018.

**CONSTRAINED UNPREDICTABLE behavior**
For all encodings:

• If the instruction specifies an illegal mode field, then one of the following behaviors must occur:
  — The instruction is UNDEFINED.
  — The instruction executes as a NOP.
  — R13 of the current mode is used.
  — The store occurs to an UNKNOWN address, and if the instruction specifies writeback, any general-purpose register that can be accessed without privilege violation from the current Exception level become UNKNOWN.

SRS (A32)
For a description of this instruction and the encoding, see SRS, SRSDA, SRSDB, SRSIA, SRSIB on page F5-3018.

**CONSTRAINED UNPREDICTABLE behavior**
For all encodings:

• If the instruction specifies an illegal mode field, then one of the following behaviors must occur:
  — The instruction is UNDEFINED.
  — The instruction executes as a NOP.
  — R13 of the current mode is used.
  — The store occurs to an UNKNOWN address, and if the instruction specifies writeback, any general-purpose register that can be accessed without privilege violation from the current Exception level becomeUNKNOWN.

SUBS PC, LR and related instructions (T32)
For a description of this instruction and the encoding, see the exception return form of SUB, SUBS (immediate) on page F5-3114.

**CONSTRAINED UNPREDICTABLE behavior**
For all encodings:

• If this instruction is executed in User mode or in System mode, then one of the following behaviors must occur:
  — The instruction is UNDEFINED.
  — The instruction executes as a NOP.
• If the instruction transfers an illegal mode encoding to PSTATE.M, then this invokes the illegal exception return.

Note
An illegal mode encoding is either an unallocated mode encoding or one that is not accessible at the current Exception level.
Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors

K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

For this encoding:

• If hw2[3:0] are 0b1110, and the instruction is executed when not in Hyp mode, System mode, or User mode, then one of the following behaviors must occur:
  — The instruction is UNDEFINED.
  — The instruction is treated as a NOP.
  — The instruction is treated as if hw2[3:0] are 0b1110.
  — The program counter is set using the value in the register specified by hw2[3:0].

SUBS PC. LR and related instructions (A32)

For a description of this instruction and the encoding, see the exception return forms of MOV, MOVs (register) on page F5-2815 and SUB, SUBS (immediate) on page F5-3114.

CONSTRAINED UNPREDICTABLE behavior

For all encodings:

• If this instruction is executed in User mode or in System mode, then one of the following behaviors must occur:
  — The instruction is UNDEFINED.
  — The instruction executes as a NOP.

• If the instruction transfers an illegal mode encoding to PSTATE.M, then this invokes the illegal exception return.

Note

An illegal mode encoding is either an unallocated mode encoding or one that is not accessible at the current Exception level.
### K1.1.28 CONSTRAINED UNPREDICTABLE behavior, A32 and T32 Advanced SIMD and floating-point instructions

This section lists the CONSTRAINED UNPREDICTABLE behavior for the different A32 and T32 Advanced SIMD and floating-point instructions listed in *Alphabetical list of floating-point and Advanced SIMD instructions* on page F6-3234.

**Note**

- The pseudocode used in this section to describe cases that can result in CONSTRAINED UNPREDICTABLE behavior does not necessarily match the encoding specific pseudocode for a specific instruction.
- If an instruction can result in CONSTRAINED UNPREDICTABLE behavior that is not specific to that particular instruction, see the relevant section in this appendix for a description of the CONSTRAINED UNPREDICTABLE behavior.

#### VCVT (between floating-point and fixed-point)

For a description of this instruction and the encoding, see *VCVT (between floating-point and fixed-point)* on page F6-3364.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

#### VLD1 (multiple single elements)

For a description of this instruction and the encoding, see *VLD1 (multiple single elements)* on page F6-3424.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

#### VLD1 (single element to all lanes)

For a description of this instruction and the encoding, see *VLD1 (single element to all lanes)* on page F6-3421.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

#### VLD2 (multiple 2-element structures)

For a description of this instruction and the encoding, see *VLD2 (multiple 2-element structures)* on page F6-3435.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

#### VLD2 (single 2-element structure to one lane)

For a description of this instruction and the encoding, see *VLD2 (single 2-element structure to one lane)* on page F6-3428.
If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD2 (single 2-element structure to all lanes)**

For a description of this instruction and the encoding, see [VLD2 (single 2-element structure to all lanes)](page F6-3432).

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD3 (multiple 3-element structures)**

For a description of this instruction and the encoding, see [VLD3 (multiple 3-element structures)](page F6-3445).

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD3 (single 3-element structure to one lane)**

For a description of this instruction and the encoding, see [VLD3 (single 3-element structure to one lane)](page F6-3438).

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD3 (single 3-element structure to all lanes)**

For a description of this instruction and the encoding, see [VLD3 (single 3-element structure to all lanes)](page F6-3442).

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD4 (multiple 4-element structures)**

For a description of this instruction and the encoding, see [VLD4 (multiple 4-element structures)](page F6-3455).

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD4 (single 4-element structure to one lane)**

For a description of this instruction and the encoding, see [VLD4 (single 4-element structure to one lane)](page F6-3448).
If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLD4 (single 4-element structure to all lanes)**

For a description of this instruction and the encoding, see *VLD4 (single 4-element structure to all lanes)* on page F6-3452.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VLDM**

For a description of this instruction and the encoding, see *VLDM, VLDMDB, VLDMIA* on page F6-3458.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VMOV (between two general-purpose registers and two single-precision registers)**

For a description of this instruction and the encoding, see *VMOV (between two general-purpose registers and two single-precision registers)* on page F6-3518.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VMOV (between two general-purpose registers and a doubleword floating-point register)**

For a description of this instruction and the encoding, see *VMOV (between two general-purpose registers and a doubleword floating-point register)* on page F6-3503.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST1 (multiple single elements)**

For a description of this instruction and the encoding, see *VST1 (multiple single elements)* on page F6-3719.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST2 (multiple 2-element structures)**

For a description of this instruction and the encoding, see *VST2 (multiple 2-element structures)* on page F6-3727.
If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST2 (single 2-element structure from one lane)**

For a description of this instruction and the encoding, see *VST2 (single 2-element structure from one lane)* on page F6-3723.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST3 (multiple 3-element structures)**

For a description of this instruction and the encoding, see *VST3 (multiple 3-element structures)* on page F6-3734.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST3 (single 3-element structure from one lane)**

For a description of this instruction and the encoding, see *VST3 (single 3-element structure from one lane)* on page F6-3730.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST4 (multiple 4-element structures)**

For a description of this instruction and the encoding, see *VST4 (multiple 4-element structures)* on page F6-3741.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VST4 (single 4-element structure from one lane)**

For a description of this instruction and the encoding, see *VST4 (single 4-element structure from one lane)* on page F6-3737.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.

**VSTM**

For a description of this instruction and the encoding, see *VSTM, VSTMDB, VSTMIA* on page F6-3744.

If this instruction is not UNDEFINED, then whether it is affected by traps or enables relating to the use of the SIMD&FP registers when it is CONSTRAINED UNPREDICTABLE, is IMPLEMENTATION DEFINED. The implementation must ensure that the CONSTRAINED UNPREDICTABLE behavior does not corrupt registers that are not accessible at the current Exception level by instructions that are not CONSTRAINED UNPREDICTABLE.
K1.1.29 CONSTRAINED UNPREDICTABLE behaviors associated with the VTCR

The following subsections describe the CONSTRAINED UNPREDICTABLE behavior associated with programming the VTCR:

- Misprogramming VTCR.S.
- Misprogramming VTCR.{SL0, T0SZ}.

Misprogramming VTCR.S

VTCR.S must be programmed to the value of T0SZ[3], or the effect is CONSTRAINED UNPREDICTABLE. For the ARMv8-A architecture, if VTCR.S is not programmed correctly, then the VTCR.T0SZ value is treated as an UNKNOWN value.

Note

The CONSTRAINED UNPREDICTABLE behavior described in Misprogramming VTCR.{SL0, T0SZ} means the UNKNOWN VTCR.T0SZ value might generate a Translation fault.

Misprogramming VTCR.{SL0, T0SZ}

If the stage 2 input address size, as programmed in VTCR.T0SZ, is out of range with respect to the starting level, as programmed in the VTCR.SL0 field, or the VTCR.SL0 field is programmed to a reserved value, then at the time of a translation walk that uses the stage 2 translation, a stage 2 level 1 Translation Fault is generated.

K1.1.30 CONSTRAINED UNPREDICTABLE behavior of EL2 features

The following sections describe CONSTRAINED UNPREDICTABLE behavior that can occur in an implementation that includes EL2 where EL2 can use AArch32:

- ERET in User mode or System mode.
- Accessing Hyp mode from outside Hyp mode.
- Modifying PSTATE.M when in Hyp mode on page K1-5475
- Use of Hyp mode in Secure state on page K1-5475.
- Execution of Load/Store unprivileged instructions in Hyp mode on page K1-5475.
- Exception return to Hyp mode on page K1-5475.
- Accessing registers that cannot be accessed using MSR/MRS instructions on page K1-5475.
- Memory type handling on page K1-5476.
- Hyp mode TLB maintenance instructions on page K1-5476.
- Hyp mode VA to PA address translation instructions on page K1-5476.
- Stage 1 default memory type on page K1-5476.
- Trapping of general exceptions to Hyp mode on page K1-5476.
- Prevention of rootkits using Hyp mode or Secure state on page K1-5477.
- HVC on page K1-5477.
- MSR/MRS Banked registers on page K1-5477.

ERET in User mode or System mode

If ERET is executed in User mode or System mode, it behaves as described in SUBS PC, LR and related instructions (T32) on page K1-5468.

Accessing Hyp mode from outside Hyp mode

Attempting to change into Hyp mode or out of Hyp mode using the MSR or CPS instruction invokes the ARMv8 illegal exception return by not changing the mode, and setting PSTATE.IL to 1.

SRS using the Hyp mode SP from Non-secure modes other than Hyp mode, or from Secure state, is handled as described in SRS (T32) on page K1-5468 and SRS (A32) on page K1-5468.
Modifying PSTATE.M when in Hyp mode

Attempting to change into Hyp mode or out of Hyp mode using the MSR or CPS instruction invokes the ARMv8 illegal exception return by not changing the mode, and setting PSTATE.IIL to 1.

SRS using the Hyp mode SP from Non-secure modes other than Hyp mode, or from Secure state, is handled as described in SRS (T32) on page K1-5468 and SRS (A32) on page K1-5468.

Use of Hyp mode in Secure state

Attempting to change into Hyp mode or out of Hyp mode using the MSR or CPS instruction invokes the ARMv8 illegal exception return by not changing the mode, and setting PSTATE.IIL to 1.

SRS using the Hyp mode SP from Non-secure modes other than Hyp mode, or from Secure state, is handled as described in SRS (T32) on page K1-5468 and SRS (A32) on page K1-5468.

Execution of Load/Store unprivileged instructions in Hyp mode

If LDRT, LDRSHT, LDRHT, LDRSBT, LDRBT, STRT, STRHT or STRBT are executed in Hyp mode, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the equivalent, corresponding LDR, LDRSH, LDRH, LDRSB, LDRB, STR, STRH or STRB instruction in Hyp mode.

Exception return to Hyp mode

Exception returns to Hyp mode when SCR.NS == 0 or from a Non-secure PL1 mode invokes the ARMv8 illegal exception return.

Accessing registers that cannot be accessed using MSR/MRS instructions

The following MSR and MRS instructions can lead to CONSTRAINED UNPREDICTABLE behavior:

- MSR `<Rm>`_<mode>, `<Rn>`
- MSR SPSR_<mode>, `<Rn>`
- MSR ELR_hyp, `<Rn>`
- MRS `<Rn>`, `<Rm>`_<mode>
- MRS `<Rn>`, SPSR_<mode>
- MRS `<Rn>`, ELR_hyp

If these instructions are executed in either Secure or Non-secure User mode, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.

If the MSR and MRS instructions attempt to access a register that cannot be legally accessed, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- For MRS instructions, the destination general-purpose register becomes UNKNOWN.
- For MSR instructions, if the register specified could be accessed from the current mode by other mechanisms, then this register is UNKNOWN. Otherwise the instruction executes as a NOP.
Memory type handling

If the attributes for a memory location after combining stage 1 and stage 2 of a translation regime is Normal Inner Non-cacheable, Outer Non-cacheable, then the shareability attributes after combining the two stages of translation is Outer Shareable.

Hyp mode TLB maintenance instructions

If a TLBIMVAH, TLBIMVAHL, TLBIMVAHIS, TLBIMVALH, TLBIALLLH, TLBIALLLHIS, TLBIALLNSNH, TLBIALLNSNHIS, TLBIIPAS2, TLBIIPAS2L, TLBIIPAS2IS, or TLBIIPAS2LIS instruction is executed in a Secure Privileged mode other than Monitor mode, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction is treated as a NOP.
- The instruction is executes as if it had been executed in Monitor mode.

For more information about these instructions see "The scope of TLB maintenance instructions on page G4-4101.

Hyp mode VA to PA address translation instructions

If an ATS1HR or ATS1HW instruction is executed in a Secure Privileged mode other than Monitor mode, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction is treated as a NOP.
- The instruction is executes as if it had been executed in Monitor mode.

For more information about these instructions see "Address translation instruction naming and operation summary on page G4-4142.

Stage 1 default memory type

If HCR.DC == 1, then the behavior of the PE when executing in a Non-secure mode other than Hyp mode is consistent with:

- SCTLR.M == 0, regardless of the actual value of SCTLR.M, other than for the value returned by an explicit read of SCTLR.M.
- HCR.VM == 1, regardless of the actual value of HCR.VM, other than for an explicit read of this bit.

Trapping of general exceptions to Hyp mode

Attempting to perform an exception return to a Non-secure PL1 mode when HCR.TGE == 1 invokes an illegal exception return.

Attempting to change from Monitor mode to a Non-secure PL1 mode when HCR.TGE == 1 by executing a CPS or MSR instruction generates an Illegal Execution state exception, by not changing the mode, and setting PSTATE.I to 1.

When EL3 is using AArch32, attempting to change from a Secure PL1 mode to a Non-secure PL1 mode when HCR.TGE is set, by changing SCR.NS from 0 to 1, results in no change of SCR.NS

Because taking an exception into Non-secure PL1 modes leads to a CONSTRAINED UNPREDICTABLE situation, the following additional properties apply when HCR.TGE == 1:

- All exceptions that would be routed to EL1 are routed to EL2.
- Non-secure SCTLR.M is treated as being 0, regardless of its actual value, other than for an explicit read of of this bit.
- HCR.FMO, HCR.IMO, and HCR.AMO are treated as being 1, regardless of their actual value, other than for an explicit read of these bits.
Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors
K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

• All virtual interrupts are disabled.
• Any IMPLEMENTATION DEFINED mechanisms for signalling virtual interrupts are disabled.

Prevention of rootkits using Hyp mode or Secure state

If an HVC instruction is executed in Hyp mode when SCR.HCE == 0, then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.

If an SMC instruction is executed in a Secure privileged mode when SCR.SCD == 1, then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.

HVC

For a description of this instruction and the encoding, see HVC on page F5-2677.

For the A1 encoding, if cond field !=1110, then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction executes unconditionally.
• The instruction executes conditionally.

MSR/MRS Banked registers

Encoding and use of Banked register transfer instructions on page F5-3228 identifies cases where attempted execution of an MSR (Banked register) or MRS (Banked register) was UNPREDICTABLE in ARMv7 and becomes CONSTRAINED UNPREDICTABLE in ARMv8. This includes cases where:
• The target register specified by the {R, SYSn} fields of the instruction encoding is not accessible from the PE mode in which the instruction was executed, see Usage restrictions on the Banked register transfer instructions on page F5-3229.
• The instruction was executed specifying unallocated {R, SYSn} field values, see Encoding the register argument in the Banked register transfer instructions on page F5-3230.

If one of these encodings for the MSR/MRS (Banked register) instructions is executed, then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• An allocated MSR/MRS (Banked register) instruction is executed.

K1.1.31 Reserved values in System and memory-mapped registers and translation table entries

Unless otherwise stated, all unallocated or reserved values of fields with allocated values within the AArch32 System registers, memory-mapped registers, and translation table entries behave in one of the following ways:
• The encoding maps onto any of the allocated values, but otherwise does not cause CONSTRAINED UNPREDICTABLE behavior.
• The encoding causes effects that could be achieved by a combination of more than one of the allocated encodings.
• The encoding causes the field to have no functional effect.
Appendix K1 Architectural Constraints on UNPREDICTABLE behaviors
K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors

Note

These constraints are identical to those for the equivalent AArch64 definitions, as given in Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.

K1.1.32 CONSTRAINED UNPREDICTABLE behavior in Debug state

Behavior in Debug state on page H2-4855 of this manual describes the CONSTRAINED UNPREDICTABLE behaviors that are specifically associated with Debug state.
K1.2 AArch64 CONSTRAINED UNPREDICTABLE behaviors

It contains the following sections:

- Overview of the constraints on AArch64 UNPREDICTABLE behaviors.
- SBZ or SBO fields in A64 instructions.
- CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values on page K1-5480.
- CONSTRAINED UNPREDICTABLE behavior due to inadequate context synchronization on page K1-5480.
- Translation table base address alignment on page K1-5480.
- The Performance Monitors Extension on page K1-5480.
- Syndrome register handling for CONSTRAINED UNPREDICTABLE instructions treated as UNDEFINED on page K1-5481.
- Out of range virtual address on page K1-5481.
- Instruction fetches from Device memory on page K1-5482.
- Programming the CSSELr_EL1.Level for a cache level that is not implemented on page K1-5482.
- Crossing a page boundary with different memory types or Shareability attributes on page K1-5482.
- Crossing a peripheral boundary with a Device access on page K1-5483.
- CONSTRAINED UNPREDICTABLE behaviors with Load-Exclusive/Store-Exclusive pairs on page K1-5483.
- CONSTRAINED UNPREDICTABLE behavior for A64 instructions on page K1-5484.
- Out of range values of the Set/Way/Index fields in cache maintenance instructions on page K1-5492.
- Reserved values in System and memory-mapped registers and translation table entries on page K1-5492.
- CONSTRAINED UNPREDICTABLE behavior in Debug state on page K1-5492.

K1.2.1 Overview of the constraints on AArch64 UNPREDICTABLE behaviors

The term UNPREDICTABLE describes a number of cases where the architecture has a feature that software must not use. For execution in AArch64 state, the ARMv8-A architecture specifies a narrow range of permitted behaviors. This range is the range of CONSTRAINED UNPREDICTABLE behavior. All implementations that are compliant with the architecture must follow the CONSTRAINED UNPREDICTABLE behavior.

Note
Software designed to be compatible with the ARMv8-A architecture must not rely on these CONSTRAINED UNPREDICTABLE cases being handled in any way other than those listed under the heading CONSTRAINED UNPREDICTABLE.

K1.2.2 SBZ or SBO fields in A64 instructions

Some A64 instructions have (0) or (1) in the instruction decode to indicate should-be-zero, SBZ, or should-be-one, SBO, as described in Fixed values in AArch64 instruction and System register descriptions on page C2-137. Except for specific cases identified in CONSTRAINED UNPREDICTABLE behaviors with Load-Exclusive/Store-Exclusive pairs on page K1-5483, if the instruction bit pattern of an instruction is executed with these fields not having the should be values, one of the following must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction operates as if the bit had the should-be value.
- Any destination registers of the instruction become UNKNOWN.
K1.2.3  CONSTRANDED UNPREDICTABLE behaviors due to caching of control or data values

The ARM architecture allows copies of control values or data values to be cached in a cache or TLB. This can lead to UNPREDICTABLE behavior if the cache or TLB has not been correctly invalidated following a change of the control or data values.

Unless explicitly stated otherwise, the behavior of the PE is consistent with:

- The old data or control value.
- The new data or control value.
- An amalgamation of the control or data values.

Note

This rules applies where inadequate invalidation of the TLB might cause multiple hits within the TLB. In this situation, a failure to invalidate the TLB by code running at a given Privilege level must not make access to regions of memory with permissions or attributes that could not be accessed at that Privilege level possible.

Alternatively to this CONSTRAINED UNPREDICTABLE behavior, an implementation detecting multiple hits within a TLB might generate an exception, reporting the exception using the TLB conflict fault code, see TLB conflict aborts on page D4-1814.

The choice between the behaviors might, in some implementations, vary for each use of a control or data value.

K1.2.4  CONSTRANDED UNPREDICTABLE behavior due to inadequate context synchronization

The ARM architecture requires that changes to System registers must be synchronized before they take effect. This can lead to UNPREDICTABLE behavior if the synchronization has not been performed.

In these cases, the behavior of the PE is consistent with the unsynchronized control value being either the old value or the new value.

Where multiple control values are updated but not yet synchronized, each control value might independently be the old value or the new value.

In addition, where the unsynchronized control value applies to different areas of functionality, or what an implementation has constructed as different areas of functionality, those areas might independently treat the control value as being either the old value or the new value.

The choice between these behaviors might, in some implementations, vary for each use of a control value.

K1.2.5  Translation table base address alignment

Field [x-1:0] in TTBR0_EL1, TTBR1_EL1, TTBR0_EL2, VTTBR_EL2, or TTBR0_EL3 is RES0. If this field does not have a value of 0, this might result in a misaligned translation table base address. In this case, one of the following behaviors must occur:

- The field that is defined to be RES0 is treated as if all the bits had a value of 0:
  — The value read back might be the value written or it might be 0.
- The calculation of an address for a translation table walk using those registers might be corrupted in those bits that are nonzero.

K1.2.6  The Performance Monitors Extension

The following cases can cause CONSTRAINED UNPREDICTABLE behavior:

- If PMSEL_EL0.SEL is not equal to 31, and PMSEL_EL0.SEL is greater than or equal to PMCR_EL0.N, and the PE is executing in an Exception level in Secure state or in EL2.
- If PMSEL_EL0.SEL is not 31, and PMSEL_EL0.SEL is greater than or equal to MDCR_EL2.HPMN, and the PE is executing in an Exception level in Non-secure state other than in EL2.
In these cases, one of the following behaviors must occur:

- Accesses to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 from that state are UNDEFINED.
- Accesses to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 from that state behave as RAZ/WI.
- Accesses to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 from that state execute as NOPs.
- Accesses to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 from that state behave as if PMSELR_EL0.SEL contains an UNKNOWN value that is less than the number of counters accessible at the current Exception level and Security state.
- Accesses to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 from that state behave as if PMSELR_EL0.SEL is 31.
- In Non-secure state, for an access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 from EL1 or a permitted access from EL0, if the counter is implemented but not accessible at the current Exception level, the register access is trapped to EL2. Accesses from EL0 are permitted when:
  - EL1 is using AArch32 and the value of PMUSERENR.EN is 1.
  - EL1 is using AArch64 and the value of PMUSERENR_EL0.EN is 1.

If PMSELR_EL0.SEL is equal to 31, then one of the following behaviors must occur:

- Accesses to PMXEVCNTR_EL0 are UNDEFINED.
- Accesses to PMXEVCNTR_EL0 behave as RAZ/WI.
- Accesses to PMXEVCNTR_EL0 execute as NOPs.
- Accesses to PMXEVCNTR_EL0 behave as if PMSELR_EL0.SEL contains an UNKNOWN value that is less than the number of counters accessible at the current Exception level and Security state.

If MDCR_EL2.HPMN is set to 0, or to a value larger than PMCR_EL0.N, then the following CONSTRAINED UNPREDICTABLE behavior applies:

- The value returned by a direct read of MDCR_EL2.HPMN is UNKNOWN.
- Either:
  - An UNKNOWN number of counters are reserved for EL2 use. That is, the PE behaves as if MDCR_EL2.HPMN is set to an UNKNOWN non-zero value less than PMCR_EL0.N.
  - All counters are reserved for EL2 use, meaning no counters are accessible from Non-secure EL1 and Non-secure EL0.

**K1.2.7 Syndrome register handling for CONSTRAINED UNPREDICTABLE instructions treated as UNDEFINED**

When a CONSTRAINED UNPREDICTABLE instruction is treated as UNDEFINED, ESR_ELx is UNKNOWN.

---

**Note**

The value written to ESR_ELx must be consistent with a value that could be created as the result of an exception from the same Exception level that generated the exception, but was the result of a situation that is not CONSTRAINED UNPREDICTABLE at that Exception level. This is to avoid a possible privilege violation.

---

**K1.2.8 Out of range virtual address**

Because of program counter alignment constraints, it is impossible for a PE to fetch an A64 instruction that includes the bytes at virtual address 0xFFFF FFFF FFFF FFFF and 0x0000 0000 0000 0000.
If the PE executes a load or store instruction with tagged addressing disabled in the current translation regime, and where the computed virtual address, total access size, and alignment mean that it accesses the bytes at $0xFFFF FFFF$ and $0x0000 0000 0000 0000$, then the bytes that appear to be from $0x0000 0000 0000 0000$ onwards are accessed at an UNKNOWN address.

If the PE executes a load or store instruction with tagged addressing enabled in the current translation regime, and where the computed address, total access size, and alignment mean that it accesses the bytes at $0xFFFF FFFF$ and $0x0000 0000 0000 0000$, then the bytes that appear to be from $0x0000 0000 0000 0000$ onwards are accessed at an UNKNOWN address and the tags associated with address also become UNKNOWN.

K1.2.9 Instruction fetches from Device memory

Instruction fetches from Device memory are CONSTRAINED UNPREDICTABLE.

If a location in memory has the Device attribute and is not marked as execute-never, then an implementation might perform speculative instruction accesses to this memory location at times when address translation is enabled.

If a branch causes the program counter to point to an area of memory with the Device attribute that is not marked as execute-never for the current Exception level for instruction fetches, then an implementation must perform one of the following behaviors:

- It treats the instruction fetch as if it were to a memory location with the Normal, Non-cacheable attribute.
- It generates a Permission fault.

K1.2.10 Programming the CSSEL _EL1.Level for a cache level that is not implemented

If the CSSEL _EL1.Level is programmed to a cache level that is not implemented, then a read of CSSEL _EL1 returns an UNKNOWN value in CSSEL _EL1.Level.

If the CSSEL _EL1.Level is programmed to a cache level that is not implemented, then on a read of CCSIDR _EL1 an implementation must perform one of the following behaviors:

- The CCSIDR _EL1 read executes as a NOP.
- The CCSIDR _EL1 read is UNDEFINED.
- The CCSIDR _EL1 read returns an UNKNOWN value.

K1.2.11 Crossing a page boundary with different memory types or Shareability attributes

A memory access from a load or store instruction that crosses a page boundary to a memory location that has a different memory type or Shareability attribute results in CONSTRAINED UNPREDICTABLE behavior. In this case, the implementation must perform one of the following behaviors:

- All memory accesses generated by the instruction use the memory type and Shareability attributes associated with the first address accessed by the instruction.
- All memory accesses generated by the instruction use the memory type and Shareability attributes associated with the last address accessed by the instruction.
- Each memory access generated by the instruction uses the memory type and Shareability attribute associated with its own address.
- The instruction generates an Alignment fault caused by the memory type.

For the Non-secure EL1&0 translation regime:

- If the stage 1 translation generated the mismatch then the resulting exception is taken to EL1.
- If the stage 2 translation generated the mismatch then the resulting exception is taken to EL2.
- If both stages of translation generate the mismatch then the exception can be taken to either EL1 or EL2.
- The instruction executes as a NOP.
K1.2.12 Crossing a peripheral boundary with a Device access

Performing memory accesses from one load or store instruction to Device memory that crosses a boundary corresponding to the smallest translation granule size of the implementation causes CONSTRAINED UNPREDICTABLE behavior. In this case, the implementation performs one of the following behaviors:

- All memory accesses generated by the instruction are performed as if the boundary has no effect on the memory accesses.
- All memory accesses generated by the instruction are performed as if the boundary has no effect on the memory accesses except that there is no guarantee of ordering between memory accesses.
- The instruction generates an alignment fault caused by the memory type.

For the Non-secure EL1&0 translation regime:
- If the stage 1 translation causes the boundary to be crossed then the resulting exception is taken to EL1.
- If the stage 2 translation causes the boundary to be crossed then the resulting exception is taken to EL2.
- If both stages of translation cause the boundary to be crossed then the resulting exception can be taken to either EL1 or EL2.

- The instruction executes as a NOP.

**Note**

The boundary referred to is between two Device memory regions that are both:
- Of the size of the smallest implemented translation granule.
- Aligned to the size of the smallest implemented translation granule.

K1.2.13 CONSTRAINED UNPREDICTABLE behaviors with Load-Exclusive/Store-Exclusive pairs

Load-Exclusive and Store-Exclusive instruction usage restrictions on page B2-115 defines a Load-Exclusive/Store-Exclusive pair, and identifies various CONSTRAINED UNPREDICTABLE behaviors associated with using Load-Exclusive/Store-Exclusive pairs. In summary, these cases are:

- The target virtual address of a StoreExc1 instruction is different from the virtual address of the preceding LoadExc1 instruction in the same thread of execution.
- The transaction size of a StoreExc1 instruction is different from the transaction size of the preceding LoadExc1 instruction in the same thread of execution.
- The StoreExc1 instruction accesses a different number of registers than the preceding LoadExc1 instruction in the same thread of execution.
- The memory attributes for a StoreExc1 instruction are different from the memory attributes for the preceding LoadExc1 instruction in the same thread of execution, either:
  - Because the translation of the accessed address changes between the LoadExc1 instruction and the StoreExc1 instruction.
  - Because the LoadExc1 instruction and the StoreExc1 instruction use different virtual addresses, with different attributes, that point to the same physical address.

In addition, the effect of a data or unified cache invalidate, clean, or clean and invalidate instruction on a local or global exclusive monitor that is in the Exclusive Access state is CONSTRAINED UNPREDICTABLE.

See the descriptions in Load-Exclusive and Store-Exclusive instruction usage restrictions on page B2-115 for the permitted behavior in each of these cases, and any constraints that might apply to whether the case is CONSTRAINED UNPREDICTABLE.
K1.2.14  CONSTRAINED UNPREDICTABLE behavior for A64 instructions

This section lists the CONSTRAINED UNPREDICTABLE behavior for the different A64 instructions listed in Chapter C6
A64 Base Instruction Descriptions and Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions.

LDAXP

For a description of this instruction and the encoding, see LDAXP on page C6-536.

CONSTRAINED UNPREDICTABLE behavior

If \( t = t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a load using the specified addressing mode, and the base register is set to an UNKNOWN value.

LDNP

For a description of this instruction and the encoding, see LDNP on page C6-542.

CONSTRAINED UNPREDICTABLE behavior

If \( t = t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a load using the specified addressing mode, and the base register is set to an UNKNOWN value.

LDNP (SIMD&FP)

For a description of this instruction and the encoding, see LDNP (SIMD&FP) on page C7-1088.

CONSTRAINED UNPREDICTABLE behavior

If \( t = t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a load using the specified addressing mode, and the base register is set to an UNKNOWN value.

LDP

For a description of this instruction and the encoding, see LDP on page C6-544.

CONSTRAINED UNPREDICTABLE behavior

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \((t = n || t2 = n) \&\& n \neq 31\) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a load using the specified addressing mode, and the base register is set to an UNKNOWN value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

If \( t = t2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
• The instruction executes as a **NOP**.
• The instruction performs all of the loads using the specified addressing mode, and the register loaded is set to an **UNKNOWN** value.

--- **Note** ---

Pre-indexed addressing and post-indexed addressing imply writeback.

---

**LDP (SIMD&FP)**

For a description of this instruction and the encoding, see *LDP (SIMD&FP)* on page C7-1090.

**CONSTRAINED UNPREDICTABLE behavior**

If \( t = t_2 \), then one of the following behaviors must occur:

• The instruction is **UNDEFINED**.
• The instruction executes as a **NOP**.
• The instruction performs a load using the specified addressing mode, and the base register is set to an **UNKNOWN** value.

**LDPSW**

For a description of this instruction and the encoding, see *LDPSW* on page C6-547.

**CONSTRAINED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \((t = n \mid t_2 = n) \&\& n \neq 31\), then one of the following behaviors must occur:

• The instruction is **UNDEFINED**.
• The instruction executes as a **NOP**.
• The instruction performs a load using the specified addressing mode, and the base register is set to an **UNKNOWN** value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

If \( t = t_2 \), then one of the following behaviors must occur:

• The instruction is **UNDEFINED**.
• The instruction executes as a **NOP**.
• The instruction performs all of the loads using the specified addressing mode, and the register loaded is set to an **UNKNOWN** value.

--- **Note** ---

Pre-indexed addressing and post-indexed addressing imply writeback.

---

**LDR (immediate)**

For a description of this instruction and the encoding, see *LDR (immediate)* on page C6-550.

**CONSTRAINED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \&\& n \neq 31\), then one of the following behaviors must occur:

• The instruction is **UNDEFINED**.
• The instruction executes as a **NOP**.
• The instruction performs the load using the specified addressing mode, and the base register is set to an **UNKNOWN** value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.
--- Note ---
Pre-indexed addressing and post-indexed addressing imply writeback.

LDRB (immediate)

For a description of this instruction and the encoding, see LDRB (immediate) on page C6-557.

CONSTRUINED UNPREDICTABLE behavior

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \land n \neq 31 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the load using the specified addressing mode, and the base register is set to an UNKNOWN value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

--- Note ---
Pre-indexed addressing and post-indexed addressing imply writeback.

LDRH (immediate)

For a description of this instruction and the encoding, see LDRH (immediate) on page C6-561.

CONSTRUINED UNPREDICTABLE behavior

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \land n \neq 31 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the load using the specified addressing mode, and the base register is set to an UNKNOWN value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

--- Note ---
Pre-indexed addressing and post-indexed addressing imply writeback.

LDRSB (immediate)

For a description of this instruction and the encoding, see LDRSB (immediate) on page C6-565.

CONSTRUINED UNPREDICTABLE behavior

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \land n \neq 31 \), then one of the following behaviors must occur:

• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the load using the specified addressing mode, and the base register is set to an UNKNOWN value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

--- Note ---
Pre-indexed addressing and post-indexed addressing imply writeback.
**LDRSH (immediate)**

For a description of this instruction and the encoding, see *LDRSH (immediate)* on page C6-570.

**CONSTRAINED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \land n \neq 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the load using the specified addressing mode, and the base register is set to an UNKNOWN value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

**Note**

Pre-indexed addressing and post-indexed addressing imply writeback.

---

**LDRSW (immediate)**

For a description of this instruction and the encoding, see *LDRSW (immediate)* on page C6-575.

**CONSTRAINED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \land n \neq 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the load using the specified addressing mode, and the base register is set to an UNKNOWN value. In addition, if an exception occurs during such an instruction, the base register might be corrupted so that the instruction cannot be repeated.

**Note**

Pre-indexed addressing and post-indexed addressing imply writeback.

---

**LDXP**

For a description of this instruction and the encoding, see *LDXP* on page C6-598.

**CONSTRAINED UNPREDICTABLE behavior**

If \( t = t_2 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a load using the specified addressing mode, and the base register is set to an UNKNOWN value.
STP

For a description of this instruction and the encoding, see STP on page C6-694.

CONSTRAINED UNPREDICTABLE behavior

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \((t == n || t2 == n) \&\& n != 31\), then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs a store using the specified addressing mode but the value stored is UNKNOWN.

Note
Pre-indexed addressing and post-indexed addressing imply writeback.

STLXP

For a description of this instruction and the encoding, see STLXP on page C6-683.

CONSTRAINED UNPREDICTABLE behavior

If \(s == t || (s == t2)\), then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \(s == n \&\& n != 31\) then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the store to an UNKNOWN address.

STLXR

For a description of this instruction and the encoding, see STLXR on page C6-686.

CONSTRAINED UNPREDICTABLE behavior

If \(s == t\), then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \(s == n \&\& n != 31\) then one of the following behaviors must occur:
• The instruction is UNDEFINED.
• The instruction executes as a NOP.
• The instruction performs the store to an UNKNOWN address.
**STLXRB**

For a description of this instruction and the encoding, see *STLXRB* on page C6-688.

**CONSTRAINED UNPREDICTABLE behavior**

If \( s == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \( s == n \) && \( n != 31 \) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to an UNKNOWN address.

**STLXRH**

For a description of this instruction and the encoding, see *STLXRH* on page C6-690.

**CONSTRAINED UNPREDICTABLE behavior**

If \( s == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \( s == n \) && \( n != 31 \) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to an UNKNOWN address.

**STR (immediate)**

For a description of this instruction and the encoding, see *STR (immediate)* on page C6-697.

**CONSTRAINED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n == t \) && \( n != 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a store using the specified addressing mode but the value stored is UNKNOWN.

--- **Note**

Pre-indexed addressing and post-indexed addressing imply writeback.
STRB (immediate)

For a description of this instruction and the encoding, see STRB (immediate) on page C6-702.

**CONSTRANDED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \) \&\& \( n \neq 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a store using the specified addressing mode but the value stored is UNKNOWN.

Note

Pre-indexed addressing and post-indexed addressing imply writeback.

STRH (immediate)

For a description of this instruction and the encoding, see STRH (immediate) on page C6-706.

**CONSTRANDED UNPREDICTABLE behavior**

If the instruction encoding specifies pre-indexed addressing or post-indexed addressing, and \( n = t \) \&\& \( n \neq 31 \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs a store using the specified addressing mode but the value stored is UNKNOWN.

Note

Pre-indexed addressing and post-indexed addressing imply writeback.

STXP

For a description of this instruction and the encoding, see STXP on page C6-717.

**CONSTRANDED UNPREDICTABLE behavior**

If \( s = t \) \|| (s = t2) \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \( s = n \) \&\& \( n \neq 31 \) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to an UNKNOWN address.
STXR

For a description of this instruction and the encoding, see STXR on page C6-720.

**CONSTRAINED UNPREDICTABLE behavior**

If \( s == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \( s == n \) && \( n != 31 \) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to an UNKNOWN address.

STXRB

For a description of this instruction and the encoding, see STXRB on page C6-722.

**CONSTRAINED UNPREDICTABLE behavior**

If \( s == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \( s == n \) && \( n != 31 \) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to an UNKNOWN address.

STXRH

For a description of this instruction and the encoding, see STXRH on page C6-724.

**CONSTRAINED UNPREDICTABLE behavior**

If \( s == t \), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to the specified address, but the value stored is UNKNOWN.

If \( s == n \) && \( n != 31 \) then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as a NOP.
- The instruction performs the store to an UNKNOWN address.
K1.2.15 Out of range values of the Set/Way/Index fields in cache maintenance instructions

In the cache maintenance by set/way instructions DC CISW, DC CSW, and DC ISW, if any set/way/index argument is larger than the value supported by the implementation, then the behavior is CONSTRAINED UNPREDICTABLE and one of the following occurs:

- The instruction is UNDEFINED.
- The instruction performs cache maintenance on one of:
  - No cache lines.
  - A single arbitrary cache line.
  - Multiple arbitrary cache lines.

Note
This CONSTRAINED UNPREDICTABLE behavior applies, also, to the AArch32 cache maintenance by set/way instructions DCCISW, DCCSW, and DCISW.

K1.2.16 Reserved values in System and memory-mapped registers and translation table entries

Unless otherwise stated in this manual, all unallocated or reserved values of fields with allocated values within AArch64 System registers, memory-mapped registers, and translation table entries behave in one of the following ways:

- The unallocated value maps onto any of the allocated values, but otherwise does not cause CONSTRAINED UNPREDICTABLE behavior.
- The unallocated value causes effects that could be achieved by a combination of more than one of the allocated values.
- The unallocated value causes the field to have no functional effect.

Note
These constraints are identical to those for the equivalent AArch32 definitions, as given in Reserved values in System and memory-mapped registers and translation table entries on page K1-5477.

K1.2.17 CONSTRAINED UNPREDICTABLE behavior in Debug state

Behavior in Debug state on page H2-4855 of this manual describes the CONSTRAINED UNPREDICTABLE behaviors that are specifically associated with Debug state.
Appendix K2
Recommended External Debug Interface

This appendix describes the recommended external debug interface. It contains the following sections:

- About the recommended external debug interface on page K2-5494.
- PMUEVENT bus on page K2-5497.
- Recommended authentication interface on page K2-5498.
- Management registers and CoreSight compliance on page K2-5499.

— Note —

This recommended external debug interface specification is not part of the ARM architecture specification. Implementers and users of the ARMv8 architecture must not consider this appendix as a requirement of the architecture. It is included as an appendix to this manual only:

- As reference material for users of ARM products that implement this interface.
- As an example of how an external debug interface might be implemented.

The inclusion of this appendix is no indication of whether any ARM products might, or might not, implement this external debug interface. For details of the implemented external debug interface you must always see the appropriate product documentation.
K2.1 About the recommended external debug interface

See the *Note* on the first page of this appendix for information about the architectural status of this recommended debug interface.

This specification provides a recommended external debug interface for ARMv8 to define a standard set of connections for validation environments. In general, the connection between components, such as between the PE and Trace extension, is not described here, although the table does include the signals for the CTI connection. Table K2-1 shows the signals in the recommended interface.

## Table K2-1 Recommended debug interface signals

<table>
<thead>
<tr>
<th>Name</th>
<th>Direction</th>
<th>Description</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGEN</td>
<td>In</td>
<td>External debug enable</td>
<td></td>
</tr>
<tr>
<td>SPIDEN</td>
<td>In</td>
<td>Secure privileged external debug enable</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Secure privileged self-hosted debug enable</td>
<td>Provided for legacy connections only.</td>
</tr>
<tr>
<td>NIDEN</td>
<td>In</td>
<td>External profiling and trace enable</td>
<td></td>
</tr>
<tr>
<td>SPNIDEN</td>
<td>In</td>
<td>Secure external profiling and trace enable</td>
<td></td>
</tr>
<tr>
<td>EDBGRQ</td>
<td>In</td>
<td>External halt request</td>
<td></td>
</tr>
<tr>
<td>DBGACK</td>
<td>Out</td>
<td>External halt request acknowledge</td>
<td></td>
</tr>
<tr>
<td>COMMIRQ</td>
<td>Out</td>
<td>DCC interrupt</td>
<td>Interface to an interrupt controller. See <em>Interrupt-driven use of the DCC</em> on page H4-4924 and the pseudocode for function CheckForDCCInterrupts().</td>
</tr>
<tr>
<td>PMUIRQ</td>
<td>Out</td>
<td>Performance Monitor overflow</td>
<td>Interface to an interrupt controller. See <em>Behavior on overflow</em> on page D5-1838.</td>
</tr>
<tr>
<td>COMMRX</td>
<td>Out</td>
<td>DTRRX is full</td>
<td>Provided for legacy connection to an interrupt controller only. See <em>Interrupt-driven use of the DCC</em> on page H4-4924 and the pseudocode for function CheckForDCCInterrupts().</td>
</tr>
<tr>
<td>COMMTX</td>
<td>Out</td>
<td>DTRTX is empty</td>
<td></td>
</tr>
<tr>
<td>DBGNOPWRDWN</td>
<td>Out</td>
<td>Core no powerdown request</td>
<td>Interface to a power controller. See DBGPRC_EL1.CORENPDRQ.</td>
</tr>
<tr>
<td>DBGPWUPREQ</td>
<td>Out</td>
<td>Core powerup request</td>
<td>Interface to a power controller. See EDPRC.COREPURQ.</td>
</tr>
<tr>
<td>DBG_RSTREQ</td>
<td>Out</td>
<td>Warm reset request</td>
<td>Interface to a power controller. See EDPRC.CWRR.</td>
</tr>
<tr>
<td>DBG_BUSCANCELREQ</td>
<td>Out</td>
<td>All asynchronous entry to Debug state</td>
<td>Extension to the bus interface. See EDRCR.CBRRQ.</td>
</tr>
<tr>
<td>DBG_PWRDUP</td>
<td>In</td>
<td>Core powerup status</td>
<td>Interface to a power controller. See EDPRS.PU.</td>
</tr>
<tr>
<td>DBG_ROMADDR[n:12]</td>
<td>In</td>
<td>MDRAR_EL1.ROMADDR</td>
<td>n depends on the size of the physical address space.</td>
</tr>
</tbody>
</table>
### Table K2-1 Recommended debug interface signals (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Direction</th>
<th>Description</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGROMADDRV</td>
<td>In</td>
<td>MDRAR_EL1.Valid</td>
<td></td>
</tr>
<tr>
<td>PRESETDBG</td>
<td>In</td>
<td>External debug reset</td>
<td></td>
</tr>
<tr>
<td>CPUPORESET</td>
<td>In</td>
<td>Cold reset</td>
<td></td>
</tr>
<tr>
<td>CORERESET</td>
<td>In</td>
<td>Warm reset</td>
<td></td>
</tr>
<tr>
<td>PSELDDBG</td>
<td>In</td>
<td>Debug APB slave port</td>
<td>For details see AMBA APB3. ARM recommends a single slave port for all integrated debug components.</td>
</tr>
<tr>
<td>PENABLEDBG</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PWRI TEDBG</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PRDATA DBG[31:0]</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PWDATA DBG[31:0]</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PADDR DBG[2]</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PREADYDBG</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PSLVERRDBG</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCLKDBG</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCLKENDBG</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CTICHIN</td>
<td>In</td>
<td>Asynchronous CoreSight channel interface</td>
<td>For details, see CoreSight™ v1.0 Architecture Specification. The ACK signals are not required if the channel interface is synchronous.</td>
</tr>
<tr>
<td>CTICHOUTACK</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CTICHOUT</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CTICHINACK</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CTIIRQ</td>
<td>Out</td>
<td>CTI interrupt, see Description and allocation of CTI triggers on page H5-4935</td>
<td>Implements a handshake for an edge-sensitive interrupt.</td>
</tr>
<tr>
<td>CTIIRQACK</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATDATA[nx8-1:0]</td>
<td>Out</td>
<td>AMBA 4 ATB interface</td>
<td>For details, see AMBA 4 ATB Protocol Specification, ATBv1.0 and ATBv1.1. Only available if the OPTIONAL Trace extension is implemented.</td>
</tr>
<tr>
<td>ATBYTES[n-1:0]</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATID[6:0]</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATREADY</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATVALID</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AFREADY</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AFVALID</td>
<td>Out</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNCREQ</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATCLK</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATCLKKEN</td>
<td>In</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATRESET</td>
<td>In</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*a. The value of n depends on the size of the address space occupied by the Debug port.*
Figure K2-1 shows the recommended debug interface.

Figure K2-1 Recommended external debug interface, including the APB3 slave port
K2.2 PMUEVENT bus

The PMUEVENT bus exports Performance Monitor events from the PE to an on-chip agent. ARM recommends that it has the following characteristics:

- The bus is synchronous.
- The width of the bus is IMPLEMENTATION DEFINED.
- It is IMPLEMENTATION DEFINED which events are exported on the bus.
- Each exported event occupies a contiguous sub-field of the bus. ARM recommends that the sub-fields of the bus are occupied in the same order as the event numbers.
- If the event can only occur once per cycle, it occupies a single bit. If the event can occur more than once per cycle, it is IMPLEMENTATION DEFINED how the event is encoded. The encoding depends on constraints such as the designated use of the event bus and the number of pins available. For example, the event can be encoded:
  - As a count, using a plain binary number. This is the most useful encoding when exporting to an external counter. It is not a useful encoding for exporting to a Trace extension external input.
  - As a count, using thermometer encoding. This is the most useful encoding when exporting to a Trace extension.
  - Using a single bit encoding to indicate whether the event count is zero or nonzero. This is useful for exporting to an activity monitor where the number of pins is constrained.

If a Trace extension is implemented, the PMUEVENT bus is normally connected to the Trace extension using the external inputs. TRCEXTINSELR multiplexes a wide PMUEVENT bus to a narrow set of inputs. An external PMUEVENT bus might also be provided. For more information, contact ARM.
K2.3  Recommended authentication interface

An implementation of the ARMv8 architecture must support debug authentication described in Required debug authentication on page H1-4842.

The details of the debug authentication interface are IMPLEMENTATION DEFINED, but ARM recommends the use of the CoreSight interface, which includes the following signals for external debug authentication:

- **DBGEN**
- **SPIDEN**
- **NIDEN**
- **SPNIDEN**

ARM recommends an interface in which **DBGEN** and **SPIDEN** are also used for self-hosted Secure debug authentication if either:

- EL3 is using AArch32 and SDCR.SPD == 0b00.
- Secure EL1 is using AArch32 and MDCR_EL3.SPD32 == 0b00.

If EL3 is not implemented and the PE is in Non-secure state, **SPIDEN** and **SPNIDEN** are not implemented, and the PE behaves as if these signals were tied LOW.

If EL3 is not implemented and the PE is in Secure state, **SPIDEN** is usually connected to **DBGEN** and **SPNIDEN** is connected to **NIDEN**, but this is not required. The recommended interface is defined as if all four signals are implemented.

How the authentication signals are driven is IMPLEMENTATION DEFINED. For example, the signals might be hard-wired, connected to fuses, or to an authentication module. The architecture permits PEs within a cluster to have independent authentication interfaces, but this is not required. ARM recommends that any Trace extension has the same authentication interface as the PE it is connected to.

Table K2-2 shows the debug authentication pseudocode functions and the recommended implementations.

<table>
<thead>
<tr>
<th>Pseudocode function</th>
<th>Description</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()</td>
<td>Secure invasive self-hosted debug enabled in AArch32 state (legacy)</td>
<td>(DBGEN AND SPIDEN)</td>
</tr>
<tr>
<td>ExternalSecureNoninvasiveDebugEnabled()</td>
<td>Secure non-invasive debug enabled</td>
<td>(DBGEN OR NIDEN) AND (SPIDEN OR SPNIDEN)</td>
</tr>
<tr>
<td>ExternalSecureInvasiveDebugEnabled()</td>
<td>Secure invasive debug enabled</td>
<td>(DBGEN AND SPIDEN)</td>
</tr>
<tr>
<td>ExternalNoninvasiveDebugEnabled()</td>
<td>Non-secure non-invasive debug enabled</td>
<td>(DBGEN OR NIDEN)</td>
</tr>
<tr>
<td>ExternalInvasiveDebugEnabled()</td>
<td>Non-secure invasive debug enabled</td>
<td>DBGEN</td>
</tr>
</tbody>
</table>

The `Debug_authentication()` pseudocode function on *shared/debug* on page J1-5374 defines the authentication signals **DBGEN**, **SPIDEN**, **NIDEN** and **SPNIDEN**.
K2.4 Management registers and CoreSight compliance

The CoreSight architecture requires the implementation of a set of management registers that occupy the memory map from 0xF00 upwards in each of the debug components.

CoreSight compliance and complete implementation of the management registers is OPTIONAL, but ARM recommends that the registers are implemented.

The CoreSight architecture specification recommends that any integration test registers are implemented starting from 0xFEC downwards. Each of the debug components has an IMPLEMENTATION DEFINED region from 0xE80 to 0xEF8 for this purpose.

K2.4.1 Coresight interface register map

Table K2-3 shows the external management register maps for the following registers:
- **ED**: These are the external debug register.
- **CTI**: These are the Cross-trigger interface registers.
- **PMU**: These are the Performance Monitors registers.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Mnemonic</th>
<th>ED</th>
<th>CTI</th>
<th>PMU</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xF00</td>
<td>EDITCTRL</td>
<td>CTIITCTRL</td>
<td>PMITCTRL</td>
<td>Integration Model Control registers</td>
<td></td>
</tr>
<tr>
<td>0xF04-0xF0C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>0xFA0</td>
<td>DBGCLAIMSET_EL1</td>
<td>CTICLAIMSET</td>
<td>-</td>
<td>CLAIM Tag Set registers</td>
<td></td>
</tr>
<tr>
<td>0xFA4</td>
<td>DBGCLAIMCLR_EL1</td>
<td>CTICLAIMCLR</td>
<td>-</td>
<td>CLAIM Tag Clear registers</td>
<td></td>
</tr>
<tr>
<td>0xFA8</td>
<td>EDDEVAFF0</td>
<td>CTIDEVAFF0c</td>
<td>PMDEVAFF0</td>
<td>Device Affinity registers</td>
<td></td>
</tr>
<tr>
<td>0xFAC</td>
<td>EDDEVAFF1</td>
<td>CTIDEVAFF1c</td>
<td>PMDEVAFF1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xFB0</td>
<td>EDLARd</td>
<td>CTILARd</td>
<td>PMLARd</td>
<td>Lock Access register</td>
<td></td>
</tr>
<tr>
<td>0xFB4</td>
<td>EDLSRd</td>
<td>CTILSRd</td>
<td>PMLSRd</td>
<td>Lock Status register</td>
<td></td>
</tr>
<tr>
<td>0xFB8</td>
<td>DBGAUTHSTATUS_EL1</td>
<td>CTIAUTHSTATUS</td>
<td>PMAUTHSTATUS</td>
<td>Authentication Status register</td>
<td></td>
</tr>
<tr>
<td>0xFBC</td>
<td>EDDEVARCH</td>
<td>CTIDEVARCH</td>
<td>PMDEVArch</td>
<td>Device Architecture register</td>
<td></td>
</tr>
<tr>
<td>0xFC0</td>
<td>EDDEVID2a</td>
<td>CTIDEVID2a</td>
<td>-</td>
<td>Device ID register</td>
<td></td>
</tr>
<tr>
<td>0xFC4</td>
<td>EDDEVID1a</td>
<td>CTIDEVID1a</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xFC8</td>
<td>EDDEVIDa</td>
<td>CTIDEVIDa</td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xFC0</td>
<td>EDDEVTYPE</td>
<td>CTIDEVTYPE</td>
<td>PMDEVTYPE</td>
<td>Device Type register</td>
<td></td>
</tr>
<tr>
<td>0xFD0</td>
<td>EDPIDR4</td>
<td>CTIPIDR4</td>
<td>PMPIDR4</td>
<td>Peripheral ID registers</td>
<td></td>
</tr>
<tr>
<td>0xFD4-0xFD8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved, RES0</td>
<td></td>
</tr>
<tr>
<td>0xFE0</td>
<td>EDPIDR0</td>
<td>CTIPIDR0</td>
<td>PMPIDR0</td>
<td>Peripheral ID registers</td>
<td></td>
</tr>
<tr>
<td>0xFE4</td>
<td>EDPIDR1</td>
<td>CTIPIDR1</td>
<td>PMPIDR1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xFE8</td>
<td>EDPIDR2</td>
<td>CTIPIDR2</td>
<td>PMPIDR2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xFE8</td>
<td>EDPIDR3</td>
<td>CTIPIDR3</td>
<td>PMPIDR3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Management register access permissions

Access to the OPTIONAL Integration Control register (ITCTRL) is IMPLEMENTATION DEFINED.

If the Debug power domain is off, all register accesses return an error.

Otherwise, Table K2-4 on page K2-5501, Table K2-5 on page K2-5502, and Table K2-6 on page K2-5503 show the response to accesses by the external debug interface to the CoreSight management registers. For definitions of the terms used in the tables, see External debug interface register access permissions summary on page H8-4972.

Note

Access to the CoreSight management registers is not affected by the values of EDAD and EPMAD.

Table K2-4 on page K2-5501, Table K2-5 on page K2-5502, and Table K2-6 on page K2-5503 include reserved management registers, because the CoreSight architecture requires that these registers are always RES0. The descriptions in Reserved and unallocated registers on page H8-4972 do not apply to reserved management registers if the implementation is CoreSight compliant.

If OPTIONAL memory-mapped access to the external debug interface is supported, there are additional constraints on memory-mapped accesses. See Register access permissions for memory-mapped accesses on page H8-4968.

The terms in Table K2-4 on page K2-5501, Table K2-5 on page K2-5502, and Table K2-6 on page K2-5503 are defined as follows:

Domain
This describes the power domain in which the register is logically implemented. Registers described as implemented in the Core power domain might be implemented in the Debug power domain, as long as they exhibit the required behavior.

Conditions
This lists the conditions under which the access is attempted.

To determine the access permissions for a register, read these columns from left to right, and stop at first column which lists the condition as being true.

The conditions are:

Off
EDPRSR.PU == 0. The Core power domain is completely off, or in low-power state. In these cases the Core power domain registers cannot be accessed.

Note
If debug power is off, then all external debug interface accesses return an error.

DLK
DoubleLockStatus() == TRUE. The OS Double Lock is locked.

OSLK
OSLSR.OSLK == 1. The OS Lock is locked.
Default
This provides the default access permissions, if there are no conditions that prevent access to the register.

SLK
This provides the modified default access permissions for OPTIONAL memory-mapped accesses to the external debug interface if the OPTIONAL Software Lock is locked. See Register access permissions for memory-mapped accesses on page H8-4968. For all other accesses, this column is ignored.

The access permissions are:

- This means that the default access permission applies. See the Default column, or the SLK column, if applicable.

RO
This means that the register or field is read-only.

RW
This means that the register or field is read/write. Individual fields within the register might be RO. See the relevant register description for details.

RC
This means that the bit clears to 0 after a read.

(SE)
This means that accesses to this register have indirect write side effects. A side effect occurs when a direct read or a direct write of a register creates an indirect write to the same register or to another register.

WO
This means that the register or field is write-only.

WI
This means that the register or field ignores writes.

IMP DEF
This means that the access permissions are IMPLEMENTATION DEFINED.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Conditions (priority left to right)</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xF00</td>
<td>EDITCTRL</td>
<td>IMP DEF</td>
<td>IMPLEMENTATION DEFINED</td>
<td>IMP DEF</td>
<td>RO/WI</td>
</tr>
<tr>
<td>0xF04-0xF8C</td>
<td>Reserved</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RES0-</td>
</tr>
<tr>
<td>0xFA0</td>
<td>DBGCLAIMSET_EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>RW (SE) RO</td>
</tr>
<tr>
<td>0xFA4</td>
<td>DBGCLAIMCLR_EL1</td>
<td>Core</td>
<td>Error</td>
<td>Error</td>
<td>RO</td>
</tr>
<tr>
<td>0xFA8</td>
<td>EDDEVAFF0</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFAE</td>
<td>EDDEVAFF1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFB0</td>
<td>EDLAR</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>WO (SE)</td>
</tr>
<tr>
<td>0xFB4</td>
<td>EDLSR</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFB8</td>
<td>DBGAUTHSTATUS_EL1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFBC</td>
<td>EDDEVARCH</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC0</td>
<td>EDDEVVID2</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC4</td>
<td>EDDEVVID1</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFC8</td>
<td>EDDEVID</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFCC</td>
<td>EDDEVTYPE</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
<tr>
<td>0xFD0</td>
<td>EDPIDR4</td>
<td>Debug</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
</tbody>
</table>
### Table K2-4 External debug interface access permissions, CoreSight registers (debug) (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Conditions (priority left to right)</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFD4-0xFDC</td>
<td>Reserved</td>
<td>Debug</td>
<td>- - -</td>
<td>RES0</td>
<td>-</td>
</tr>
<tr>
<td>0xFE0-0xFEC</td>
<td>EDPIDR0</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFE4</td>
<td>EDPIDR1</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFE8</td>
<td>EDPIDR2</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFEC</td>
<td>EDPIDR3</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF0</td>
<td>EDCIDR0</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF4</td>
<td>EDCIDR1</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF8</td>
<td>EDCIDR2</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFFC</td>
<td>EDCIDR3</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
</tbody>
</table>

### Table K2-5 External debug interface access permissions, CoreSight registers (CTI)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Conditions (priority left to right)</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xF00</td>
<td>CTIITCTRL</td>
<td>IMP DEF IMPLEMENTATION DEFINED</td>
<td>IMP DEF RO/WI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xF04-0xF8C</td>
<td>Reserved</td>
<td>Debug</td>
<td>- - -</td>
<td>RES0</td>
<td>-</td>
</tr>
<tr>
<td>0xFA0</td>
<td>CTICLAIMSET</td>
<td>Debug</td>
<td>- - -</td>
<td>RW (SE) RO</td>
<td></td>
</tr>
<tr>
<td>0xFA4</td>
<td>CTICLAIMCLR</td>
<td>Debug</td>
<td>- - -</td>
<td>RW (SE) RO</td>
<td></td>
</tr>
<tr>
<td>0xFA8</td>
<td>CTEXEVAFF0</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFAC</td>
<td>CTEXEVAFF1</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFB0</td>
<td>CTILAR</td>
<td>Debug</td>
<td>- - -</td>
<td>WO (SE) -</td>
<td></td>
</tr>
<tr>
<td>0xFB4</td>
<td>CTILSR</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFB8</td>
<td>CTIAUTHSTATUS</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xF8C</td>
<td>CTEXEVAUNCH</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFC0</td>
<td>CTIDEVID</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFC4</td>
<td>CTIDEVID1</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFC8</td>
<td>CTIDEV</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFD0</td>
<td>CTIDETF</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFD0</td>
<td>CTIDETYP</td>
<td>Debug</td>
<td>- - -</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFD0-0xFD4</td>
<td>Reserved</td>
<td>Debug</td>
<td>- - -</td>
<td>RES0</td>
<td>-</td>
</tr>
</tbody>
</table>
### Table K2-5 External debug interface access permissions, CoreSight registers (CTI) (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Conditions (priority left to right)</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFE0</td>
<td>CTIPIDR0</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFE4</td>
<td>CTIPIDR1</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFE8</td>
<td>CTIPIDR2</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFEC</td>
<td>CTIPIDR3</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF0</td>
<td>CTICIDR0</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF4</td>
<td>CTICIDR1</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF8</td>
<td>CTICIDR2</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFFC</td>
<td>CTICIDR3</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
</tbody>
</table>

### Table K2-6 External debug interface access permissions, CoreSight registers (PMU)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Domain</th>
<th>Conditions (priority left to right)</th>
<th>Default</th>
<th>SLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xF00</td>
<td>PMITCTRL</td>
<td>IMP DEF</td>
<td>IMPLEMENTATION DEFINED</td>
<td>RO/WI</td>
<td></td>
</tr>
<tr>
<td>0xF04-0xFA4</td>
<td>Reserved</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RES0</td>
<td>-</td>
</tr>
<tr>
<td>0xFA8</td>
<td>PMDEVAFF0</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFAC</td>
<td>PMDEVAFF1</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFB0</td>
<td>PMLAR</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>WO (SE)</td>
<td>-</td>
</tr>
<tr>
<td>0xFB4</td>
<td>PMLSR</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFB8</td>
<td>PMAUTHSTATUS</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFB0</td>
<td>PMDEVARCH</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFC0-0xFC8</td>
<td>Reserved</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RES0</td>
<td>-</td>
</tr>
<tr>
<td>0xFC0</td>
<td>PMDEVTYPE</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFD0</td>
<td>PMPIDR4</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFD4-0xFD8</td>
<td>Reserved</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RES0</td>
<td>-</td>
</tr>
<tr>
<td>0xFE0</td>
<td>PMPIDR0</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFE4</td>
<td>PMPIDR1</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFE8</td>
<td>PMPIDR2</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFEC</td>
<td>PMPIDR3</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
<tr>
<td>0xFF0</td>
<td>PMCIDR0</td>
<td>Debug</td>
<td>Off DLK OSLK</td>
<td>RO</td>
<td>-</td>
</tr>
</tbody>
</table>
Table K2-7 Management register resets

<table>
<thead>
<tr>
<th>Register</th>
<th>Reset domain</th>
<th>Field</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTIITCTRL</td>
<td>IMPLEMENTATION DEFINED</td>
<td>IME</td>
<td>0</td>
<td>Integration mode enable</td>
</tr>
<tr>
<td>EDITCTRL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMITCTRL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>Cold reset</td>
<td>CLAIM</td>
<td>0x00</td>
<td>CLAIM tags</td>
</tr>
<tr>
<td>CTICLEAIMCLR</td>
<td>External debug</td>
<td>CLAIM</td>
<td>0x00000000</td>
<td></td>
</tr>
<tr>
<td>CTILSR</td>
<td>External debug</td>
<td>SLK</td>
<td>1</td>
<td>Software Lock</td>
</tr>
<tr>
<td>EDLSR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMLS</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a. Only if the OPTIONAL Software Lock is implemented

K2.4.4 About the Peripheral identification scheme

The Peripheral Identification scheme provides the standard information required by all components that conform to the ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2, that implements the CoreSight identification scheme. They identify a peripheral in a particular namespace. For more information, see the ARM® CoreSight™ v2.0 Architecture Specification.

Table K2-8 on page K2-5505 lists the Peripheral ID Registers that make up the Peripheral Identification scheme for each component.
Figure K2-2 shows the register field allocation scheme for the Peripheral ID Registers.

### Table K2-8 Peripheral Identification Registers

<table>
<thead>
<tr>
<th>Register offset</th>
<th>Description</th>
<th>External Debug</th>
<th>CTI</th>
<th>Performance Monitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFD0</td>
<td>Peripheral ID4</td>
<td>EDPIDR4</td>
<td>CTIPIDR4</td>
<td>PMPIDR4</td>
</tr>
<tr>
<td>0xFD4</td>
<td>Reserved for Peripheral ID5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0xFD8</td>
<td>Reserved for Peripheral ID6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0xFDc</td>
<td>Reserved for Peripheral ID7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0xFE0</td>
<td>Peripheral ID0</td>
<td>EDPIDR0</td>
<td>CTIPIDR0</td>
<td>PMPIDR0</td>
</tr>
<tr>
<td>0xFE4</td>
<td>Peripheral ID1</td>
<td>EDPIDR1</td>
<td>CTIPIDR1</td>
<td>PMPIDR1</td>
</tr>
<tr>
<td>0xFE8</td>
<td>Peripheral ID2</td>
<td>EDPIDR2</td>
<td>CTIPIDR2</td>
<td>PMPIDR2</td>
</tr>
<tr>
<td>0xFEC</td>
<td>Peripheral ID3</td>
<td>EDPIDR3</td>
<td>CTIPIDR3</td>
<td>PMPIDR3</td>
</tr>
</tbody>
</table>

Software can consider the eight Peripheral ID Registers as defining a single 64-bit Peripheral ID, as shown in Figure K2-3.

Figure K2-3 shows the fields in the 64-bit Peripheral ID value, and includes the field values for fields that:

- Have fixed values, including the bits that are reserved.
- Have fixed values in an implementation that is designed by ARM.

For more information about the fields and their values see Table K2-9 on page K2-5506.

Figure K2-4 Peripheral ID fields, with values for a implementation designed by ARM
Table K2-9 shows the fields in the Peripheral ID.

### Table K2-9 Fields in the Peripheral Identification Registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Size</th>
<th>Description</th>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>4KB count</td>
<td>4 bits</td>
<td>Log2 of the number of 4KB blocks occupied by the implementation.</td>
<td>EDPIDR4, CTIPIDR4, PMPIDR4</td>
</tr>
<tr>
<td>JEP106 code</td>
<td>4+7 bits</td>
<td>Identifies the designer of the implementation. This value consists of:</td>
<td>EDPIDR1, EDPIDR2, EDPIDR4, CTIPIDR1, CTIPIDR2, CTIPIDR4, PMPIDR1, PMPIDR2, PMPIDR4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• A 4-bit continuation code, also described as the bank number.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>• A 7-bit identification code.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>For implementations designed by ARM, the continuation code is 0x4, indicating bank 5, and the identity code is 0x3B.</td>
<td></td>
</tr>
<tr>
<td>RevAnd</td>
<td>4 bits</td>
<td>Manufacturing revision number. Indicates a late modification to the implementation, usually as a result of an <em>Engineering Change Order</em> (ECO). This field starts at 0x0 and is incremented by the integrated circuit manufacturer on metal fixes.</td>
<td>EDPIDR3, CTIPIDR3, PMPIDR3</td>
</tr>
<tr>
<td>Customer modified</td>
<td>4 bits</td>
<td>Indicates an endorsed modification to the implementation. If the system designer cannot modify the implementation supplied by the implementation designer then this field is RES0.</td>
<td>EDPIDR3, CTIPIDR3, PMPIDR3</td>
</tr>
<tr>
<td>Revision</td>
<td>4 bits</td>
<td>Revision number for the implementation. Starts at 0x0 and increments by 1 at both major and minor revisions.</td>
<td>EDPIDR2, CTIPIDR2, PMPIDR2</td>
</tr>
<tr>
<td>Uses JEP106 ID code</td>
<td>1 bit</td>
<td>This bit is set to 1 when a JEP106 identification code is used. This bit must be 1 on all ARMv8 implementations.</td>
<td>EDPIDR2, CTIPIDR2, PMPIDR2</td>
</tr>
<tr>
<td>Part number</td>
<td>12 bits</td>
<td>Part number for the implementation. Each organization designing to the ARM Debug architecture specification keeps its own part number list.</td>
<td>EDPIDR0, EDPIDR1, CTIPIDR0, CTIPIDR1, PMPIDR0, PMPIDR1</td>
</tr>
</tbody>
</table>

A component is identified uniquely by the combination of the following fields:

- JEP106 continuation code.
- JEP106 identity code.
- Part number.
- Revision.
- Customer Modified.
- RevAnd.

For components with a *Component class* of 0x9, Debug component, indicated by the Component Identification Registers, multiple components can have the same Part number, provided each component has a different CoreSight *Device type*. However, ARM strongly recommends that each device has a unique Part number. For more information:

- About the Component Identification Registers, see *About the Component Identification scheme on page K2-5507*.
- About the CoreSight Device type, see EDDEVTYPE, CTIDEVTYPE, or PMDEVTYPE.
- About CoreSight components and their identification, see the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*.
Allocating revisions and part numbers

Within the Peripheral Identification registers, the allocation of major and minor revisions, part numbers, and customer-modified fields is IMPLEMENTATION DEFINED, with the following set of restrictions so that:

- The **REVISION** field must increase monotonically with revisions.

  **Note**
  
  ARM recommends that the **REVISION** field is updated for each update to the RTL, regardless of whether this is a major or minor update.

- The **REV AND** field should increase monotonically with revisions.

  **Note**
  
  ARM recommends that the **REV AND** field is used only for post-release changes. For example, those due to engineering change order (ECO) fixes related to the debug component of the processor.

- The **PART** field must have a degree of uniqueness:
  - Two component designs can have the same part number so long as they are sub-components of the same part and the programmers’ model for the part has the means to disambiguate sub-components.
  - Otherwise, two component designs must have unique part numbers.

The **DEVARCH** (if implemented) or **DEVTYPE** (otherwise) register provides the means to disambiguate sub-components of the Debug Architecture.

A ROM table has no **DEVTYPE** or **DEVARCH** register. However, if it is the only CLASS 0x1 component in a processor cluster, it can still be disambiguated.

Multiple instances of the same component design have the same part number.

### K2.4.5 About the Component Identification scheme

The Component Identification Registers identify the processor as an ARM Debug Interface v5 component. For more information, see the **ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2** and the **ARM® CoreSight™ v2.0 Architecture Specification**.

The Component Identification Registers occupy the last four words of the 4KB block of debug registers.

**Table K2-10 Component Identification Registers**

<table>
<thead>
<tr>
<th>Register offset</th>
<th>Description</th>
<th>External debug</th>
<th>CTI</th>
<th>Performance Monitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFF0</td>
<td>Component ID0 EDCIDR0</td>
<td>CTICIDR0</td>
<td>PMCIDR0</td>
<td></td>
</tr>
<tr>
<td>0xFF0</td>
<td>Component ID1 EDCIDR1</td>
<td>CTICIDR1</td>
<td>PMCIDR1</td>
<td></td>
</tr>
<tr>
<td>0xFF0</td>
<td>Component ID2 EDCIDR2</td>
<td>CTICIDR2</td>
<td>PMCIDR2</td>
<td></td>
</tr>
<tr>
<td>0xFF0</td>
<td>Component ID3 EDCIDR3</td>
<td>CTICIDR3</td>
<td>PMCIDR3</td>
<td></td>
</tr>
</tbody>
</table>

Figure K2-5 shows the register field allocation scheme for the Component ID Registers.

![Component ID Register format](image)

Software can consider the eight Component ID Registers as defining a single 32-bit Component ID, as shown in Figure K2-6 on page K2-5508.
Figure K2-6 Mapping between Component ID Registers and a 32-bit Component ID Value
Appendix K3
Recommendations for Performance Monitors Event Numbers for IMPLEMENTATION DEFINED Events

This appendix describes the ARM recommendations for the use of the IMPLEMENTATION DEFINED event numbers. It contains the following sections:

• ARM recommendations for IMPLEMENTATION DEFINED event numbers on page K3-5510.
• Summary of events for exceptions taken to an Exception level using AArch64 on page K3-5524.
K3.1 ARM recommendations for IMPLEMENTATION DEFINED event numbers

These are the ARM recommendations for the use of the IMPLEMENTATION DEFINED event numbers. ARM does not define these events as rigorously as those in the architectural and microarchitectural event lists, and an implementation might:

- Modify the definition of an event to better correspond to the implementation.
- Not use some, or many, of these event numbers.

Table K3-1 lists the PMU IMPLEMENTATION DEFINED event numbers in event number order.

<table>
<thead>
<tr>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x040</td>
<td>L1D_CACHE_RD</td>
<td>Attributable Level 1 data cache access, read</td>
</tr>
<tr>
<td>0x042</td>
<td>L1D_CACHE_WR</td>
<td>Attributable Level 1 data cache access, write</td>
</tr>
<tr>
<td>0x043</td>
<td>L1D_CACHE_REFILL_RDa</td>
<td>Attributable Level 1 data cache refill, read</td>
</tr>
<tr>
<td>0x044</td>
<td>L1D_CACHE_REFILL_WRa</td>
<td>Attributable Level 1 data cache refill, write</td>
</tr>
<tr>
<td>0x045</td>
<td>L1D_CACHE_REFILL_INNER</td>
<td>Attributable Level 1 data cache refill, inner</td>
</tr>
<tr>
<td>0x046</td>
<td>L1D_CACHE_INVAL</td>
<td>Attributable Level 1 data cache invalidate</td>
</tr>
<tr>
<td>0x049-0x04b</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x04c</td>
<td>L1D_TLB_REFILL_RDa</td>
<td>Attributable Level 1 data TLB refill, read</td>
</tr>
<tr>
<td>0x04d</td>
<td>L1D_TLB_REFILL_WRa</td>
<td>Attributable Level 1 data TLB refill, write</td>
</tr>
<tr>
<td>0x04e</td>
<td>L1D_TLB_RD</td>
<td>Attributable Level 1 data or unified TLB access, read</td>
</tr>
<tr>
<td>0x04f</td>
<td>L1D_TLB_WR</td>
<td>Attributable Level 1 data or unified TLB access, write</td>
</tr>
<tr>
<td>0x050</td>
<td>L2D_CACHE_RD</td>
<td>Attributable Level 2 data cache access, read</td>
</tr>
<tr>
<td>0x051</td>
<td>L2D_CACHE_WR</td>
<td>Attributable Level 2 data cache access, write</td>
</tr>
<tr>
<td>0x052</td>
<td>L2D_CACHE_REFILL_RDa</td>
<td>Attributable Level 2 data cache refill, read</td>
</tr>
<tr>
<td>0x053</td>
<td>L2D_CACHE_REFILL_WRa</td>
<td>Attributable Level 2 data cache refill, write</td>
</tr>
<tr>
<td>0x054-0x055</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x056</td>
<td>L2D_CACHE_INVAL</td>
<td>Attributable Level 2 data cache invalidate</td>
</tr>
<tr>
<td>0x057</td>
<td>L2D_CACHE_INVAL</td>
<td>Attributable Level 2 data cache invalidate</td>
</tr>
<tr>
<td>0x059-0x05b</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x05c</td>
<td>L2D_TLB_REFILL_RDa</td>
<td>Attributable Level 2 data or unified TLB refill, read</td>
</tr>
<tr>
<td>0x05d</td>
<td>L2D_TLB_REFILL_WRa</td>
<td>Attributable Level 2 data or unified TLB refill, write</td>
</tr>
</tbody>
</table>
### Table K3-1 PMU IMPLEMENTATION DEFINED event numbers (continued)

<table>
<thead>
<tr>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x05E</td>
<td>L2D_TLB_RD</td>
<td>Attributable Level 2 data or unified TLB access, read</td>
</tr>
<tr>
<td>0x05F</td>
<td>L2D_TLB_WR</td>
<td>Attributable Level 2 data or unified TLB access, write</td>
</tr>
<tr>
<td>0x060</td>
<td>BUS_ACCESS_RD</td>
<td>Bus access, read</td>
</tr>
<tr>
<td>0x061</td>
<td>BUS_ACCESS_WR</td>
<td>Bus access, write</td>
</tr>
<tr>
<td>0x062</td>
<td>BUS_ACCESS_SHARED</td>
<td>Bus access, Normal, Cacheable, Shareable</td>
</tr>
<tr>
<td>0x063</td>
<td>BUS_ACCESS_NOT_SHARED</td>
<td>Bus access, not Normal, Cacheable, Shareable</td>
</tr>
<tr>
<td>0x064</td>
<td>BUS_ACCESS_NORMAL</td>
<td>Bus access, normal</td>
</tr>
<tr>
<td>0x065</td>
<td>BUS_ACCESS_PERIPH</td>
<td>Bus access, peripheral</td>
</tr>
<tr>
<td>0x066</td>
<td>MEM_ACCESS_RD</td>
<td>Data memory access, read</td>
</tr>
<tr>
<td>0x067</td>
<td>MEM_ACCESS_WR</td>
<td>Data memory access, write</td>
</tr>
<tr>
<td>0x068</td>
<td>UNALIGNED_LD_SPEC</td>
<td>Unaligned access, read</td>
</tr>
<tr>
<td>0x069</td>
<td>UNALIGNED_ST_SPEC</td>
<td>Unaligned access, write</td>
</tr>
<tr>
<td>0x06A</td>
<td>UNALIGNED_LDST_SPEC</td>
<td>Unaligned access</td>
</tr>
<tr>
<td>0x06B</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x06C</td>
<td>LDREX_SPEC</td>
<td>Exclusive operation speculatively executed, LDREX or LDX</td>
</tr>
<tr>
<td>0x06D</td>
<td>STREX_PASS_SPEC</td>
<td>Exclusive operation speculatively executed, STREX or STX pass</td>
</tr>
<tr>
<td>0x06E</td>
<td>STREX_FAIL_SPEC</td>
<td>Exclusive operation speculatively executed, STREX or STX pass</td>
</tr>
<tr>
<td>0x06F</td>
<td>STREX_SPEC</td>
<td>Exclusive operation speculatively executed, STREX or STX</td>
</tr>
<tr>
<td>0x070</td>
<td>LD_SPEC</td>
<td>Operation speculatively executed, load</td>
</tr>
<tr>
<td>0x071</td>
<td>ST_SPEC</td>
<td>Operation speculatively executed, store</td>
</tr>
<tr>
<td>0x072</td>
<td>LDST_SPEC</td>
<td>Operation speculatively executed, load or store</td>
</tr>
<tr>
<td>0x073</td>
<td>DP_SPEC</td>
<td>Operation speculatively executed, integer data processing</td>
</tr>
<tr>
<td>0x074</td>
<td>ASE_SPEC</td>
<td>Operation speculatively executed, Advanced SIMD instruction</td>
</tr>
<tr>
<td>0x075</td>
<td>VFP_SPEC</td>
<td>Operation speculatively executed, floating-point instruction</td>
</tr>
<tr>
<td>0x076</td>
<td>PC_WRITE_SPEC</td>
<td>Operation speculatively executed, software change of the PC</td>
</tr>
<tr>
<td>0x077</td>
<td>CRYPTO_SPEC</td>
<td>Operation speculatively executed, Cryptographic instruction</td>
</tr>
<tr>
<td>0x078</td>
<td>BR_IMMED_SPEC</td>
<td>Branch speculatively executed, immediate branch</td>
</tr>
<tr>
<td>0x079</td>
<td>BR_RETURN_SPEC</td>
<td>Branch speculatively executed, procedure return</td>
</tr>
<tr>
<td>0x07A</td>
<td>BR_INDIRECT_SPEC</td>
<td>Branch speculatively executed, indirect branch</td>
</tr>
<tr>
<td>0x07B</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x07C</td>
<td>ISB_SPEC</td>
<td>Barrier speculatively executed, ISB</td>
</tr>
<tr>
<td>0x07D</td>
<td>DSB_SPEC</td>
<td>Barrier speculatively executed, DSB</td>
</tr>
<tr>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>-------------</td>
<td>----------------</td>
<td>-------------</td>
</tr>
<tr>
<td>0x07E</td>
<td>DMB_SPEC</td>
<td>Barrier speculatively executed, DMB</td>
</tr>
<tr>
<td>0x07F-0x080</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x081</td>
<td>EXC_UNDEF</td>
<td>Exception taken, Other synchronous</td>
</tr>
<tr>
<td>0x082</td>
<td>EXC_SVC</td>
<td>Exception taken, Supervisor Call</td>
</tr>
<tr>
<td>0x083</td>
<td>EXC_PABORT</td>
<td>Exception taken, Instruction Abort</td>
</tr>
<tr>
<td>0x084</td>
<td>EXC_DABORT</td>
<td>Exception taken, Data Abort and SError</td>
</tr>
<tr>
<td>0x085</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x086</td>
<td>EXC_IRQ</td>
<td>Exception taken, IRQ</td>
</tr>
<tr>
<td>0x087</td>
<td>EXC_FIQ</td>
<td>Exception taken, FIQ</td>
</tr>
<tr>
<td>0x088</td>
<td>EXC_SMC</td>
<td>Exception taken, Secure Monitor Call</td>
</tr>
<tr>
<td>0x089</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x08A</td>
<td>EXC_HVC</td>
<td>Exception taken, Hypervisor Call</td>
</tr>
<tr>
<td>0x08B</td>
<td>EXC_TRAP_PABORT</td>
<td>Exception taken, Instruction Abort not taken locally^b</td>
</tr>
<tr>
<td>0x08C</td>
<td>EXC_TRAP_DABORT</td>
<td>Exception taken, Data Abort or SError not taken locally^b</td>
</tr>
<tr>
<td>0x08D</td>
<td>EXC_TRAP_OTHER</td>
<td>Exception taken, Other traps not taken locally^b</td>
</tr>
<tr>
<td>0x08E</td>
<td>EXC_TRAP_IRQ</td>
<td>Exception taken, IRQ not taken locally^b</td>
</tr>
<tr>
<td>0x08F</td>
<td>EXC_TRAP_FIQ</td>
<td>Exception taken, FIQ not taken locally^b</td>
</tr>
<tr>
<td>0x090</td>
<td>RC_LD_SPEC</td>
<td>Release consistency operation speculatively executed, Load-Acquire</td>
</tr>
<tr>
<td>0x091</td>
<td>RC_ST_SPEC</td>
<td>Release consistency operation speculatively executed, Store-Release</td>
</tr>
<tr>
<td>0x092-0x09F</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A0</td>
<td>L3D_CACHE_RD</td>
<td>Attributable Level 3 data or unified cache access, read</td>
</tr>
<tr>
<td>0x0A1</td>
<td>L3D_CACHE_WR</td>
<td>Attributable Level 3 data or unified cache access, write</td>
</tr>
<tr>
<td>0x0A2</td>
<td>L3D_CACHE_REFILL_RD^a</td>
<td>Attributable Level 3 data or unified cache refill, read</td>
</tr>
<tr>
<td>0x0A3</td>
<td>L3D_CACHE_REFILL_WR^a</td>
<td>Attributable Level 3 data or unified cache refill, write</td>
</tr>
<tr>
<td>0x0A4-0x0A5</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A6</td>
<td>L3D_CACHE WB_VICTIM</td>
<td>Attributable Level 3 data or unified cache Write-Back, victim</td>
</tr>
<tr>
<td>0x0A7</td>
<td>L3D_CACHE WB_CLEAN</td>
<td>Attributable Level 3 data or unified cache Write-Back, cache clean</td>
</tr>
<tr>
<td>0x0A8</td>
<td>L3D_CACHE_INVAL</td>
<td>Attributable Level 3 data or unified cache access, invalidate</td>
</tr>
</tbody>
</table>

a. For more information, see Relationship between REFILL events and associated access events on page K3-5523.
b. In these definitions, an exception that is taken locally means an exception that is taken to the default Exception level, and is not routed to another Exception level. See Exception levels on page D1-1498 for more information.

0x0A0, L1D_CACHE_RD, Attributable Level 1 data cache access, read
This event is similar to Level 1 data cache access, L1D_CACHE, but the counter counts only memory-read operations that access at least the Level 1 data or unified cache.

0x041, L1D_CACHE_WR, Attributable Level 1 data cache access, write
This event is similar to Level 1 data cache access, L1D_CACHE, but the counter counts only memory-write operations that access at least the Level 1 data or unified cache.
The counter counts DC ZVA as a store instruction.

0x042, L1D_CACHE_REFILL_RD, Attributable Level 1 data cache refill, read
This event is similar to Level 1 data cache refill, L1D_CACHE_REFILL, but the counter counts only memory-read operations that cause a refill of at least the Level 1 data or unified cache.
See also Relationship between REFILL events and associated access events. on page K3-5523.

0x043, L1D_CACHE_REFILL_WR, Attributable Level 1 data cache refill, write
This event is similar to Level 1 data cache refill, L1D_CACHE_REFILL, but the counter counts only memory-write operations that cause a refill of at least the Level 1 data or unified cache.
The counter counts DC ZVA as a store instruction.
See also Relationship between REFILL events and associated access events. on page K3-5523.

0x044, L1D_CACHE_REFILL_INNER, Attributable Level 1 data cache refill, inner
This event is similar to Level 1 data cache refill, L1D_CACHE_REFILL, but the counter counts only memory-read and memory-write operations that generate refills satisfied by transfer from another cache inside of the immediate cluster.

--- Note ---
The boundary between inner and outer is IMPLEMENTATION DEFINED, and it is not necessarily linked to other similar boundaries, such as the boundary between Inner Cacheable and Outer Cacheable or the boundary between Inner Shareable and Outer Shareable.

0x045, L1D_CACHE_REFILL_OUTER, Attributable Level 1 data cache refill, outer
This event is similar to Level 1 data cache refill, L1D_CACHE_REFILL, but the counter counts only memory-read and memory-write operations that generate refills satisfied from outside of the immediate cluster.

0x046, L1D_CACHE_WB_VICTIM, Attributable Level 1 data cache Write-Back, victim
This event is similar to Level 1 data cache Write-Back, L1D_CACHE_WB, but the counter counts only Write-Backs that are a result of the line being allocated for an access made by the PE.
Write-Backs caused by the execution of a cache maintenance instruction are not counted.
It is IMPLEMENTATION DEFINED whether a write of a whole cache line that is not the result of the eviction of a line from the cache is counted. For example, this might occur if the PE detects streaming writes to memory and does not allocate lines to the cache, or as the result of a DC ZVA.

0x047, L1D_CACHE_WB_CLEAN, Level 1 data cache Write-Back, cleaning and coherency
This event is similar to Attributable Level 1 data cache Write-Back, L1D_CACHE_WB, but the counter counts only Write-Backs that are a result of a coherency operation made by another PE or are caused by the execution of a cache maintenance instruction. Whether Write-Backs caused by the execution of a cache maintenance instruction are counted is IMPLEMENTATION DEFINED.
If a coherency request from a requestor outside the PE results in a Write-Back, it is an Unattributable event.

--- Note ---
The transfer of a dirty cache line from the Level 1 data cache of this PE to the Level 1 data cache of another PE due to a hardware coherency operation is not counted unless the dirty cache line is also written back to a Level 2 cache or memory.
**0x048, L1D_CACHE_INVAL, Attributable Level 1 data cache invalidate**

The counter counts each invalidation of a cache line in the Level 1 data or unified cache.

The counter does not count events:

- If a cache refill invalidates a line.
- For locally-executed cache maintenance instructions that operate by set/way.

If a coherency request from a requestor outside the PE results in a Write-Back, it is an Unattributable event.

**0x04C, L1D_TLB_REFILL_RD, Attributable Level 1 data TLB refill, read**

This event is similar to Level 1 data TLB refill, L1D_TLB_REFILL, but the counter counts only memory-read operations that cause a data TLB refill of a least the Level 1 data or unified TLB.

See also *Relationship between REFILL events and associated access events.* on page K3-5523.

**0x04D, L1D_TLB_REFILL_WR, Attributable Level 1 data TLB refill, write**

This event is similar to Level 1 data TLB refill, L1D_TLB_REFILL, but the counter counts only memory-write operations that cause a data TLB refill of a least the Level 1 data or unified TLB.

The counter counts DC ZVA as a store instruction.

See also *Relationship between REFILL events and associated access events.* on page K3-5523.

**0x04E, L1D_TLB_RD, Attributable Level 1 data or unified TLB access, read**

This event is similar to Level 1 data or unified TLB access, L1D_TLB, but the counter counts only memory-read operations that cause a TLB access to at least the Level 1 data or unified TLB.

**0x04F, L1D_TLB_WR, Attributable Level 1 data or unified TLB access, write**

This event is similar to Level 1 data or unified TLB access, L1D_TLB, but the counter counts only memory-write operations that cause a TLB access to at least the Level 1 data or unified TLB.

The counter counts DC ZVA as a store instruction.

See also *Relationship between REFILL events and associated access events.* on page K3-5523.

**0x050, L2D_CACHE_RD, Attributable Level 2 data cache access, read**

This event is similar to Attributable Level 2 data cache access, L2D_CACHE, but the counter counts only memory-read operations that access at least the Level 2 data or unified cache.

**0x051, L2D_CACHE_WR, Attributable Level 2 data cache access, write**

This event is similar to Attributable Level 2 data cache access, L2D_CACHE, but the counter counts only memory-write operations that access at least the Level 2 data or unified cache.

The counter counts DC ZVA as a store instruction.

**0x052, L2D_CACHE_REFILL_RD, Attributable Level 2 data cache refill, read**

This event is similar to Attributable Level 2 data cache refill, L2D_CACHE_REFILL, but the counter counts only memory-read operations that cause a refill of at least the Level 2 data or unified cache.

See also *Relationship between REFILL events and associated access events.* on page K3-5523.

**0x053, L2D_CACHE_REFILL_WR, Attributable Level 2 data cache refill, write**

This event is similar to Attributable Level 2 data cache refill, L2D_CACHE_REFILL, but the counter counts only memory-write operations that cause a refill of at least the Level 2 data or unified cache.

The counter counts DC ZVA as a store instruction.

See also *Relationship between REFILL events and associated access events.* on page K3-5523.

**0x056, L2D_CACHE_WB_VICTIM, Attributable Level 2 data cache Write-Back, victim**

This event is similar to Attributable Level 2 data cache Write-Back, L2D_CACHE_WB, but the counter counts only Write-Backs that are a result of the line being allocated for an access made by the PE.

Write-Backs caused by the execution of a cache maintenance instruction are not counted.
It is IMPLEMENTATION DEFINED whether a write of a whole cache line that is not the result of the eviction of a line from the cache is counted. For example, this might occur if the PE detects streaming writes to memory and does not allocate lines to the cache, or as the result of a DC ZVA.

0x057, L2D_CACHE_WB_CLEAN, Level 2 data cache Write-Back, cleaning and coherency

This event is similar to Attributable Level 2 data cache Write-Back, L2D_CACHE_WB, but the counter counts only Write-Backs that are a result of a coherency operation made by another PE or are caused by the execution of a cache maintenance instruction. Whether Write-Backs caused by the execution of a cache maintenance instruction are counted as IMPLEMENTATION DEFINED.

Note

The transfer of a dirty cache line from the Level 2 data cache of this PE to the Level 2 data cache of another PE due to a hardware coherency operation is not counted unless the dirty cache line is also written back to a Level 3 cache or memory.

If a coherency request from a requestor outside the PE results in a Write-Back, it is an Unattributable event.

0x058, L2D_CACHE_INV, Attributable Level 2 data cache invalidate

The counter counts each invalidation of a cache line in the Level 2 data or unified cache.

The counter does not count events:

- If a cache refill invalidates a line.
- For locally executed cache maintenance instructions that operate by set/way.

Note

Software that uses this event must know whether the Level 2 data cache is shared with other PEs. This event does not follow the general rule of Level 2 data cache events of only counting events that directly affect this PE.

If a coherency request from a requestor outside the PE results in a Write-Back, it is an Unattributable event.

0x05C, L2D_TLB_REFILL_RD, Attributable Level 2 data or unified TLB refill, read

This event is similar to Attributable Level 2 data or unified TLB refill, L2D_TLB_REFILL, but the counter counts only Attributable memory read operations that cause a TLB refill of at least the Level 2 data or unified TLB. See also Relationship between REFILL events and associated access events. on page K3-5523.

0x05D, L2D_TLB_REFILL_WR, Attributable Level 2 data or unified TLB refill, write

This event is similar to Attributable Level 2 data or unified TLB refill, L2D_TLB_REFILL, but the counter counts only Attributable memory write operations that cause a TLB refill of at least the Level 2 data or unified TLB. See also Relationship between REFILL events and associated access events. on page K3-5523.

0x05E, L2D_TLB_RD, Attributable Level 2 data or unified TLB access, read

This event is similar to Attributable Level 2 data or unified TLB access, L2D_TLB, but the counter counts only Attributable memory read operations that cause a TLB access to at least the Level 2 data or unified TLB.

0x05F, L2D_TLB_WR, Attributable Level 2 data or unified TLB access, write

This event is similar to Attributable Level 2 data or unified TLB access, L2D_TLB, but the counter counts only Attributable memory write operations that cause a TLB access to at least the Level 2 data or unified TLB.

0x060, BUS_ACCESS_RD, Bus access, read

This event is similar to Bus access, BUS_ACCESS, but the counter counts only memory-read operations that access outside the boundary of the PE and its closely-coupled caches.
0x061, BUS_ACCESS_WR, Bus access, write

This event is similar to Bus access, BUS_ACCESS, but the counter counts only memory-write operations that access outside the boundary of the PE and its closely-coupled caches.

0x062, BUS_ACCESS_SHARED, Bus access, Normal, Cacheable, Shareable

This event is similar to Bus access, BUS_ACCESS, but the counter counts only memory-read and memory-write operations that make Normal, Cacheable, Shareable accesses outside the boundary of the PE and its closely-coupled caches.

Note

It is IMPLEMENTATION DEFINED how the PE translates the attributes from the translation table entry for a region to the attributes on the bus.

In particular, a region of memory designated as Normal, Cacheable, Inner Shareable, Not Outer Shareable by a translation table entry, might be marked as either shareable or Non-shareable at the boundary of the PE and its closely-coupled caches. This depends on where the IMPLEMENTATION DEFINED boundary lies, between Inner and Outer Shareable.

If the Inner Shareable extends beyond the PE boundary, and the bus indicates the distinction between Inner and Outer Shareable, then either is counted as shareable for the purposes of defining this event.

0x063, BUS_ACCESS_NOT_SHARED, Bus access, not Normal, Cacheable, Shareable

This event is similar to Bus access, BUS_ACCESS, but the counter counts only memory-read and memory-write operations that make accesses outside the boundary of the PE and its closely-coupled caches that are not Normal, Cacheable, Shareable. For example, the counter counts accesses marked as:

- Normal, Cacheable, Non-shareable.
- Normal, Non-cacheable.
- Device.

Note

It is IMPLEMENTATION DEFINED, how the PE translates the attributes from the translation table entries for a region to the attributes on the bus.

In particular, a region of memory designated as Normal, Cacheable, Inner Shareable, Not Outer Shareable by a translation table entry, might be marked as either shareable or Non-shareable at the boundary of the PE and its closely-coupled caches. This depends on where the IMPLEMENTATION DEFINED boundary lies, between Inner and Outer Shareable.

If the Inner Shareable extends beyond the PE boundary, and the bus indicates the distinction between Inner and Outer Shareable, then either is counted as shareable for the purposes of defining this event.

0x064, BUS_ACCESS_NORMAL, Bus access, normal

This event is similar to Bus access, BUS_ACCESS, but the counter counts only memory-read and memory-write operations that make Normal accesses outside the boundary of the PE and its closely-coupled caches. For example, the counter counts Normal, Cacheable and Normal, Non-cacheable accesses but does not count Device accesses.

0x065, BUS_ACCESS_PERIPH, Bus access, peripheral

This event is similar to Bus access, BUS_ACCESS, but the counter counts only memory-read and memory-write operations that make Device accesses outside the boundary of the PE and its closely-coupled caches.

0x066, MEM_ACCESS_RD, Data memory access, read

This event is similar to Data memory access, MEM_ACCESS, but the counter counts only memory-read operations that the PE made.
0x067, **MEM_ACCESS_WR**, Data memory access, write

This event is similar to Data memory access, **MEM_ACCESS**, but the counter counts only memory-write operations made by the PE.

0x068, **UNALIGNED_LD_SPEC**, Unaligned access, read

This event is similar to Data memory access, **MEM_ACCESS**, but the counter counts only unaligned memory-read operations that the PE made. It also counts unaligned accesses if they are subsequently transposed into multiple aligned accesses.

0x069, **UNALIGNED_ST_SPEC**, Unaligned access, write

This event is similar to Data memory access, **MEM_ACCESS**, but the counter counts only unaligned memory-read operations that the PE made. It also counts unaligned accesses if they are subsequently transposed into multiple aligned accesses.

0x06A, **UNALIGNED_LDST_SPEC**, Unaligned access

This event is similar to Data memory access, **MEM_ACCESS**, but the counter counts only unaligned memory-read operations and unaligned memory-write operations that the PE made. It also counts unaligned accesses if they are subsequently transposed into multiple aligned accesses.

0x06C, **LDREX_SPEC**, Exclusive operation speculatively executed, Load-Exclusive

The counter counts Load-Exclusive instructions speculatively executed.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x06D, **STREX_PASS_SPEC**, Exclusive operation speculatively executed, Store-Exclusive pass

The counter counts Store-Exclusive instructions speculatively executed that completed a write.

The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the **LDREX_SPEC** event.

0x06E, **STREX_FAIL_SPEC**, Exclusive operation speculatively executed, Store-Exclusive fail

The counter counts Store-Exclusive instructions speculatively executed that fail to complete a write. It is within the IMPLEMENTATION DEFINED definition of speculatively executed whether this includes conditional instructions that fail the condition code check.

The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the **LDREX_SPEC** event.

0x06F, **STREX_SPEC**, Exclusive operation speculatively executed, Store-Exclusive

The counter counts Store-Exclusive instructions speculatively executed.

The definition of speculatively executed is IMPLEMENTATION DEFINED but it must be the same as for the **LDREX_SPEC** event.

ARM recommends that this event is implemented if it is not possible to implement the exclusive operation speculatively executed, Store-Exclusive pass, and exclusive operation speculatively executed, Store-Exclusive fail, events with the same degree of speculation as the **LDREX_SPEC** event.

0x070, **LD_SPEC**, Operation speculatively executed, load

This event is similar to Operation speculatively executed, **INST_SPEC**, but the counter counts only memory-reading instructions, as defined by the **LD_RETIRED** event.

The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the **INST_SPEC** event.
0x071, ST_SPEC, Operation speculatively executed, store
This event is similar to Operation speculatively executed, INST_SPEC, but the counter counts only memory-writing instructions, as defined by the ST_RETIRED event.
The counter counts DC ZVA as a store operation.
The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the INST_SPEC event.

0x072, LDST_SPEC, Operation speculatively executed, load or store
This event is similar to Operation speculatively executed, INST_SPEC, but the counter counts only memory-reading instructions and memory-writing instructions, as defined by the LD_RETIRED and ST_RETIRED events.
The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the INST_SPEC event.

0x073, DP_SPEC, Operation speculatively executed, integer data processing
This event is similar to Operation speculatively executed, INST_SPEC, but counts only integer data-processing instructions. It counts the following operations that operate on the general-purpose registers:

• In AArch64 state, Data processing - immediate on page C3-158 and Data processing - register on page C3-163.
• In AArch32 state, Data-processing instructions on page F1-2372.

This includes MOV and MVN operations.

This event also counts the following miscellaneous instructions:

• In AArch64 state, System register instructions on page C3-144, System instructions on page C3-144, and Hint instructions on page C3-145.
• In AArch32 state, PSTATE and banked register access instructions on page F1-2380, Banked register access instructions on page F1-2380, Miscellaneous instructions on page F1-2385, other than 158 and preloads, and System register access instructions on page F1-2387, other than LDC and STC instructions.

If the preload instructions PRFM, PLD, PLDw, and PLT, do not count as memory-reading instructions then they must count as integer data-processing instructions.
If ISBs do not count as software change of the PC then they must count as integer data-processing instructions.

The definition of speculatively executed is IMPLEMENTATION DEFINED, but must be the same as for the INST_SPEC event.

It is IMPLEMENTATION DEFINED whether the following instructions are counted as integer data-processing operations, SIMD operations, or floating-point operations, but ARM recommends that the instructions are all counted as integer data-processing operations:

• For AArch64 state, from the A64 floating-point convert to integer class, operations that move a value between a general-purpose register and a SIMD and floating-point register without type conversion:
  — FMOV (general).

• For AArch64 state, from the SIMD Move group, operations that move a values between a general-purpose register and an element or elements in a SIMD and floating-point register:
  — DUP (general).
  — SMOV.
  — UMOV.
  — INS (general).
• For AArch32 state:
  — VDUP (general-purpose register) and all VMOV instructions that transfer data between a
general-purpose register and a SIMD and floating-point register.
  — VMRS.
  — VWSR.

0x074, ASE_SPEC, Operation speculatively executed, Advanced SIMD

This event is similar to Operation speculatively executed, INST_SPEC, but the counter counts only
Advanced SIMD data-processing instructions, see:
• For AArch64 state, the SIMD operations listed in Data processing - SIMD and floating-point
  on page C3-171.
• For AArch32 state, Advanced SIMD data-processing instructions on page F1-2391.
This includes all operations that operate on the SIMD and floating-point registers, except those that are counted as:
• Integer data-processing operations.
• Floating-point data-processing operations.
• Memory-reading operations.
• Memory-writing operations.
• Cryptographic operations other than PMULL, in AArch64 state.
• VMULL, in AArch32 state.
Advanced SIMD scalar operations are counted as Advanced SIMD operations, including those
which operate on floating-point values. In AArch64 state, PMULL, and in AArch32 state, VMULL are
counted as Advanced SIMD operations.
The definition of speculatively executed is IMPLEMENTATION DEFINED, but must be the same as for
the INST_SPEC event.

0x075, VFP_SPEC, Operation speculatively executed, floating-point

This event is similar to Operation speculatively executed, INST_SPEC, but the counter counts only
floating-point data-processing instructions, see:
• In AArch64 state, only the scalar floating-point operations listed in Data processing - SIMD
  and floating-point on page C3-171.

       — Note

This event does not count the SIMD floating-point operations listed in Data processing - SIMD
and floating-point on page C3-171.

• In AArch32 state, Floating-point data-processing instructions on page F1-2399.
This includes all operations that operate on the SIMD and floating-point registers as floating-point
values, except for SIMD scalar operations and those that are counted as one of:
• Integer data processing.
• Memory-reading operations.
• Memory-writing operations.
The following instructions that take both an integer register and a floating-point register argument
and perform a type conversion (to/from integer or to/from fixed-point), are counted as floating-point
data-processing operations:
• In AArch64 state, FCVT{<mode>}, UCVT, and SCVT.
• In AArch32 state, VCVT{<mode>}(floating-point), VCVT, VCVTT, and VCVTB.
The definition of speculatively executed is IMPLEMENTATION DEFINED, but must be the same as for
the INST_SPEC event.
Appendix K3 Recommendations for Performance Monitors Event Numbers for IMPLEMENTATION DEFINED Events
K3.1 ARM recommendations for IMPLEMENTATION DEFINED event numbers

0x076, **PC_WRITE_SPEC**, Operation speculatively executed, software change of the PC

This event is similar to Operation speculatively executed, **INST_SPEC**, but the counter counts only software changes of the PC. Defined by the instruction architecturally executed, condition code check pass, software change of the PC event, see Common event numbers on page D5-1852.

The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the **INST_SPEC** event.

See also **PC_WRITE_RETIRED**.

0x077, **CRYPTO_SPEC**, Operation speculatively executed, Cryptographic instruction

This event is similar to Operation speculatively executed, **INST_SPEC**, but the counter counts only Cryptographic instructions, except PMULL and VMULL, see The Cryptographic Extension on page C3-189.

The definition of speculatively executed is IMPLEMENTATION DEFINED but must be the same as for the **INST_SPEC** event.

0x078, **BR_IMMED_SPEC**, Branch speculatively executed, immediate branch

The counter counts immediate branch instructions speculatively executed. Defined by the instruction architecturally executed, immediate branch event, see Common event numbers on page D5-1852.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

See also **BR_IMMED_RETIRED**.

0x079, **BR_RETURN_SPEC**, Branch speculatively executed, procedure return

The counter counts procedure return instructions speculatively executed. Defined by the **BR_RETURN_RETIRED** event.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

See also **BR_RETURN_RETIRED**.

0x07A, **BR_INDIRECT_SPEC**, Branch speculatively executed, indirect branch

The counter counts indirect branch instructions speculatively executed. This includes software change of the PC other than exception-generating instructions and immediate branch instructions.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x07C, **ISB_SPEC**, Barrier speculatively executed, ISB

The counter counts Instruction Synchronization Barrier instructions speculatively executed, including CP15ISB.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x07D, **DSB_SPEC**, Barrier speculatively executed, DSB

The counter counts data synchronization barrier instructions speculatively executed, including CP15DSB.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x07E, **DMB_SPEC**, Barrier speculatively executed, DMB

The counter counts data memory barrier instructions speculatively executed, including CP15DSB.

It does not include the implied barrier operations of load/store operations with release consistency semantics.

The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x081, **EXC_UNDEF**, Exception taken, other synchronous

This event is similar to Exception taken, **EXC_TAKEN**, but the counter counts only synchronous exceptions that are not counted by the other Exception taken events. This event counts only exceptions taken locally.
0x082, **EXC_SVC, Exception taken, Supervisor Call**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Supervisor Call exceptions. This event counts only exceptions taken locally.

0x083, **EXC_PABORT, Exception taken, Instruction Abort**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Instruction Abort exceptions. This event counts only exceptions taken locally.

0x084, **EXC_DABORT, Exception taken, Data Abort or SError**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Data Abort or SError interrupt exceptions. The counter counts only exceptions taken locally.

0x086, **EXC_IRQ, Exception taken, IRQ**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only IRQ exceptions. The counter counts only exceptions taken locally, including Virtual IRQ exceptions.

0x087, **EXC_FIQ, Exception taken, FIQ**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only FIQ exceptions. The counter counts only exceptions taken locally, including Virtual FIQ exceptions.

0x088, **EXC_SMC, Exception taken, Secure Monitor Call**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Secure Monitor Call exceptions. The counter does not increment on SMC instructions trapped as a Hyp Trap exception.

0x08A, **EXC_HVC, Exception taken, Hypervisor Call**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Hypervisor Call exceptions. The counter counts for both Hypervisor Call exceptions taken locally in the hypervisor and those taken as an exception from Non-secure EL1.

0x08B, **EXC_TRAP_PABORT, Exception taken, Instruction Abort not taken locally**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Instruction Abort exceptions not taken locally.

0x08C, **EXC_TRAP_DABORT, Exception taken, Data Abort or SError not taken locally**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only Data Abort or SError interrupt exceptions not taken locally.

0x08D, **EXC_TRAP_OTHER, Exception taken, other traps not taken locally**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only those traps that are not counted as:
   - Exception taken, Hypervisor Call.
   - Exception taken, Instruction Abort not taken locally.
   - Exception taken, Data Abort or SError not taken locally.
   - Exception taken, IRQ not taken locally.
   - Exception taken, FIQ not taken locally.

0x08E, **EXC_TRAP_IRQ, Exception taken, IRQ not taken locally**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only IRQ exceptions not taken locally.

0x08F, **EXC_TRAP_FIQ, Exception taken, FIQ not taken locally**
   This event is similar to Exception taken, EXC_TAKEN, but the counter counts only FIQ exceptions not taken locally.
0x090, **RC_LD_SPEC**, Release consistency operation speculatively executed, Load-Acquire

The counter counts Load-Acquire operations that are speculatively executed. The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x091, **RC_ST_SPEC**, Release consistency operation speculatively executed, Store-Release

The counter counts Store-Release operations that are speculatively executed. The definition of speculatively executed is IMPLEMENTATION DEFINED.

0x0A0, **L3D_CACHE_RD**, Attributable Level 3 data or unified cache access, read

This event is similar to Attributable Level 3 data or unified cache access, L3D_CACHE, but the counter counts only attributable memory read operations that cause a cache access to at least the Level 3 data or unified cache.

0x0A1, **L3D_CACHE_WR**, Attributable Level 3 data or unified cache access, write

This event is similar to Attributable Level 3 data or unified cache access, L3D_CACHE, but the counter counts only attributable memory write operations that cause a cache access to at least the Level 3 data or unified cache.

0x0A2, **L3D_CACHE_REFILL_RD**, Attributable Level 3 data or unified cache refill, read

This event is similar to Attributable Level 3 data or unified cache refill, L3D_CACHE_REFILL, but the counter counts only attributable memory read operations that cause a refill of at least the Level 3 data or unified cache from outside the Level 3 cache. See also Relationship between REFILL events and associated access events on page K3-5523.

0x0A3, **L3D_CACHE_REFILL_WR**, Attributable Level 3 data or unified cache refill, write

This event is similar to Attributable Level 3 data or unified cache refill, L3D_CACHE_REFILL, but the counter counts only attributable memory write operations that cause a refill of at least the Level 3 data or unified cache from outside the Level 3 cache. See also Relationship between REFILL events and associated access events on page K3-5523.

0x0A6, **L3D_CACHE_WB_VICTIM**, Attributable Level 3 data or unified cache Write-Back, victim

This event is similar to Attributable Level 3 data cache Write-Back, L3D_CACHE_WB, but the counter counts only Write-Backs that are a result of the line being allocated for an access made by the PE.

Write-Backs caused by the execution of a cache maintenance instruction are not counted.

It is IMPLEMENTATION DEFINED whether a write of a whole cache line that is not the result of the eviction of a line from the cache is counted. For example, this might occur if the PE detects streaming writes to memory and does not allocate lines to the cache, or as the result of a DC ZVA.

0x0A7, **L3D_CACHE_WB_CLEAN**, Level 3 data or unified cache Write-Back, cache clean

This event is similar to Attributable Level 3 data cache Write-Back, L3D_CACHE_WB, but the counter counts only Write-Backs that are a result of a coherency operation made by another PE or are caused by the execution of a cache maintenance instruction. Whether Write-Backs that are caused by the execution of a cache maintenance instruction are counted is IMPLEMENTATION DEFINED.

--- Note ---

The transfer of a dirty cache line from the Level 3 data cache of this PE to the Level 3 data cache of another PE due to a hardware coherency operation is not counted unless the dirty cache line is also written back to a Level 3 cache or memory.

If a coherency request from a requestor outside the PE results in a Write-Back, it is an Unattributable event.

0x0A8, **L3D_CACHE_INVAL**, Attributable Level 3 data or unified cache access, invalidate

The counter counts each invalidation of a cache line in the Level 3 data or unified cache.
The counter does not count events:
- If a cache refill invalidates a line.
- For locally-executed cache maintenance instructions that operate by set/way.

--- Note ---
Software that uses this event must know whether the Level 3 data cache is shared with other PEs. This event does not follow the general rule of Level 3 data cache events of only counting Attributable events.

### K3.1.1 Relationship between REFILL events and associated access events.

CACHE_REFILL and TLB_REFILL events count the refills for accesses that are counted by the corresponding CACHE or TLB event. Table K3-2 shows this correspondence.

Table K3-2 Relationship between REFILL events and associated access events

<table>
<thead>
<tr>
<th>REFILL event</th>
<th>Access event</th>
<th>Ratio REFILL/Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x042 L1D_CACHE_REFILL_RD</td>
<td>0x040 L1D_CACHE_RD</td>
<td>Attributable Level 1 cache refill rate, read</td>
</tr>
<tr>
<td>0x043 L1D_CACHE_REFILL_WR</td>
<td>0x041 L1D_CACHE_WR</td>
<td>Attributable Level 1 cache refill rate, write</td>
</tr>
<tr>
<td>0x04C L1D_TLB_REFILL_RD</td>
<td>0x04E L1D_TLB_RD</td>
<td>Attributable Level 1 TLB refill rate, read</td>
</tr>
<tr>
<td>0x04D L1D_TLB_REFILL_WR</td>
<td>0x04F L1D_TLB_WR</td>
<td>Attributable Level 1 TLB refill rate, write</td>
</tr>
<tr>
<td>0x052 L2D_CACHE_REFILL_RD</td>
<td>0x050 L2D_CACHE_RD</td>
<td>Attributable Level 2 data cache refill rate, read</td>
</tr>
<tr>
<td>0x053 L2D_CACHE_REFILL_WR</td>
<td>0x051 L2D_CACHE_WR</td>
<td>Attributable Level 2 data cache refill rate, write</td>
</tr>
<tr>
<td>0x05C L2D_TLB_REFILL_RD</td>
<td>0x05E L2D_TLB_RD</td>
<td>Attributable Level 2 data TLB refill rate, read</td>
</tr>
<tr>
<td>0x05D L2D_TLB_REFILL_WR</td>
<td>0x05F L2D_TLB_WR</td>
<td>Attributable Level 2 data TLB refill rate, write</td>
</tr>
<tr>
<td>0x0A2 L3D_CACHE_REFILL_RD</td>
<td>0x0A0 L3D_CACHE_RD</td>
<td>Attributable Level 3 data cache refill rate, read</td>
</tr>
<tr>
<td>0x0A3 L3D_CACHE_REFILL_WR</td>
<td>0x0A1 L3D_CACHE_WR</td>
<td>Attributable Level 3 data cache refill rate, write</td>
</tr>
</tbody>
</table>
### Table K3-3 Events for exceptions taken to an Exception level using AArch64

<table>
<thead>
<tr>
<th>ESR.EC</th>
<th>Description</th>
<th>Event number and classification for exception taken to EL1, or the current Exception level</th>
<th>EL2 or EL3, from below</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Unknown or uncategorized</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x01</td>
<td>WFE/WFI traps</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x02</td>
<td>AArch32 MCR/MRC traps on (coproc==0b1111) accesses</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x03</td>
<td>AArch32 MCR/MRC traps on (coproc==0b1111) accesses</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x04</td>
<td>AArch32 MCR/MRC traps on (coproc==0b1111) accesses</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x05</td>
<td>AArch32 MCR/MRC traps on (coproc==0b1110) accesses</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x06</td>
<td>AArch32 LDC/STC traps on (coproc==0b1110) accesses</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x07</td>
<td>Advanced SIMD or FP traps</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x08</td>
<td>AArch32 MVFR* and FPSID traps</td>
<td>-</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x0C</td>
<td>AArch32 MCR/MRC traps on (coproc==0b1110) accesses</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x0E</td>
<td>Illegal instruction set state</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x11</td>
<td>AArch32 SVC</td>
<td>0x082, Supervisor Call</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x12</td>
<td>AArch32 hVC that is not disabled</td>
<td>-</td>
<td>0x08A, Hypervisor Call</td>
</tr>
<tr>
<td>0x13</td>
<td>AArch32 SVC on that is not disabled to EL2</td>
<td>-</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td></td>
<td>to EL3</td>
<td>-</td>
<td>0x088, Secure Monitor Call</td>
</tr>
<tr>
<td>0x15</td>
<td>AArch64 SVC</td>
<td>0x082, Supervisor Call</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x16</td>
<td>AArch64 hVC that is not disabled</td>
<td>0x08A, Hypervisor Call</td>
<td>0x08B, Hypervisor Call</td>
</tr>
<tr>
<td>0x17</td>
<td>AArch64 SVC on that is not disabled to EL2</td>
<td>-</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td></td>
<td>to EL3</td>
<td>-</td>
<td>0x088, Secure Monitor Call</td>
</tr>
<tr>
<td>0x18</td>
<td>AArch64 MSR, MRS and system instruction traps</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x20</td>
<td>Instruction Abort from below</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>0x21</td>
<td>Instruction Abort from current Exception level</td>
<td>0x083, Instruction Abort</td>
<td>-</td>
</tr>
<tr>
<td>0x22</td>
<td>PC alignment</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>0x24</td>
<td>Data Abort from below</td>
<td>0x084, Data Abort or SError</td>
<td>0x08C, Data Abort or SError not taken locally</td>
</tr>
</tbody>
</table>
## Table K3-3 Events for exceptions taken to an Exception level using AArch64 (continued)

<table>
<thead>
<tr>
<th>ESR.EC</th>
<th>Description</th>
<th>Event number and classification for exception taken to EL1, or the current Exception level</th>
<th>EL2 or EL3, from below</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x25</td>
<td>Data Abort from current Exception level</td>
<td>0x084, Data Abort or SError</td>
<td>-</td>
</tr>
<tr>
<td>0x26</td>
<td>SP alignment fault exception</td>
<td>0x084, Data Abort or SError</td>
<td>0x08C, Data Abort or SError not taken locally</td>
</tr>
<tr>
<td>0x28</td>
<td>AArch32 FP exception</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x2C</td>
<td>AArch64 FP exception</td>
<td>0x081, Other synchronous</td>
<td>0x08D, Other traps not taken locally</td>
</tr>
<tr>
<td>0x2F</td>
<td>SError interrupt</td>
<td>0x084, Data Abort or SError</td>
<td>0x08C, Data Abort or SError not taken locally</td>
</tr>
<tr>
<td>0x30</td>
<td>Breakpoint from below</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>0x31</td>
<td>Breakpoint from current Exception level</td>
<td>0x083, Instruction Abort</td>
<td>-</td>
</tr>
<tr>
<td>0x32</td>
<td>Software step from below</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>0x33</td>
<td>Software step from current Exception level</td>
<td>0x083, Instruction Abort</td>
<td>-</td>
</tr>
<tr>
<td>0x34</td>
<td>Watchpoint from below</td>
<td>0x084, Data Abort or SError</td>
<td>0x08C, Data Abort or SError not taken locally</td>
</tr>
<tr>
<td>0x35</td>
<td>Watchpoint from current Exception level</td>
<td>0x084, Data Abort or SError</td>
<td>-</td>
</tr>
<tr>
<td>0x38</td>
<td>AArch32 BKPT instruction</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>0x3A</td>
<td>AArch32 Vector Catch debug event</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>0x3C</td>
<td>AArch64 BK instruction</td>
<td>0x083, Instruction Abort</td>
<td>0x08B, Instruction Abort not taken locally</td>
</tr>
<tr>
<td>-</td>
<td>IRQ interrupt</td>
<td>0x086, IRQ</td>
<td>0x08E, IRQ not taken locally</td>
</tr>
<tr>
<td>-</td>
<td>FIQ interrupt</td>
<td>0x087, FIQ</td>
<td>0x08F, FIQ not taken locally</td>
</tr>
</tbody>
</table>

**Note**

In these definitions, an exception that is taken locally means an exception that is taken to the default Exception level, and is not routed to another Exception level. See *Exception levels on page D1-1498* for more information.
Appendix K4
Recommendations for reporting memory attributes on an interconnect

This appendix describes the ARM recommendations for reporting the memory attributes that are assigned by the PE. It contains the following section:

- ARM recommendations for reporting memory attributes on an interconnect on page K4-5528.
K4.1 ARM recommendations for reporting memory attributes on an interconnect

The ARM architecture defines the architectural interface between software and the PE hardware. This means the mechanisms by which different memory type and Cacheability attributes are presented on an interface to an interconnect fabric such as AMBA® AXI are, strictly, outside the scope of the architecture. This appendix describes an approach for the interface between a PE implementation and an interconnect fabric that ARM strongly recommends, but these recommendations do not form part of the ARMv8 architecture.

K4.1.1 Effect of microarchitectural choices on memory attributes

Implementations of the ARM architecture permit considerable variability in the presentation of memory attributes on the interconnect fabric, particularly in cases where the PE implementation does not provide optimized support for a memory type. For example, an implementation might treat Write-Through locations as Non-cacheable at some level of cache, because functionally this is consistent with the definition of Write-Through, but for the particular implementation the performance trade-off does not merit the hardware directly providing Write-Through capability. However, in such implementations, the assigned memory attributes are not changed by the microarchitectural choices. The microarchitecture simply implements different ways of handling some memory attributes.

Therefore, ARM strongly recommended that where any or all of the following memory attributes are presented on the interface between a PE and an interconnect fabric, the attributes that are presented are completely consistent with the attributes defined by the translation system:

- The memory type, Normal or Device.
- The Early write acknowledgement attribute.
- The ordering requirements.
- The Shareability.
- The Cacheability, including where practicable, the allocation hints.

Effect when memory accesses are forced to be Non-cacheable

ARM also strongly recommends that the effects of forcing accesses to Normal memory to be Non-cacheable, as described in Enabling and disabling the caching of memory accesses on page D3-1696 for AArch64 and in Enabling and disabling the caching of memory accesses in AArch32 state on page G3-3993 for AArch32, are reflected on the interconnect by the memory type and attributes used for memory transactions generated while the cache is disabled.
Appendix K5

ARMv8 Changes to the T32 and A32 Instruction Sets

This appendix summarizes the changes that ARMv8 makes to the T32 and A32 instruction sets. It contains the following sections:

- The A32 and T32 instruction sets on page K5-5530.
- Partial deprecation of IT on page K5-5531.
- New A32 and T32 Load-Acquire/Store-Release instructions on page K5-5532.
- New A32 and T32 scalar floating-point instructions on page K5-5533.
- New A32 and T32 Advanced SIMD floating-point instructions on page K5-5536.
- New A32 and T32 instructions provided by the Cryptographic Extension on page K5-5538.
- New A32 and T32 System instructions on page K5-5539.
- CRC32 instructions on page K5-5541.
K5.1 The A32 and T32 instruction sets

This chapter describes the changes that ARMv8-A makes to the T32 and A32 instruction sets, compared to an ARMv7-A implementation that includes all of the following extensions:

- Multiprocessing Extensions.
- Large Physical Address Extension.
- Virtualization Extensions.
- Security Extensions.
- VFPv4.
- Advanced SIMDv2.

These ARMv8 changes are not affected by whether the ARMv8-A implementation includes either or both of EL2 and EL3.

ARMv8-A obsoletes the A32 SWP and SWPB instructions.

ARM deprecates any use of the following instructions. The first two of these deprecations are made for performance reasons. In ARMv8-A, privileged software can disable this functionality, see the descriptions of the SCTLR.{CP15BEN, ITD, SED} and HSCTLR.{CP15BEN, ITD, SED} bits:

- The A32 and T32 System instruction memory barriers CP15DSB, CP15ISB, and CP15DMB, that are in the (coproc==0b1111) System register encoding space.
- A subset of T32 IT instruction functionality, as described in Partial deprecation of IT on page K5-5531.
- The A32 and T32 SETEND instruction.

ARMv8-A adds new A32 and T32 instructions to align with some of the features introduced in the A64 instruction set. These are described in:

- Partial deprecation of IT on page K5-5531.
- New A32 and T32 Load-Acquire/Store-Release instructions on page K5-5532.
- New A32 and T32 scalar floating-point instructions on page K5-5533.
- New A32 and T32 Advanced SIMD floating-point instructions on page K5-5536.
- New A32 and T32 instructions provided by the Cryptographic Extension on page K5-5538.
- New A32 and T32 System instructions on page K5-5539.

Note

The existing A32 and T32 assembler syntax is unchanged from ARMv7 UAL. Where the syntax term <c> is used in this chapter, it represents a standard ARM condition code. Mnemonics that do not include <c> can not be conditionally executed.
K5.2 Partial deprecation of IT

ARMv8-A deprecates some uses of the T32 IT instruction, for performance reasons. All uses of IT that apply to instructions other than a single subsequent 16-bit instruction from a restricted set are deprecated, as are explicit references to the PC within that single 16-bit instruction. This permits the non-deprecated forms of IT and subsequent instructions to be treated as a single 32-bit conditional instruction. Table K5-1 shows the restricted set of 16-bit instructions that are not deprecated when used in conjunction with IT.

Table K5-1 Non-deprecated IT 16-bit conditional instructions

<table>
<thead>
<tr>
<th>Permitted 16-bit instructions</th>
<th>Class</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV, MVN</td>
<td>Move</td>
<td>Deprecated when ( R_m ) or ( R_d ) is the PC.</td>
</tr>
<tr>
<td>LDR, LDRB, LDRH, LDRSB, LDRSH</td>
<td>Load</td>
<td>Deprecated for PC-relative load literal forms</td>
</tr>
<tr>
<td>STR, STRB, STRH</td>
<td>Store</td>
<td></td>
</tr>
<tr>
<td>ADD, ADC, RSB, SBC, SUB</td>
<td>Add/Subtract</td>
<td>Deprecated for ADD SP, SP, #imm, SUB SP, SP, #imm, and when ( R_m ), ( R_dn ), or ( R_dm ) is the PC</td>
</tr>
<tr>
<td>CMP, CMN</td>
<td>Compare</td>
<td>Deprecated when ( R_m ) or ( R_n ) is the PC</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply</td>
<td></td>
</tr>
<tr>
<td>ASR, LSL, LSR, ROR</td>
<td>Shift</td>
<td></td>
</tr>
<tr>
<td>AND, BIC, EOR, ORR, TST</td>
<td>Logical</td>
<td></td>
</tr>
<tr>
<td>BX, BLX</td>
<td>Branch to register</td>
<td>Deprecated when ( R_m ) is the PC</td>
</tr>
</tbody>
</table>

The full ARMv7 IT instruction functionality remains available in order to execute legacy T32 code. It is IMPLEMENTATION DEFINED whether an ARMv8 implementation provides an ITD control, that software can use to disable the deprecated uses of the IT instruction. In an implementation that included the ITD control, setting an ITD field to 1 disables the deprecated uses of the IT instruction, making those uses of the IT instruction UNDEFINED. The ITD control fields are:

**HSCTLR.ITD** When EL2 is using AArch32, makes execution of the deprecated uses of the IT UNDEFINED at EL2.

**SCTLR.ITD** When EL1 is using AArch32, makes execution of the deprecated uses of the IT UNDEFINED at EL0 and EL1.

**SCTLR_EL1.ITD**
When EL1 is using AArch64, makes execution of the deprecated uses of the IT UNDEFINED at EL0 when EL0 is using AArch32.
K5.3 **New A32 and T32 Load-Acquire/Store-Release instructions**

The new Load-Acquire/Store-Release instructions must be naturally aligned. LDAEXD and STLEXD must be aligned to 8 bytes. An unaligned address causes an alignment fault. For more information about the ordering of Load-Acquire/Store-Release, see *Load-Acquire, Store-Release* on page E2-2338.

K5.3.1 **A32 and T32 Load-Acquire/Store-Release (non-exclusive) instructions**

Table K5-2 shows the new A32 and T32 Load-Acquire/Store-Release (non-exclusive) instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDA</td>
<td>Load-Acquire Word</td>
<td><em>LDA</em> on page F5-2683</td>
</tr>
<tr>
<td>LDAB</td>
<td>Load-Acquire Byte</td>
<td><em>LDAB</em> on page F5-2684</td>
</tr>
<tr>
<td>LDAH</td>
<td>Load-Acquire Halfword</td>
<td><em>LDAH</em> on page F5-2693</td>
</tr>
<tr>
<td>STL</td>
<td>Store-Release Word</td>
<td><em>STL</em> on page F5-3035</td>
</tr>
<tr>
<td>STLB</td>
<td>Store-Release Byte</td>
<td><em>STLB</em> on page F5-3036</td>
</tr>
<tr>
<td>STLH</td>
<td>Store-Release Halfword</td>
<td><em>STLH</em> on page F5-3048</td>
</tr>
</tbody>
</table>

K5.3.2 **A32 and T32 Load-Acquire/Store-Release Exclusive instructions**

Table K5-3 shows the new A32 and T32 Load-Acquire/Store-Release Exclusive instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDAEX</td>
<td>Load-Acquire Exclusive Word</td>
<td><em>LDAEX</em> on page F5-2685</td>
</tr>
<tr>
<td>LDAEXB</td>
<td>Load-Acquire Exclusive Byte</td>
<td><em>LDAEXB</em> on page F5-2687</td>
</tr>
<tr>
<td>LDAEXD</td>
<td>Load-Acquire Exclusive Double</td>
<td><em>LDAEXD</em> on page F5-2689</td>
</tr>
<tr>
<td>LDAEXH</td>
<td>Load-Acquire Exclusive Halfword</td>
<td><em>LDAEXH</em> on page F5-2691</td>
</tr>
<tr>
<td>STLEX</td>
<td>Store-Release Exclusive Word</td>
<td><em>STLEX</em> on page F5-3037</td>
</tr>
<tr>
<td>STLEXB</td>
<td>Store-Release Exclusive Byte</td>
<td><em>STLEXB</em> on page F5-3040</td>
</tr>
<tr>
<td>STLEXD</td>
<td>Store-Release Exclusive Double</td>
<td><em>STLEXD</em> on page F5-3042</td>
</tr>
<tr>
<td>STLEXH</td>
<td>Store-Release Exclusive Halfword</td>
<td><em>STLEXH</em> on page F5-3045</td>
</tr>
</tbody>
</table>
K5.4 New A32 and T32 scalar floating-point instructions

This section describes the new A32 and T32 scalar floating-point instructions. It contains the following subsections:

- A32 and T32 floating-point conditional select.
- A32 and T32 floating-point minimum and maximum numeric.
- A32 and T32 floating-point to integer conversion.
- A32 and T32 floating-point conversion between half-precision and double-precision on page K5-5534.
- A32 and T32 floating-point round to integer on page K5-5534.

K5.4.1 A32 and T32 floating-point conditional select

The new `VSEL` instruction conditionally copies one of its two source registers to the destination register. For A32 it provides an alternative to a pair of conditional `VMOV` instructions, while for T32 it compensates for the partial deprecation of `IT` instruction described in Partial deprecation of IT on page K5-5531, since it does not require an `IT` prefix.

Table K5-4 shows the A32 and T32 floating-point conditional select instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSEL</td>
<td>Conditional select</td>
<td><code>VSELEQ, VSELGE, VSELGT, VSELVS</code> on page F6-3690</td>
</tr>
</tbody>
</table>

K5.4.2 A32 and T32 floating-point minimum and maximum numeric

The new `VMAXNM` and `VMINNM` instructions implement the minNum(x, y) and maxNum(x, y) operations defined by the IEEE754-2008 standard. They return the numerical operand when one operand is numerical and the other is a quiet NaN, but otherwise the result is identical to VFP `VMAX` and `VMIN`. These instructions cannot be conditionally executed.

Table K5-5 shows the A32 and T32 floating-point minNum and maxNum instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMAXNM</td>
<td>Single-precision maxNum (scalar)</td>
<td><code>VMAXNM</code> on page F6-3471</td>
</tr>
<tr>
<td>VMINNM</td>
<td>Double-precision minNum (scalar)</td>
<td><code>VMINNM</code> on page F6-3478</td>
</tr>
</tbody>
</table>

K5.4.3 A32 and T32 floating-point to integer conversion

These new instructions extend the ARMv7 VFP `VCVT` instructions by providing four additional explicit rounding modes. The instruction syntax is `VCVTr`, where `r` selects the rounding mode as follows:

- N: Round to Nearest.
- A: Round to Nearest with Ties to Away.
- P: Round towards Plus Infinity.
- M: Round towards Minus Infinity.

The rounding modes are defined by the IEEE 754 standards, see Floating-point standards, and terminology on page A1-48.

These instructions cannot be conditionally executed.
K5.4 New A32 and T32 scalar floating-point instructions

Table K5-6 shows the A32 and T32 FP to integer conversion instructions.

**Table K5-6 A32 and T32 floating-point to integer conversion instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCVTA</td>
<td>Convert floating-point to integer with Round to Nearest with Ties to Away</td>
<td>VCVTA (floating-point) on page F6-3369</td>
</tr>
<tr>
<td>VCVTM</td>
<td>Convert floating-point to integer with Round towards Minus Infinity</td>
<td>VCVTM (floating-point) on page F6-3376</td>
</tr>
<tr>
<td>VCVTN</td>
<td>Convert floating-point to integer with Round to Nearest</td>
<td>VCVTN (floating-point) on page F6-3380</td>
</tr>
<tr>
<td>VCVTP</td>
<td>Convert floating-point to integer with Round towards Plus Infinity</td>
<td>VCVTP (floating-point) on page F6-3384</td>
</tr>
</tbody>
</table>

**K5.4.4 A32 and T32 floating-point conversion between half-precision and double-precision**

The VFP VCVTA and VCVTB instructions are extended to permit direct conversion between half-precision and double-precision floating-point as a single operation, preventing double rounding errors.

Table K5-7 shows the A32 and T32 instructions to convert between half-precision and double-precision floating-point values.

**Table K5-7 A32 and T32 floating-point precision conversion**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCVTB</td>
<td>Floating-point convert half-precision to double-precision</td>
<td>VCVTB on page F6-3371</td>
</tr>
<tr>
<td>VCVTT</td>
<td>Floating-point convert double-precision to half-precision</td>
<td>VCVTT on page F6-3389</td>
</tr>
</tbody>
</table>

**K5.4.5 A32 and T32 floating-point round to integer**

The new round to integer instructions round a floating-point value to the nearest integer floating-point value of the same size. The floating-point exceptions that can be raised by these instructions are the Invalid operation, for a signaling NaN input, or Input Denormal, for a denormal input when Flush-to-zero mode is enabled. For VRINTX only an Inexact exception can be raised if the result is numeric and does not have the same numerical value as the source. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal floating-point arithmetic.

The instruction syntax is VRINTx, where r selects the rounding mode as follows:

- N: Round to Nearest.
- A: Round to Nearest with Ties to Away.
- P: Round towards Plus Infinity.
- M: Round towards Minus Infinity.
- Z: Round towards Zero.
- R: FPSCR rounding mode.
- X: FPSCR rounding mode, signaling inexactness.

When r is R, X, or Z, the round to integer instruction can be conditionally executed. The remaining round to integer instructions must be unconditional.

Table K5-8 on page K5-5535 shows the A32 and T32 round to integer instructions.
# Table K5-8 A32 and T32 floating-point round to integer instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VRINTR</td>
<td>Round floating-point to integer using FPSCR rounding mode</td>
<td><strong>VRINTR on page F6-3662</strong></td>
</tr>
<tr>
<td>VRINTX</td>
<td>Round floating-point to integer using FPSCR rounding mode, signaling inexactness.</td>
<td><strong>VRINTX (floating-point) on page F6-3666</strong></td>
</tr>
<tr>
<td>VRINTZ</td>
<td>Round floating-point to integer towards Zero</td>
<td><strong>VRINTZ (floating-point) on page F6-3670</strong></td>
</tr>
<tr>
<td>VRINTA</td>
<td>Round floating-point to integer to Nearest with Ties to Away</td>
<td><strong>VRINTA (floating-point) on page F6-3648</strong></td>
</tr>
<tr>
<td>VRINTM</td>
<td>Round floating-point to integer towards Minus Infinity</td>
<td><strong>VRINTM (floating-point) on page F6-3652</strong></td>
</tr>
<tr>
<td>VRINTN</td>
<td>Round floating-point to integer to Nearest with Ties to Even</td>
<td><strong>VRINTN (floating-point) on page F6-3656</strong></td>
</tr>
<tr>
<td>VRINTP</td>
<td>Round floating-point to integer towards Plus Infinity</td>
<td><strong>VRINTP (floating-point) on page F6-3660</strong></td>
</tr>
</tbody>
</table>
K5.5  **New A32 and T32 Advanced SIMD floating-point instructions**

The AArch32 Advanced SIMD instructions support only single-precision, 32-bit, floating-point data types, with fixed operating modes of Round to Nearest, Default NaN, and Flush-to-Zero. However, they are extended by the addition of the instructions described in the following subsections:

- *A32 and T32 floating-point minimum and maximum numeric.*
- *A32 and T32 floating-point conversion.*
- *A32 and T32 floating-point round to integral.*

K5.5.1  **A32 and T32 floating-point minimum and maximum numeric**

Vector forms of the new $\text{VMAXNM}$ and $\text{VMINNM}$ instructions are described in *A32 and T32 floating-point minimum and maximum numeric* on page K5-5533.

Table K5-9 shows the A32 and T32 floating-point minNum/maxNum instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMAXNM</td>
<td>Single-precision maxNum (vector)</td>
<td><em>VMAXNM</em> on page F6-3471</td>
</tr>
<tr>
<td>VMINNM</td>
<td>Double-precision minNum (vector)</td>
<td><em>VMINNM</em> on page F6-3478</td>
</tr>
</tbody>
</table>

K5.5.2  **A32 and T32 floating-point conversion**

Vector forms of the floating-point to integer conversion instructions are described in *A32 and T32 floating-point to integer conversion* on page K5-5533. The instruction syntax is $\text{VCVT}r$, where $r$ selects the rounding mode as follows:

- **N** Round to Nearest.
- **A** Round to Nearest with Ties to Away.
- **P** Round towards Plus Infinity.
- **M** Round towards Minus Infinity.

The rounding modes are defined by the IEEE 754 standards, see *Floating-point standards, and terminology* on page A1-48.

Table K5-10 shows the A32 and T32 floating-point conversion instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCVTA</td>
<td>Vector Convert floating-point to integer with Round to Nearest with Ties to Away</td>
<td><em>VCVTA (Advanced SIMD)</em> on page F6-3367</td>
</tr>
<tr>
<td>VCVTM</td>
<td>Vector Convert floating-point to integer with Round towards Minus Infinity</td>
<td><em>VCVTM (Advanced SIMD)</em> on page F6-3374</td>
</tr>
<tr>
<td>VCVTN</td>
<td>Vector Convert floating-point to integer with Round to Nearest</td>
<td><em>VCVTN (Advanced SIMD)</em> on page F6-3378</td>
</tr>
<tr>
<td>VCVTP</td>
<td>Vector Convert floating-point to integer with Round towards Plus Infinity</td>
<td><em>VCVTP (Advanced SIMD)</em> on page F6-3382</td>
</tr>
</tbody>
</table>

K5.5.3  **A32 and T32 floating-point round to integral**

Vector forms of the floating-point rounding instructions are described in *A32 and T32 floating-point round to integer* on page K5-5534. The instruction syntax is $\text{Vrint}r$, where $r$ selects the rounding mode as follows:

- **N** Round to Nearest.
- **A** Round Nearest with Ties to Away.
The rounding modes are defined by the IEEE 754 standards, see Floating-point standards, and terminology on page A1-48.

Table K5-11 shows the A32 and T32 floating-point round to integral instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>VRINTA</td>
<td>Vector Round floating-point to integer towards Nearest with Ties to Away</td>
<td>VRINTA (Advanced SIMD) on page F6-3646</td>
</tr>
<tr>
<td>VRINTM</td>
<td>Vector Round floating-point to integer towards Minus Infinity</td>
<td>VRINTM (Advanced SIMD) on page F6-3650</td>
</tr>
<tr>
<td>VRINTN</td>
<td>Vector Round floating-point to integer to Nearest</td>
<td>VRINTN (Advanced SIMD) on page F6-3654</td>
</tr>
<tr>
<td>VRINTP</td>
<td>Vector Round floating-point to integer towards Plus Infinity</td>
<td>VRINTP (Advanced SIMD) on page F6-3658</td>
</tr>
<tr>
<td>VRINTX</td>
<td>Vector round floating-point to integer to nearest signaling inexactness</td>
<td>VRINTX (Advanced SIMD) on page F6-3664</td>
</tr>
<tr>
<td>VRINTZ</td>
<td>Vector round floating-point to integer towards Zero</td>
<td>VRINTZ (Advanced SIMD) on page F6-3668</td>
</tr>
</tbody>
</table>
K5.6 New A32 and T32 instructions provided by the Cryptographic Extension

The optional Cryptographic Extension instructions use the SIMD and floating-point register file. For more information see:

- Announcing the Advanced Encryption Standard.
- The Galois/Counter Mode of Operation.
- Announcing the Secure Hash Standard.

Table K5-12 shows the A32 and T32 Cryptographic Extension instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>AESD</td>
<td>AES single round decryption</td>
<td>AESD on page F6-3235</td>
</tr>
<tr>
<td>AESE</td>
<td>AED single round encryption</td>
<td>AESE on page F6-3237</td>
</tr>
<tr>
<td>AESIMC</td>
<td>AES inverse mix columns</td>
<td>AESIMC on page F6-3239</td>
</tr>
<tr>
<td>AESMC</td>
<td>AES mix columns</td>
<td>AESMC on page F6-3240</td>
</tr>
<tr>
<td>SHA1C</td>
<td>SHA1 hash update accelerator, choose</td>
<td>SHA1C on page F6-3248</td>
</tr>
<tr>
<td>SHA1M</td>
<td>SHA1 hash update accelerator, majority</td>
<td>SHA1M on page F6-3251</td>
</tr>
<tr>
<td>SHA1P</td>
<td>SHA1 hash update accelerator, parity</td>
<td>SHA1P on page F6-3253</td>
</tr>
<tr>
<td>SHA1H</td>
<td>SHA1 hash update accelerator, rotate left by 30</td>
<td>SHA1H on page F6-3250</td>
</tr>
<tr>
<td>SHA1SU0</td>
<td>SHA1 schedule update accelerator, first part</td>
<td>SHA1SU0 on page F6-3255</td>
</tr>
<tr>
<td>SHA1SU1</td>
<td>SHA1 schedule update accelerator, second part</td>
<td>SHA1SU1 on page F6-3257</td>
</tr>
<tr>
<td>SHA256H</td>
<td>SHA256 hash update accelerator</td>
<td>SHA256H on page F6-3259</td>
</tr>
<tr>
<td>SHA256H2</td>
<td>SHA256 hash update accelerator upper part</td>
<td>SHA256H2 on page F6-3260</td>
</tr>
<tr>
<td>SHA256SU0</td>
<td>SHA256 schedule update accelerator, first part</td>
<td>SHA256SU0 on page F6-3261</td>
</tr>
<tr>
<td>SHA256SU1</td>
<td>SHA256 schedule update accelerator, second part</td>
<td>SHA256SU1 on page F6-3263</td>
</tr>
<tr>
<td>VMULL</td>
<td>Polynomial multiply long, 64×64 to 128-bit</td>
<td>VMULL (integer and polynomial) on page F6-3537</td>
</tr>
</tbody>
</table>
K5.7 New A32 and T32 System instructions

The section describes the new System instructions. It contains the following subsections:

- External Debug.
- Barriers and hints.
- TLB Maintenance.

K5.7.1 External Debug

Table K5-13 shows the new External Debug support instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instructions</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCP51</td>
<td>Debug switch to EL1, valid in Debug state only</td>
<td></td>
</tr>
<tr>
<td>DCP52</td>
<td>Debug switch to EL2, valid in Debug state only</td>
<td></td>
</tr>
<tr>
<td>DCP53</td>
<td>Debug switch to EL3, valid in Debug state only</td>
<td></td>
</tr>
<tr>
<td>HLT #uimm6</td>
<td>Halt instruction</td>
<td>Enters Debug state if allowed, with a 6-bit payload in uimm6, otherwise treated as UNDEFINED</td>
</tr>
</tbody>
</table>

K5.7.2 Barriers and hints

There are new A32 and T32 barrier options and hint instructions.

Table K5-14 shows the new A32 and T32 barrier instructions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMB {ISHLD, OSHLD, NSHLD, LD}</td>
<td>Data Memory Barrier is extended to support the new Load-Load/Store options</td>
</tr>
<tr>
<td>DSB {ISHLD, OSHLD, NSHLD, LD}</td>
<td>Data Synchronization Barrier is extended to support the new Load-Load/Store options</td>
</tr>
<tr>
<td>SEVL</td>
<td>Send Event Locally without the requirement to affect other processors, for example to prime a wait-loop that starts with a WFE instructions</td>
</tr>
</tbody>
</table>

K5.7.3 TLB Maintenance

TLB maintenance instructions that are only required to apply to the last level translation table walk of the first stage of translation are added to A32 and T32 as shown in Table K5-15. For more information see Translation Lookaside Buffers (TLBs) on page G4-4089 and TLB maintenance requirements on page G4-4093.

Table K5-15 Additional A32 and T32 TLB maintenance instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Relation to existing A32/T32 operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIMVALIS</td>
<td>Related to the TLBIMVAIS operation</td>
</tr>
<tr>
<td>TLBIMVAIS</td>
<td>Related to the TLBIMVAIS operation</td>
</tr>
<tr>
<td>TLBIMVAHIS</td>
<td>Related to the TLBIMVAHIS operation</td>
</tr>
<tr>
<td>TLBIMVAL</td>
<td>Related to the TLBIMVA operation</td>
</tr>
</tbody>
</table>
A32 and T32 include TLB maintenance instructions that must apply to individual entries from stage 2 TLB structures, that hold IPA to PA translations. These are consistent with the A64 TLBI system instructions described in New A32 and T32 System instructions on page K5-5539. The relation between the A32 and T32 instructions and the A64 instructions is shown in Table K5-16.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Relation to existing A32/T32 operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIMVAAL</td>
<td>Related to the TLBIMVAA operation</td>
</tr>
<tr>
<td>TLBIMVAALH</td>
<td>Related to the TLBIMVAAH operation</td>
</tr>
</tbody>
</table>

### Table K5-16 Relation of A32 TLB maintenance instructions to A64 instructions

<table>
<thead>
<tr>
<th>T32 and A32 instruction</th>
<th>Relation to A64 instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIIPAS2IS</td>
<td>Equivalent to IPAS2E1IS</td>
</tr>
<tr>
<td>TLBIIPAS2LIS</td>
<td>Equivalent to IPAS2LE1IS</td>
</tr>
<tr>
<td></td>
<td>Related to existing A32/T32 TLBIIPAS2IS operation</td>
</tr>
<tr>
<td>TLBIIPAS2</td>
<td>Equivalent to the A64 IPAS2E1 operation</td>
</tr>
<tr>
<td>TLBIIPAS2L</td>
<td>Equivalent to IPAS2LE1 operation</td>
</tr>
<tr>
<td></td>
<td>Related to existing A32/T32 TLBIIPAS2 operation</td>
</tr>
</tbody>
</table>

**Note**

These new system operations are accessed using the MCR instruction or, if implemented, by an assembler using the SYS mnemonic followed by the TLBI operation name.
K5.8 CRC32 instructions

ARMv8 introduces CRC32 instructions to the T32 and A32 instruction sets. Table K5-17 shows these instructions:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instructions</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRC32</td>
<td>CRC32 using polynomial 0x04C11DB7</td>
<td>CRC32 on page F5-2650</td>
</tr>
<tr>
<td>CRC32C</td>
<td>CRC32 using polynomial 0x1EDC6F41</td>
<td>CRC32C on page F5-2653</td>
</tr>
</tbody>
</table>
Appendix K5 ARMv8 Changes to the T32 and A32 Instruction Sets
K5.8 CRC32 instructions
Appendix K6
Legacy Instruction Syntax for AArch32 Instruction Sets

This appendix describes the legacy instruction syntax in the ARM instruction sets, and their Unified Assembler Language (UAL) equivalents. It contains the following section:

• Legacy Instruction Syntax on page K6-5544.
K6.1  Legacy Instruction Syntax

Early versions of the ARM Architecture defined an assembly language for A32 (ARM) instructions, and a separate assembly language for T32 (Thumb) instructions. UAL is based on the A32 assembly language, with some changes to the instruction syntax. The appendix describes those changes. The pre-UAL mnemonics are compatible with UAL, and might be supported by an assembler.

The original T32 assembly language is not compatible with UAL, and is not described in the manual.

K6.1.1  Pre-UAL instruction syntax for the A32 base instructions

Table K6-1 lists the syntax for the A32 base instructions that have changed after UAL was introduced.

<table>
<thead>
<tr>
<th>Pre-UAL syntax</th>
<th>UAL equivalent</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC&lt;c&gt;S</td>
<td>ADCS&lt;c&gt;</td>
<td>ADC, ADCS (immediate) on page F5-2561, ADC, ADCS (register) on page F5-2563, ADC, ADCS (register-shifted register) on page F5-2567</td>
</tr>
<tr>
<td>ADD&lt;c&gt;S</td>
<td>ADDS&lt;c&gt;</td>
<td>ADD, ADDS (immediate) on page F5-2569, ADD, ADDS (register) on page F5-2573, ADD, ADDS (register-shifted register) on page F5-2577, ADD, ADDS (SP plus immediate) on page F5-2579, ADD, ADDS (SP plus register) on page F5-2582</td>
</tr>
<tr>
<td>AND&lt;c&gt;S</td>
<td>ANDS&lt;c&gt;</td>
<td>AND, ANDS (immediate) on page F5-2591, AND, ANDS (register) on page F5-2593, AND, ANDS (register-shifted register) on page F5-2597</td>
</tr>
<tr>
<td>BIC&lt;c&gt;S</td>
<td>BICS&lt;c&gt;</td>
<td>BIC, BICS (immediate) on page F5-2614, BIC, BICS (register) on page F5-2616, BIC, BICS (register-shifted register) on page F5-2619</td>
</tr>
<tr>
<td>EOR&lt;c&gt;S</td>
<td>EORS&lt;c&gt;</td>
<td>EOR, EORS (immediate) on page F5-2665, EOR, EORS (register) on page F5-2667, EOR, EORS (register-shifted register) on page F5-2671</td>
</tr>
<tr>
<td>LDC&lt;c&gt;L</td>
<td>LDCL&lt;c&gt;</td>
<td>LDC (immediate) on page F5-2695, LDC (literal) on page F5-2697</td>
</tr>
<tr>
<td>LDM&lt;c&gt;IA, LDM&lt;c&gt;FD</td>
<td>LDM&lt;c&gt;</td>
<td>LDM, LDMA, LDMFD on page F5-2699</td>
</tr>
<tr>
<td>LDM&lt;c&gt;DA, LDM&lt;c&gt;FA</td>
<td>LDMDA&lt;c&gt;</td>
<td>LDMDA, LDMFA on page F5-2707</td>
</tr>
<tr>
<td>LDM&lt;c&gt;DB, LDM&lt;c&gt;EA</td>
<td>LDMDB&lt;c&gt;</td>
<td>LDMDB, LDMEA on page F5-2709</td>
</tr>
<tr>
<td>LDM&lt;c&gt;IB, LDM&lt;c&gt;ED</td>
<td>LDMIB&lt;c&gt;</td>
<td>LDMIB, LDMED on page F5-2712</td>
</tr>
<tr>
<td>LDR&lt;c&gt;B</td>
<td>LDRB&lt;c&gt;</td>
<td>LDRB (immediate) on page F5-2724, LDRB (literal) on page F5-2727, LDRB (register) on page F5-2729</td>
</tr>
<tr>
<td>LDR&lt;c&gt;BT</td>
<td>LDRBT&lt;c&gt;</td>
<td>LDRBT on page F5-2732</td>
</tr>
<tr>
<td>LDR&lt;c&gt;D</td>
<td>LDRD&lt;c&gt;</td>
<td>LDRD (immediate) on page F5-2735, LDRD (literal) on page F5-2738, LDRD (register) on page F5-2741</td>
</tr>
</tbody>
</table>
### Table K6-1 Pre-UAL instruction syntax for the A32 base instructions (continued)

<table>
<thead>
<tr>
<th>Pre-UAL syntax</th>
<th>UAL equivalent</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR&lt;c&gt;H</td>
<td>LDRH&lt;c&gt;</td>
<td>LDRH (immediate) on page F5-2751, LDRH (literal) on page F5-2755, LDRH (register) on page F5-2757</td>
</tr>
<tr>
<td>LDR&lt;c&gt;SB</td>
<td>LDRSB&lt;c&gt;</td>
<td>LDRSB (immediate) on page F5-2763, LDRSB (literal) on page F5-2766, LDRSB (register) on page F5-2768</td>
</tr>
<tr>
<td>LDR&lt;c&gt;SH</td>
<td>LDRSH&lt;c&gt;</td>
<td>LDRSH (immediate) on page F5-2774, LDRSH (literal) on page F5-2777, LDRSH (register) on page F5-2779</td>
</tr>
<tr>
<td>LDR&lt;c&gt;T</td>
<td>LDRT&lt;c&gt;</td>
<td>LDRT on page F5-2785</td>
</tr>
<tr>
<td>MLA&lt;c&gt;S</td>
<td>MLAS&lt;c&gt;</td>
<td>MLA, MLAS on page F5-2808</td>
</tr>
<tr>
<td>LSLS &lt;Rd&gt;, &lt;Rn&gt;, #0 MOV&lt;c&gt;&lt;Rd&gt;, &lt;Rm&gt;</td>
<td>MOV, MOVS (immediate) on page F5-2812, MOV, MOVS (register) on page F5-2815</td>
<td></td>
</tr>
<tr>
<td>MOV&lt;c&gt;S</td>
<td>MOVS&lt;c&gt;</td>
<td>MOV, MOVS (immediate) on page F5-2812, MOV, MOVS (register) on page F5-2815</td>
</tr>
<tr>
<td>MUL&lt;c&gt;S</td>
<td>MULS&lt;c&gt;</td>
<td>MUL, MULS on page F5-2845</td>
</tr>
<tr>
<td>MVN&lt;c&gt;S</td>
<td>MVNS&lt;c&gt;</td>
<td>MVN, MVNS (immediate) on page F5-2847, MVN, MVNS (register) on page F5-2849, MVN, MVNS (register-shifted register) on page F5-2852</td>
</tr>
<tr>
<td>ORR&lt;c&gt;S</td>
<td>ORRS&lt;c&gt;</td>
<td>ORR, ORRS (immediate) on page F5-2859, ORR, ORRS (register) on page F5-2861, ORR, ORRS (register-shifted register) on page F5-2865</td>
</tr>
<tr>
<td>QADDSUBX</td>
<td>QASX</td>
<td>QASX on page F5-2896</td>
</tr>
<tr>
<td>QSUBADDX</td>
<td>QASX</td>
<td>QASX on page F5-2902</td>
</tr>
<tr>
<td>RSB&lt;c&gt;S</td>
<td>RSBS&lt;c&gt;</td>
<td>RSB, RSBS (immediate) on page F5-2933, RSB, RSBS (register) on page F5-2936, RSB, RSBS (register-shifted register) on page F5-2939</td>
</tr>
<tr>
<td>RSC&lt;c&gt;S</td>
<td>RSCS&lt;c&gt;</td>
<td>RSC, RSCS (immediate) on page F5-2941, RSC, RSCS (register) on page F5-2943, RSC, RSCS (register-shifted register) on page F5-2945</td>
</tr>
<tr>
<td>SADDSUBX</td>
<td>SASX</td>
<td>SASX on page F5-2951</td>
</tr>
<tr>
<td>SBC&lt;c&gt;S</td>
<td>SBCS&lt;c&gt;</td>
<td>SBC, SBCS (immediate) on page F5-2953, SBC, SBCS (register), SBC, SBCS (register-shifted register) on page F5-2958</td>
</tr>
<tr>
<td>SHADDSUBX</td>
<td>SHASX</td>
<td>SHASX on page F5-2975</td>
</tr>
<tr>
<td>SHSUBADDX</td>
<td>SHSAX</td>
<td>SHSAX on page F5-2977</td>
</tr>
<tr>
<td>SMI&lt;c&gt;</td>
<td>SMC&lt;c&gt;</td>
<td>SMC on page F5-2983</td>
</tr>
<tr>
<td>SMLAL&lt;c&gt;S</td>
<td>SMLALS&lt;c&gt;</td>
<td>SMLAL, SMLALS on page F5-2989</td>
</tr>
<tr>
<td>SMULL&lt;c&gt;S</td>
<td>SMULLS&lt;c&gt;</td>
<td>SMULL, SMULLS on page F5-3012</td>
</tr>
</tbody>
</table>
## Table K6-1 Pre-UAL instruction syntax for the A32 base instructions (continued)

<table>
<thead>
<tr>
<th>Pre-UAL syntax</th>
<th>UAL equivalent</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSUBADDX&lt;&lt;</td>
<td>SSAX&lt;&lt;</td>
<td>SSAX on page F5-3026</td>
</tr>
<tr>
<td>STC&lt;&lt;L</td>
<td>STCL&lt;&lt;</td>
<td>STC on page F5-3032</td>
</tr>
<tr>
<td>STM&lt;&lt;EA, STM&lt;&lt;IA</td>
<td>STM&lt;&lt;</td>
<td>STM, STMIA, STMIA on page F5-3049</td>
</tr>
<tr>
<td>STM&lt;&lt;DA, STM&lt;&lt;ED</td>
<td>STMDA&lt;&lt;</td>
<td>STMDA, STMED on page F5-3055</td>
</tr>
<tr>
<td>STM&lt;&lt;DB, STM&lt;&lt;FD</td>
<td>STMDB&lt;&lt;</td>
<td>STMDB, STMFD on page F5-3057</td>
</tr>
<tr>
<td>STM&lt;&lt;IB, STM&lt;&lt;FA</td>
<td>STMIB&lt;&lt;</td>
<td>STMIB, STMFA on page F5-3060</td>
</tr>
<tr>
<td>STR&lt;&lt;B</td>
<td>STRB&lt;&lt;</td>
<td>STRB (immediate) on page F5-3069, STRB (register) on page F5-3073</td>
</tr>
<tr>
<td>STR&lt;&lt;BT</td>
<td>STRBT&lt;&lt;</td>
<td>STRBT on page F5-3076</td>
</tr>
<tr>
<td>STR&lt;&lt;D</td>
<td>STRD&lt;&lt;</td>
<td>STRD (immediate) on page F5-3080, STRD (register) on page F5-3084</td>
</tr>
<tr>
<td>STR&lt;&lt;H</td>
<td>STRH&lt;&lt;</td>
<td>STRH (immediate) on page F5-3098, STRH (register) on page F5-3102</td>
</tr>
<tr>
<td>STR&lt;&lt;T</td>
<td>STRT&lt;&lt;</td>
<td>STRT on page F5-3109</td>
</tr>
<tr>
<td>SUB&lt;&lt;S</td>
<td>SUBS&lt;&lt;</td>
<td>SUB, SUBS (immediate) on page F5-3114, SUB, SUBS (register) on page F5-3118, SUB, SUBS (register-shifted register) on page F5-3121, SUB, SUBS (SP minus immediate) on page F5-3123, SUB, SUBS (SP minus register) on page F5-3126</td>
</tr>
<tr>
<td>SWI</td>
<td>SVC</td>
<td>SVC on page F5-3129</td>
</tr>
<tr>
<td>UADDSUBX</td>
<td>UASX</td>
<td>UASX on page F5-3158</td>
</tr>
<tr>
<td>UHADDSUBX</td>
<td>UHASX</td>
<td>UHASX on page F5-3170</td>
</tr>
<tr>
<td>UHSUDBXX</td>
<td>UHSAX</td>
<td>UHSAX on page F5-3172</td>
</tr>
<tr>
<td>UMLAL&lt;&lt;S</td>
<td>UMLALS&lt;&lt;</td>
<td>UMLAL, UMLALS on page F5-3180</td>
</tr>
<tr>
<td>UMULL&lt;&lt;S</td>
<td>UMULLS&lt;&lt;</td>
<td>UMULL, UMULLS on page F5-3182</td>
</tr>
<tr>
<td>UQADDSUBX</td>
<td>UQASX</td>
<td>UQASX on page F5-3188</td>
</tr>
<tr>
<td>UQSUBADDX</td>
<td>UQASX</td>
<td>UQASX on page F5-3190</td>
</tr>
<tr>
<td>USUBADDX</td>
<td>USAX</td>
<td>USAX on page F5-3204</td>
</tr>
<tr>
<td>UEXT8</td>
<td>UXTB</td>
<td>UXTB on page F5-3216</td>
</tr>
<tr>
<td>UEXT16</td>
<td>UXTH</td>
<td>UXTH on page F5-3220</td>
</tr>
</tbody>
</table>
### K6.1.2 Pre-UAL instruction syntax for the A32 floating-point instructions

Table K6-2 lists the syntax for A32 floating-point instructions that have changed after UAL was introduced.

<table>
<thead>
<tr>
<th>Pre-UAL syntax</th>
<th>UAL equivalent</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FABSD</td>
<td>VABS.F64</td>
<td>VABS on page F6-3275</td>
</tr>
<tr>
<td>FABSS</td>
<td>VABS.F32</td>
<td></td>
</tr>
<tr>
<td>FADDD</td>
<td>VADD.F64</td>
<td>VADD (floating-point) on page F6-3286</td>
</tr>
<tr>
<td>FADDS</td>
<td>VADD.F32</td>
<td></td>
</tr>
<tr>
<td>FCMPEZD</td>
<td>VCMPE.F64</td>
<td>VCMPE on page F6-3345</td>
</tr>
<tr>
<td>FCMPEZS</td>
<td>VCMPE.F32</td>
<td></td>
</tr>
<tr>
<td>FCMZD</td>
<td>VCMP.F64</td>
<td>VCMP on page F6-3342,</td>
</tr>
<tr>
<td>FCMZS</td>
<td>VCMP.F32</td>
<td></td>
</tr>
<tr>
<td>FCONSTD &lt;Dd&gt;, #&lt;imm8&gt;</td>
<td>VMOV.F64 &lt;Dd&gt;, #&lt;fpimm&gt;</td>
<td>VMOV (immediate) on page F6-3505</td>
</tr>
<tr>
<td>FCONSTS &lt;Sd&gt;, #&lt;imm8&gt;</td>
<td>VMOV.F32 &lt;Sd&gt;, #&lt;fpimm&gt;</td>
<td></td>
</tr>
<tr>
<td>FCYD</td>
<td>VMOV.F64</td>
<td>VMOV (register) on page F6-3508</td>
</tr>
<tr>
<td>FCYYS</td>
<td>VMOV.F32</td>
<td></td>
</tr>
<tr>
<td>FCVTDS</td>
<td>VCVT.F64.F32</td>
<td>VCVT (between double-precision and single-precision) on page F6-3350</td>
</tr>
<tr>
<td>FCVTSD</td>
<td>VCVT.F32.F64</td>
<td></td>
</tr>
<tr>
<td>FDIVD</td>
<td>VDIV.F64</td>
<td>VDIV on page F6-3392</td>
</tr>
<tr>
<td>FDIVS</td>
<td>VDIV.F32</td>
<td></td>
</tr>
<tr>
<td>FLDD</td>
<td>VLDR.F64</td>
<td>VLDR (immediate) on page F6-3463</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VLDR (literal) on page F6-3465</td>
</tr>
<tr>
<td>FLDM, FLDMIA</td>
<td>VLD.M.F64</td>
<td>VLDM, VLDMDB, VLDMIA on page F6-3458</td>
</tr>
<tr>
<td>FLDMS</td>
<td>VLD.M.F32</td>
<td></td>
</tr>
<tr>
<td>FLD5</td>
<td>VLDR.F32</td>
<td>VLDR (immediate) on page F6-3463</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VLDR (literal) on page F6-3465</td>
</tr>
<tr>
<td>FMACD</td>
<td>VMLA.F64</td>
<td>VMLA (floating-point) on page F6-3481</td>
</tr>
<tr>
<td>FMACS</td>
<td>VMLA.F32</td>
<td></td>
</tr>
<tr>
<td>FMDHR &lt;Dd&gt;, &lt;Rt&gt;</td>
<td>VMOV &lt;Dd[1]&gt;, &lt;Rt&gt;</td>
<td>VMOV (general-purpose register to scalar) on page F6-3512</td>
</tr>
<tr>
<td>FMDLR &lt;Dd&gt;, &lt;Rt&gt;</td>
<td>VMOV &lt;Dd[0]&gt;, &lt;Rt&gt;</td>
<td></td>
</tr>
<tr>
<td>FMDRR</td>
<td>VMOV</td>
<td>VMOV (between two general-purpose registers and a doubleword floating-point register) on page F6-3503</td>
</tr>
<tr>
<td>FMDRH &lt;Rt&gt;, &lt;Dd&gt;</td>
<td>VMOV &lt;Rt&gt;, &lt;Dd[1]&gt;</td>
<td>VMOV (scalar to general-purpose register) on page F6-3516</td>
</tr>
<tr>
<td>FMRDL &lt;Rt&gt;, &lt;Dd&gt;</td>
<td>VMOV &lt;Rt&gt;, &lt;Dd[0]&gt;</td>
<td></td>
</tr>
</tbody>
</table>
### Table K6-2 Pre-UAL instruction syntax for A32 floating-point instructions (continued)

<table>
<thead>
<tr>
<th>Pre-UAL syntax</th>
<th>UAL equivalent</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMRRD</td>
<td>VMOV</td>
<td>VMOV (between two general-purpose registers and a doubleword floating-point register) on page F6-3503</td>
</tr>
<tr>
<td>FMRRS</td>
<td>VMOV</td>
<td>VMOV (between two general-purpose registers and two single-precision registers) on page F6-3518</td>
</tr>
<tr>
<td>FMRS</td>
<td>VMOV</td>
<td>VMOV (between general-purpose register and single-precision) on page F6-3514</td>
</tr>
<tr>
<td>FMRX</td>
<td>VMRS</td>
<td>VMRS on page F6-3525</td>
</tr>
<tr>
<td>FMSCD</td>
<td>VMMLS.F64</td>
<td>VNMLS on page F6-3550</td>
</tr>
<tr>
<td>FMSCS</td>
<td>VMMLS.F32</td>
<td></td>
</tr>
<tr>
<td>FMSR</td>
<td>VMOV</td>
<td>VMOV (between general-purpose register and single-precision) on page F6-3514</td>
</tr>
<tr>
<td>FMSRR</td>
<td>VMOV</td>
<td>VMOV (between two general-purpose registers and two single-precision registers) on page F6-3518</td>
</tr>
<tr>
<td>FMSTAT</td>
<td>VMRS APSR_nzcv, FPSCR</td>
<td>VMRS on page F6-3525</td>
</tr>
<tr>
<td>FMULD</td>
<td>VMUL.F64</td>
<td>VMUL (floating-point) on page F6-3530</td>
</tr>
<tr>
<td>FMULS</td>
<td>VMUL.F32</td>
<td></td>
</tr>
<tr>
<td>FMXR</td>
<td>VMRS</td>
<td>VMRS on page F6-3528</td>
</tr>
<tr>
<td>FNECD</td>
<td>VNEG.F64</td>
<td>VNEG on page F6-3545</td>
</tr>
<tr>
<td>FNEG</td>
<td>VNEG.F32</td>
<td></td>
</tr>
<tr>
<td>FNMACD</td>
<td>VMMLS.F64</td>
<td>VNMLS on page F6-3550</td>
</tr>
<tr>
<td>FNMACS</td>
<td>VMMLS.F32</td>
<td></td>
</tr>
<tr>
<td>FMMSCD</td>
<td>VNMLA.F64</td>
<td>VNMLA on page F6-3548</td>
</tr>
<tr>
<td>FMSCS</td>
<td>VNMLA.F32</td>
<td></td>
</tr>
<tr>
<td>FNMULD</td>
<td>VMUL.F64</td>
<td>VNMUL on page F6-3552</td>
</tr>
<tr>
<td>FNMULS</td>
<td>VMUL.F32</td>
<td></td>
</tr>
<tr>
<td>FSHTOD</td>
<td>VCVT.F64.S16</td>
<td>VCVT (between floating-point and fixed-point, floating-point) on page F6-3364</td>
</tr>
<tr>
<td>FSHTOS</td>
<td>VCVT.F32.S16</td>
<td></td>
</tr>
<tr>
<td>FSITOD</td>
<td>VCVT.F64.S32</td>
<td>VCVT (between floating-point and integer, Advanced SIMD) on page F6-3354, VCVTR on page F6-3386</td>
</tr>
<tr>
<td>FSITOS</td>
<td>VCVT.F32.S32</td>
<td></td>
</tr>
<tr>
<td>FSLTOD</td>
<td>VCVT.F64.S32</td>
<td>VCVT (between floating-point and fixed-point, floating-point) on page F6-3364</td>
</tr>
<tr>
<td>FSLTOS</td>
<td>VCVT.F32.S32</td>
<td></td>
</tr>
<tr>
<td>FSQRTD</td>
<td>VSQRT.F64</td>
<td>VSQRT on page F6-3710</td>
</tr>
<tr>
<td>FSQRTS</td>
<td>VSQRT.F32</td>
<td></td>
</tr>
<tr>
<td>FSTD</td>
<td>VSTR</td>
<td>VSTR on page F6-3749</td>
</tr>
</tbody>
</table>
Table K6-2 Pre-UAL instruction syntax for A32 floating-point instructions (continued)

<table>
<thead>
<tr>
<th>Pre-UAL syntax</th>
<th>UAL equivalent</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSTMD, FSTMIA</td>
<td>VSTM.F64</td>
<td>VSTM, VSTMDB, VSTMIA on page F6-3744</td>
</tr>
<tr>
<td>FSTMS</td>
<td>VSTM.F32</td>
<td></td>
</tr>
<tr>
<td>FSTS</td>
<td>VSTR</td>
<td>VSTR on page F6-3749</td>
</tr>
<tr>
<td>FSUBD</td>
<td>VSUB.F64</td>
<td>VSUB (floating-point) on page F6-3751</td>
</tr>
<tr>
<td>FSUBS</td>
<td>VSUB.F32</td>
<td></td>
</tr>
<tr>
<td>FTOSHD</td>
<td>VCVT.S16.F64</td>
<td></td>
</tr>
<tr>
<td>FTOSHS</td>
<td>VCVT.S16.F23</td>
<td></td>
</tr>
<tr>
<td>FTOSID</td>
<td>VCVT.S32.F64</td>
<td>VCVT (between floating-point and integer, Advanced SIMD) on page F6-3354</td>
</tr>
<tr>
<td>FTOsis</td>
<td>VCVT.S32.F32</td>
<td></td>
</tr>
<tr>
<td>FTOsIzd</td>
<td>VCVTR.S32.F64</td>
<td>VCVTR on page F6-3386</td>
</tr>
<tr>
<td>FTOsIzs</td>
<td>VCVTR.S32.F32</td>
<td></td>
</tr>
<tr>
<td>FTOslD</td>
<td>VCVT.S32.F64</td>
<td>VCVT (between floating-point and fixed-point, floating-point) on page F6-3364</td>
</tr>
<tr>
<td>FTOslS</td>
<td>VCVT.S32.F32</td>
<td></td>
</tr>
<tr>
<td>FTOuHd</td>
<td>VCVT.U16.F64</td>
<td></td>
</tr>
<tr>
<td>FTOuhs</td>
<td>VCVT.U16.F32</td>
<td></td>
</tr>
<tr>
<td>FTOuid</td>
<td>VCVT.U32.F64</td>
<td>VCVT (between floating-point and integer, Advanced SIMD) on page F6-3354</td>
</tr>
<tr>
<td>FTOuis</td>
<td>VCVT.U32.F32</td>
<td></td>
</tr>
<tr>
<td>FTOuiZd</td>
<td>VCVTR.U32.F64</td>
<td>VCVTR on page F6-3386</td>
</tr>
<tr>
<td>FTOuiZS</td>
<td>VCVTR.U32.F32</td>
<td></td>
</tr>
<tr>
<td>FTOuld</td>
<td>VCVT.U32.F64</td>
<td>VCVT (between floating-point and fixed-point, floating-point) on page F6-3364</td>
</tr>
<tr>
<td>FTOulS</td>
<td>VCVT.U32.F32</td>
<td></td>
</tr>
<tr>
<td>FUHTOD,</td>
<td>VCVT.F64.U16</td>
<td></td>
</tr>
<tr>
<td>FUHTOS</td>
<td>VCVT.F64.U16</td>
<td></td>
</tr>
<tr>
<td>FUITOD</td>
<td>VCVT.F64.U32</td>
<td>VCVT (between floating-point and integer, Advanced SIMD) on page F6-3354</td>
</tr>
<tr>
<td>FUITOS</td>
<td>VCVT.F32.U32</td>
<td></td>
</tr>
<tr>
<td>FULTOD</td>
<td>VCVT.F64.U32</td>
<td>VCVT (between floating-point and fixed-point, floating-point) on page F6-3364</td>
</tr>
<tr>
<td>FULTOS</td>
<td>VCVT.F32.U32</td>
<td></td>
</tr>
</tbody>
</table>
K6.1.3 FCONST

The syntax of FCONST is

\[
\text{FCONST<dest><c> <Fd>, #<imm8>}
\]

where:

<dest> Specifies the destination data type. It must be one of:

\( S \). Single-precision floating-point.
\( D \). Double-precision floating-point.

<c> This is an optional field. It specifies the condition under which the instruction is executed. See Conditional execution on page F2-2407 for the range of available conditions and their encoding. If <c> is omitted, it defaults to \( \text{always} \) (AL).

<Fd> Specifies the destination register. It must be one of:

\(<Dd>\). 64-bit name of the SIMD&FP destination register.
\(<Sd>\). 32-bit name of the SMID&FP destination register.

<imm8> Specifies the immediate value used to generate the floating-point constant.

\[
\text{FCONSTD<c>} <Dd>, #<fpimm>
\]
\[
\text{FCONSTS<c>} <Sd>, #<fpimm>
\]
Appendix K7
Address Translation Examples

This appendix gives examples of address translations using the translation regimes described in Chapter D4 The AArch64 Virtual Memory System Architecture and Chapter G4 The AArch32 Virtual Memory System Architecture. It contains the following sections:

- AArch64 Address translation examples on page K7-5552.
- AArch32 Address translation examples on page K7-5565.

Note
This chapter gives examples of translation table lookups for the ARMv8 address translation stages. It does not define any part of the address translation mechanism. If any information in this appendix appears to contradict the information in Chapter D4 The AArch64 Virtual Memory System Architecture or Chapter G4 The AArch32 Virtual Memory System Architecture then the information in Chapter D4 or Chapter G4 must be taken as the definition of the required behavior.
K7.1 AArch64 Address translation examples

Figure D4-1 on page D4-1727 shows the VMSAv8 address translation stages that are controlled by an Exception level that is using AArch64. The VMSAv8-64 address translation system on page D4-1726 describes the VMSAv8-64 address translation scheme. This section gives examples of the use of that scheme, for common translation requirements.

System registers relevant to MMU operation on page D4-1730 specifies the relevant registers, including the TCR and TTBR, or TTBRs, for each stage of address translation.

For any stage of translation, a TCR.TnSZ field indicates the supported input address size. For a stage of address translation controlled from an Exception level using AArch64, the supported input address size is 2(64-TnSZ).

This section describes:

• Performing the initial lookup, for an address for which the initial lookup is either:
  — At the highest lookup level used for the appropriate translation granule size.
  — Because of the concatenation of translation tables at the initial lookup level, one level down from the highest level used for the translation granule size.

These descriptions take account of the following cases:

— The IA size is smaller than the largest size for the translation level, see Reduced IA width on page D4-1740.
— For a stage 2 translation, translation tables are concatenated, to move the initial lookup level down by one level, see Concatenated translation tables on page D4-1741.

For examples of performing the initial lookup, see Examples of performing the initial lookup.

• The full translation flow for resolving a page of memory. These examples describe resolving the largest IA size supported by the initial lookup level. For these examples, see Full translation flows for VMSAv8-64 address translation on page K7-5559.

K7.1.1 Examples of performing the initial lookup

The address ranges used for the initial translation table lookup depend on the translation granule, as described in:

• Performing the initial lookup using the 4KB translation granule.
• Performing the initial lookup using the 16KB granule on page K7-5555.
• Performing the initial lookup using the 64KB translation granule on page K7-5557.

Performing the initial lookup using the 4KB translation granule

This subsection describes examples of the initial lookup when using the 4KB translation granule that Table D4-12 on page D4-1746 shows as starting at level 0 or at level 1. It includes those stage 2 translations where concatenation of translation tables is required for the lookup to start at level 1. This means that it gives specific examples of the mechanisms described in The VMSAv8-64 address translation system on page D4-1726.

—— Note ——

For stage 2 translations, the same principles apply to an initial lookup that Table D4-12 on page D4-1746 shows as starting at level 1. In this case, for some IA sizes concatenation of translation tables means the lookup can, instead, start at level 2.

The following subsections describe these examples of the initial lookup:

• Initial lookup at level 0, 4KB translation granule on page K7-5553.
• Initial lookup at level 1, 4KB translation granule on page K7-5553.

In all cases, for a stage 2 translation, the VTCR_EL2.SL0 field must indicate the required initial lookup level, and this level must be consistent with the value of the VTCR_EL2.T0SZ field, see Overview of stage 2 translations, 4KB granule on page D4-1746.
Appendix K7 Address Translation Examples
K7.1 AArch64 Address translation examples

Initial lookup at level 0, 4KB translation granule

This subsection describes initial lookups with an input address width of \((n+1)\) bits, meaning the input address is \(\text{IA}[n:0]\). As Table D4-12 on page D4-1746 shows, a stage 1 or stage 2 initial lookup at level 0 is required when \(39 \leq n \leq 47\). For these lookups:

- \(\text{TTBR}[47:(n-35)]\) specify the translation table base address.
- \(\text{Bits}[n:39]\) of the input address are \(\text{bits}[(n-36):3]\) of the descriptor offset in the translation table.

Note

This means that, when the input address width is less than 48 bits

- The size of the translation table is reduced.
- More low-order bits of the TTBR are required to specify the translation table base address.
- Fewer input address bit are used to specify the descriptor offset in the translation table.

For example, if the input address width is 46 bits:

- The translation table size is 1KB,
- \(\text{TTBR}\) bits\([47:10]\) specify the translation table base address.
- Input address bits\([45:39]\) specify bits\([9:3]\) of the descriptor offset.

Figure K7-1 shows this lookup.

Initial lookup at level 1, 4KB translation granule

This subsection describes initial lookups with an input address width of \((n+1)\) bits, meaning the input address is \(\text{IA}[n:0]\).

For a stage 1 or stage 2 initial lookup at level 1, without use of concatenated translation tables

As Table D4-12 on page D4-1746 shows, this applies to \(\text{IA}[n:0]\), where \(30 \leq n \leq 38\). For these lookups:

- There is a single translation table at this level.
- \(\text{TTBR}[47:(n-26)]\) specify the translation table base address.
- \(\text{Bits}[n:30]\) of the input address are \(\text{bits}[(n-27):3]\) of the descriptor offset in the translation table.

Figure K7-2 on page K7-5554 shows this lookup.
For a stage 2 initial lookup at level 1, with concatenated translation tables

As Table D4-12 on page D4-1746 shows, this applies to IA[n:0], where 39 ≤ n ≤ 42. For these lookups:

- There are 2(\(n-38\)) concatenated translation tables at this level.
- These concatenated translation tables must be aligned to 2(\(n-38\))×4KB. This means TTBR[\((n-27):12\)] must be zero.
- TTBR[\(47:(n-26)\)] specify the base address of the block of concatenated translation tables.
- Bits[\(n:30\)] of the input address are bits[\((n-27):3\)] of the descriptor offset from the base address of the block of concatenated translation tables.

Figure K7-3 shows this lookup.

Supported input address range is IPA[\(y:0\)], 4 ≤ x ≤ 16, \(y = x + 26\).

† For a Non-secure EL1&0 stage 1 translation, the IPA of the descriptor. Otherwise, the PA of the descriptor.

* Field has additional properties to the default RES0 definition, see the register description for more information.

Figure K7-3 Initial lookup for VMSAv8-64 using the 4KB granule, starting at level 1, with concatenation
Performing the initial lookup using the 16KB granule

This subsection describes examples of the initial lookup when using the 16KB translation granule that Table D4-15 on page D4-1750 shows as starting at level 0 or at level 1. It includes those stage 2 translations where concatenation of translation tables is required for the lookup to start at level 1. This means that it gives specific examples of the mechanisms described in The VMSAv8-64 address translation system on page D4-1726.

--- Note ---

For stage 2 translations, the same principles apply to an initial lookup that Table D4-15 on page D4-1750 shows as starting at level 1. In this case, for some IA sizes concatenation of translation tables means the lookup can, instead, start at level 2.

The following subsections describe these examples of the initial lookup:

- Initial lookup at level 0, 16KB translation granule.
- Initial lookup at level 1, 16KB translation granule on page K7-5556.

In all cases, for a stage 2 translation, the VTCR_EL2.SL0 field must indicate the required initial lookup level, and this level must be consistent with the value of the VTCR_EL2.T0SZ field, see Overview of stage 2 translations, 16KB granule on page D4-1750.

**Initial lookup at level 0, 16KB translation granule**

This subsection describes initial lookups with an input address width of \((n+1)\) bits, meaning the input address is IA\([n:0]\). As Table D4-14 on page D4-1749 shows, the only case where an address translation using the 16KB granule starts at level 0 is a stage 1 translation of a 48-bit input address, IA\([47:0]\). For this lookup:

- The required translation table has only two entries, meaning its size is 16 bytes, and it must be aligned to 16 bytes.
- TTBR\([47:4]\) specify the translation table base address.
- Bit\([47]\) of the input address is bits\([3]\) of the descriptor offset in the translation table.

Figure K7-4 shows this lookup.

--- Figure K7-4 Initial lookup for VMSAv8-64 using the 16KB granule, starting at level 0 ---

Supported input address range is IA\([47:0]\). The field marked ‡ is RES0*.

† For a Non-secure EL1&0 stage 1 translation, the IPA of the descriptor. Otherwise, the PA of the descriptor.

* Field has additional properties to the default RES0 definition, see the register description for more information.
**Initial lookup at level 1, 16KB translation granule**

This subsection describes initial lookups with an input address width of \( (n+1) \) bits, meaning the input address is \( IA[n:0] \).

**For a stage 1 or stage 2 initial lookup at level 1, without use of concatenated translation tables**

As Table D4-15 on page D4-1750 shows, this applies to \( IA[n:0] \), where \( 36 \leq n \leq 46 \). For these lookups:

- There is a single translation table at this level.
- \( TTBR[47:(n-32)] \) specify the translation table base address.
- Bits\([n:36]\) of the input address are \( \text{bits}[(n-33):3] \) of the descriptor offset in the translation table.

Figure K7-5 shows this lookup.

![Initial lookup for VMSAv8-64 using the 16KB granule, starting at level 1, without concatenation](image)

**For a stage 2 initial lookup at level 1, with concatenated translation tables**

As Table D4-15 on page D4-1750 shows, the only case where an address translation using the 16KB granule starts at level 1 because of concatenation of translation tables is a stage 2 translation of a 48-bit input address, \( IA[47:0] \). For this lookup:

- There are two concatenated translation tables at this level.
- These concatenated translation tables must be aligned to \( 2 \times 16KB \). This means \( TTBR[14] \) must be zero.
- \( TTBR[47:15] \) specify the base address of the block of two concatenated translation tables.
- Bits\([47:36]\) of the input address are \( \text{bits}[14:3] \) of the descriptor offset from the base address of the block of concatenated translation tables.

Figure K7-6 on page K7-5557 shows this lookup.
This subsection describes examples of the initial lookup when using the 64KB translation granule that Table D4-18 on page D4-1754 shows as starting at level 1 or at level 2. It includes those stage 2 translations where concatenation of translation tables is required for the lookup to start at level 2. This means that it gives specific examples of the mechanisms described in *The VMSAv8-64 address translation system* on page D4-1726.

---

**Note**

For stage 2 translations, the same principles apply to an initial lookup that Table D4-18 on page D4-1754 shows as starting at level 2. In this case, for some IA sizes concatenation of translation tables means the lookup can, instead, start at level 3.

The following subsections describe these examples of the initial lookup:

- **Initial lookup at level 1, 64KB translation granule.**
- **Initial lookup at level 2, 64KB translation granule on page K7-5558.**

In all cases, for a stage 2 translation, the VTCR_EL2.SL0 field must indicate the required initial lookup level, and this level must be consistent with the value of the VTCR_EL2.T0SZ field, see *Overview of stage 2 translations, 64KB granule* on page D4-1754.

**Initial lookup at level 1, 64KB translation granule**

This subsection describes initial lookups with an input address width of \((n+1)\) bits, meaning the input address is \(IA[n:0]\). As Table D4-18 on page D4-1754 shows, a stage 1 or stage 2 initial lookup at level 1 is required when \(42 \leq n \leq 47\). For these lookups:

- The size of the translation table is \(2^{(n-39)}\) bytes. This means the size of the translation table, at this level, is always less than the granule size. The address of this translation table must align to the size of the table.
- Bits\([n:42]\) of the input address are bits\([(n-39):3]\) of the descriptor offset in the translation table.
- Bits\([47:(n-38)]\) of the TTBR specify the translation table base address.

Figure K7-7 on page K7-5558 shows this lookup.
This subsection describes initial lookups with an input address width of \((n+1)\) bits, meaning the input address is \(IA[y:0]\).

For a stage 1 or stage 2 initial lookup at level 2, without the use of concatenated translation tables

As Table D4-18 on page D4-1754 shows, this applies to \(IA[y:0]\), where \(29 \leq n \leq 41\). For these lookups:

- There is a single translation table at this level.
- \(TTBR[47:(n-25)]\) of the specify the translation table base address.
- Bits\([n:29]\) of the input address are bits\([n-26]:3\) of the descriptor offset in the translation table.

Supported input address range is \(IA[y:0], 4 \leq x \leq 9, y = x + 38\). When \(y\) is 47 the field marked ‡ is absent.

† For a Non-secure EL1&0 stage 1 translation, the IPA of the descriptor. Otherwise, the PA of the descriptor.

* Field has additional properties to the default RES0 definition, see the register description for more information.

---

**Figure K7-8 Initial lookup for VMSA8-64 using the 64KB granule, starting at level 2, without concatenation**
For a stage 2 initial lookup at level 2, with concatenated translation tables

As Table D4-18 on page D4-1754 shows, this applies to IA\[n:0\], where 42 ≤ n ≤ 45. For these lookups:

- There are 2\(^{(m-41)}\) concatenated translation tables at this level.
- These concatenated translation tables must be aligned to 2\(^{(m-41)}\)×64KB. This means TTBR\[(n-26):16\] must be zero.
- TTBR\[47:(n-25)\] specify the base address of the block of translation tables.
- Bits\[n:42\] of the input address are bits\[(n-26):16\] of the descriptor offset from the base address of the block of translation tables.

Figure K7-9 shows this lookup.

**Figure K7-9 Initial lookup for VMSAv8-64 using the 64KB granule, starting at level 2, with concatenation**

**K7.1.2 Full translation flows for VMSAv8-64 address translation**

In a translation table walk, only the first lookup uses the translation table base address from the appropriate TTBR. Subsequent lookups use a combination of address information from:

- The table descriptor read in the previous lookup.
- The input address.

This section describes example full translation flows, from the initial lookup to the address of a memory page. The example flows:

- Resolve the maximum-sized IA range supported by the initial lookup level.
- Do not have any concatenation of translation tables.
- Cover only the 4KB and the 64KB translation granules.

*Examples of performing the initial lookup on page K7-552* described how either reducing the IA range or concatenating translation tables affects the initial lookup.

**Note**

Reducing the IA range or concatenating translation tables affects only the initial lookup.

The following sections describe full VMSAv8-64 translation flows, down to an entry for a memory page:

- *The address and properties fields shown in the translation flows on page K7-5560.*
- *Full translation flow using the 4KB granule and starting at level 0 on page K7-5561.*
- *Full translation flow using the 4KB granule and starting at level 1 on page K7-5562.*
- *Full translation flow using the 64KB granule and starting at level 1 on page K7-5563.*
- *Full translation flow using the 64KB granule and starting at level 2 on page K7-5564.*
The address and properties fields shown in the translation flows

For the Non-secure EL1&0 stage 1 translation:

- Any descriptor address is the IPA of the required descriptor.
- The final output address is the IPA of the block or page.

In these cases, an EL1&0 stage 2 translation is performed to translate the IPA to the required PA.

For all other translations, the final output address is the PA of the block or page, and any descriptor address is the PA of the descriptor.

Properties indicates register or translation table fields that return information, other than address information, about the translation or the targeted memory region. For more information see Memory attribute fields in the VMSAv8-64 translation table format descriptors on page D4-1778.
Full translation flow using the 4KB granule and starting at level 0

Figure K7-10 shows the complete translation flow for a stage 1 translation table walk for a 48-bit input address. This lookup must start with a level 0 lookup. For more information about the fields shown in the figure see The address and properties fields shown in the translation flows on page K7-5560.

For details of Properties fields, see the register or descriptor description.

* Field has additional properties to the default RES0 definition, see the register description for more information.

Figure K7-10 Complete stage 1 translation of a 48-bit address using the 4KB translation granule
If the level 1 lookup or level 2 lookup returns a block descriptor then the translation table walk completes at that level.

Figure K7-10 on page K7-5561 shows a stage 1 translation. The only difference for a stage 2 translation is that bits[63:58] of the Table descriptors are SBZ.

**Full translation flow using the 4KB granule and starting at level 1**

Figure K7-11 shows the complete translation flow for a stage 1 translation table walk for a 39-bit input address. This lookup must start with a level 1 lookup. For more information about the fields shown in the figure see The address and properties fields shown in the translation flows on page K7-5560.

For details of Properties fields, see the register or descriptor description.

* Field has additional properties to the default RES0 definition, see the register description for more information.

**Figure K7-11 Complete stage 1 translation of a 39-bit address using the 4KB translation granule**

If the level 1 lookup or the level 2 lookup returns a block descriptor then the translation table walk completes at that level.
Figure K7-11 on page K7-5562 shows a stage 1 translation. The only difference for a stage 2 translation is that bits[63:58] of the Table descriptors are SBZ.

Comparing this translation with the translation for a 48-bit address, shown in Figure K7-10 on page K7-5561, shows how the translation for the 42-bit address start the same lookup process one stage later.

**Full translation flow using the 64KB granule and starting at level 1**

Figure K7-10 on page K7-5561 shows the complete translation flow for a stage 1 translation table walk for a 48-bit input address. This lookup must start with a level 0 lookup. For more information about the fields shown in the figure see *The address and properties fields shown in the translation flows on page K7-5560*.

For details of Properties fields, see the register or descriptor description.

* Field has additional properties to the default RES0 definition, see the register description for more information.

Figure K7-12 shows a stage 1 translation. The only difference for a stage 2 translation is that bits[63:58] of the Table descriptors are SBZ.
The level 1 lookup resolves only 6 bits of the input address. As described in *Performing the initial lookup using the 64KB translation granule* on page K7-5557, this means:

- The translation table size for this level is only 512 bytes.
- The required translation table alignment for this level is 512 bytes.
- The Base address field in the TTBR is extended, at the low-order end, to be bits[47:9].

**Full translation flow using the 64KB granule and starting at level 2**

*Figure K7-11 on page K7-5562 shows the complete translation flow for a stage 1 translation table walk for a 42-bit input address. This lookup must start with a level 2 lookup. For more information about the fields shown in the figure see *The address and properties fields shown in the translation flows* on page K7-5560.*

*Figure K7-13 Complete stage 1 translation of a 42-bit address using the 64KB translation granule*

If the level 2 lookup returns a block descriptor then the translation table walk completes at that level.

*Figure K7-13 shows a stage 1 translation. The only difference for a stage 2 translation is that bits[63:58] of the Table descriptors are SBZ.*

Comparing this translation with the translation for a 48-bit address, shown in *Figure K7-12 on page K7-5563,* shows:

- The translation for the 42-bit address starts the same lookup process one stage later.
- Because the initial lookup resolves 13 bits of address:
  - The translation table size for this level is 64KB.
  - The required translation table alignment for this level is 64KB.
  - The Base address field in the TTBR is bits[47:16].
K7.2 AArch32 Address translation examples

The following sections give address translation examples for the VMSAv8-32 address translation formats:

- Address translation examples using the VMSAv8-32 Short descriptor translation table format.
- Address translation examples using the VMSAv8-32 Long descriptor translation table format on page K7-5570.

K7.2.1 Address translation examples using the VMSAv8-32 Short descriptor translation table format

VMSAv8-32 Short-descriptor translation table format descriptors on page G4-4041 describes the memory section and page option for a single VMSAv8-32 address translation. The following sections show the full translation flow for each of these options:

- Translation flow for a Supersection on page K7-5566.
- Translation flow for a Section on page K7-5567.
- Translation flow for a Large page on page K7-5568.
- Translation flow for a Small page on page K7-5569.

The address and Properties fields shown in the translation flows on page K7-5570 summarizes the information returned by the lookup.
Translation flow for a Supersection

Figure K7-14 shows the complete translation flow for a Supersection. For more information about the fields shown in this figure see The address and Properties fields shown in the translation flows on page K7-5570.

Figure K7-14 VMSAv8-32 Short-descriptor Supersection address translation

Note

Figure K7-14 shows how, when the input address, the VA, addresses a Supersection, the top four bits of the Supersection index bits of the address overlap the bottom four bits of the Table index bits. For more information, see Additional requirements for Short-descriptor format translation tables on page G4-4044.
Translation flow for a Section

Figure K7-15 shows the complete translation flow for a Section. For more information about the fields shown in this figure see The address and Properties fields shown in the translation flows on page K7-5570.

<table>
<thead>
<tr>
<th>31</th>
<th>32-N</th>
<th>7-6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table index</td>
<td>Section index</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Input address

<table>
<thead>
<tr>
<th>31</th>
<th>14-N</th>
<th>7-6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translation base</td>
<td>RES0</td>
<td>Properties</td>
<td></td>
</tr>
</tbody>
</table>

TTBR

<table>
<thead>
<tr>
<th>39</th>
<th>32</th>
<th>31</th>
<th>14-N</th>
<th>7-6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translation base</td>
<td>Table index</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Level 1 descriptor address

<table>
<thead>
<tr>
<th>31</th>
<th>20</th>
<th>19</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Section base address</td>
<td>Properties</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Level 1 Section descriptor

<table>
<thead>
<tr>
<th>39</th>
<th>32</th>
<th>31</th>
<th>20</th>
<th>19</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Section base address</td>
<td>Section index</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Output address, A[39:0]

‡ This field is absent if N is 0
For a translation based on TTBR0, N is the value of TTBCR.N
For a translation based on TTBR1, N is 0
For details of Properties fields, see the register or descriptor description.

Figure K7-15 VMSAv8-32 Short-descriptor Section address translation
Translation flow for a Large page

Figure K7-16 shows the complete translation flow for a Large page. For more information about the fields shown in this figure see The address and Properties fields shown in the translation flows on page K7-5570.

Figure K7-16 shows how, when the input address, the VA, addresses a Large page, the top four bits of the page index overlap the bottom four bits of the level 1 table index. For more information, see Additional requirements for Short-descriptor format translation tables on page G4-4044.

— Note —-

Figure K7-16 shows how, when the input address, the VA, addresses a Large page, the top four bits of the page index bits of the address overlap the bottom four bits of the level 1 table index bits. For more information, see Additional requirements for Short-descriptor format translation tables on page G4-4044.
Translation flow for a Small page

Figure K7-17 shows the complete translation flow for a Small page. For more information about the fields shown in this figure see The address and Properties fields shown in the translation flows on page K7-5570.

For a translation based on TTBR0, N is the value of TTBCR.N
For a translation based on TTBR1, N is 0

For details of Properties fields, see the register or descriptor description.

Figure K7-17 VMSAv8-32 Short-descriptor Small page address translation
The address and Properties fields shown in the translation flows

For the Non-secure PL1&0 stage 1 translation tables:

- Any descriptor address is the IPA of the required descriptor.
- The final output address is the IPA of the Section, Supersection, Large page, or Small page.

In these cases, a PL1&0 stage 2 translation is performed to translate the IPA to the required PA.

Otherwise, the address is the PA of the descriptor, Section, Supersection, Large page, or Small page.

Properties indicates register or translation table fields that return information, other than address information, about the translation or the targeted memory region. For more information see Information returned by a translation table lookup on page G4-4036, and the description of the register or translation table descriptor.

For translations using the Short-descriptor translation table format, VMSAv8-32 Short-descriptor translation table format descriptors on page G4-4041 describes the descriptors formats.

K7.2.2 Address translation examples using the VMSAv8-32 Long descriptor translation table format

As described in Translation table walks, when using the VMSAv8-32 Long-descriptor translation table format on page G4-4063, in a translation table walk, only the first lookup uses the translation table base address from the appropriate TTBR. Subsequent lookups use a combination of address information from:

- The table descriptor read in the previous lookup.
- The input address.

The following sections give examples of full VMSAv8-32 Long-descriptor format address translation flows, down to an entry for a 4KB page:

- Full translation flow, starting at level 1 lookup on page K7-5571.
- Full translation flow, starting at level 2 lookup on page K7-5572.

The address and Properties fields shown in the translation flows summarizes the information returned by the lookup.
Full translation flow, starting at level 1 lookup

Figure K7-18 shows the complete translation flow for a VMSAv8-32 Long-descriptor stage 1 translation table walk that starts with a level 1 lookup. For more information about the fields shown in the figure see The address and Properties fields shown in the translation flows on page K7-5570.

For details of Properties fields, see the register or descriptor description.
‡ See the lookup description for more information about bits [40:47] of the TTBR and descriptors

Figure K7-18 Complete VMSAv8-32 Long-descriptor format stage 1 translation, starting at level 1

If the level 1 lookup or the level 2 lookup returns a block descriptor then the translation table walk completes at that level.

If bits [47:40] of the TTBR or the descriptor are not zero then the lookup will generate an Address size fault, see Address size fault on page G4-4119.
Appendix K7 Address Translation Examples
K7.2 AArch32 Address translation examples

A stage 2 translation that starts at a level 1 lookup differs from the translation shown in Figure K7-18 on page K7-5571 only as follows:

- The possible values of \( n \) are 4-13, to support an input address of between 31 and 40 bits.
- A descriptor and output addresses are always PAs.

Full translation flow, starting at level 2 lookup

Figure K7-19 shows the complete translation flow for a stage 1 VMSAv8-32 Long-descriptor translation table walk that starts at a level 2 lookup. For more information about the fields shown in the figure see The address and Properties fields shown in the translation flows on page K7-5570.

Figure K7-19 Complete VMSAv8-32 Long-descriptor format stage 1 translation, starting at level 2

If the level 2 lookup returns a block descriptor then the translation table walk completes at that level.

If bits[47:40] of the TTBR or the descriptor are not zero then the lookup will generate an Address size fault, see Address size fault on page G4-4119.

A stage 2 translation that starts at a level 2 lookup differs from the translation shown in Figure K7-19 only as follows:

- The possible values of \( n \) are 7-16, to support an input address of up to 34 bits.
- The descriptor and output addresses are always PAs.
The address and Properties fields shown in the translation flows

For the Non-secure PL1&0 stage 1 translation:

- Any descriptor address is the IPA of the required descriptor.
- The final output address is the IPA of the block or page.

In these cases, a PL1&0 stage 2 translation is performed to translate the IPA to the required PA.

For all other translations, the final output address is the PA of the block or page, and any descriptor address is the PA of the descriptor.

Properties indicates register or translation table fields that return information, other than address information, about the translation or the targeted memory region. For more information see Information returned by a translation table lookup on page G4-4036, and the description of the register or translation table descriptor.

For translations using the Long-descriptor translation table format, VMSAv8-32 Long-descriptor translation table format descriptors on page G4-4050 describes the descriptors formats.
Appendix K8
Example OS Save and Restore Sequences

This appendix provides possible OS Save and Restore sequences for a v8 Debug implementation. It contains the following sections:

- Save Debug registers on page K8-5576.
- Restore Debug registers on page K8-5578.
K8.1 Save Debug registers

This section shows how to save the registers that are used by an external debugger.

; On entry, X0 points to a block to save the debug registers in.
; Returns the pointer beyond the block and corrupts X1-X3

SaveDebugRegisters
    ; (1) Set OS lock.
    MOV   X2,#1     ; Set the OS lock. In AArch64 state, the OS lock
    MSR   OSLAR_EL1,X2     ; is writable via OSLAR.
    ISB                             ; Context synchronization event

    ; (2) Walk through the registers, saving them
    MRS   X1,OSDTRRX_EL1           ; Read DTRRX
    MRS   X2,OSDTRTX_EL1           ; Read DTRTX
    STP   W1,W2,[X0],#8            ; Save { DTRRX, DTRTX }
    MRS   X1,OSECCR_EL1            ; Read ECCR
    MRS   X2,MDSCR_EL1             ; Read DSCR
    STP   W1,W2,[X0],#8            ; Save { ECCR, DSCR }

    [ AARCH32_SUPPORTED
    MRS   X1,DBGVCR32_EL2          ; Read DBGVCR
    MRS   X2,DBGCLAIMCLR_EL1       ; Read CLAIM - note, have to read via CLAIMCLR
    STP   W1,W2,[X0],#8            ; Save { VCR, CLAIM }
    ]

    ;; Macros for saving off a "register pair"
    ;; $WB   is W for watchpoint, B for breakpoint
    ;; $num  is the pair's number
    ;; X0 contains a pointer for the value words
    ;; X1 contains a pointer for the control words
    ;; W2 contains the max index
    MACRO
    SaveRP $WB,$num, $exit
    MRS   X3,DBG$WB.VR$num._EL1    ; Read DBGxVRn
    STR   X3,[X0],#8                ; Save { xVRn }
    MRS   X3,DBG$WB.CR$num._EL1    ; Read DBGxCRn
    STR   W3,[X0],#4                ; Save { xCRn }.
    [ $num > 1 :LAND: $num < 15
    CMP   W1,#$num
    BEQ   $exit
    ]
    MEND

    ; (3) Breakpoints
    MRS   X1,ID_AA64DFR0_EL1        ; Read DBGDIDR
    UBFX  W1,W1,#12,#4             ; Extract WRPs field
    MACRO
    SaveBRP $num                   ; Save a Breakpoint Register Pair
    SaveRP B,$num,SaveDebugRegisters_Watchpoints
    MEND
    SaveBRP 0
    SaveBRP 1
    SaveBRP 2
    ;; and so on to ...
    SaveBRP 15

    SaveDebugRegisters_Watchpoints
    ; (4) Watchpoints
    MRS   X1,ID_AA64DFR0_EL1        ; Read DBGDIDR
    UBFX  W1,W1,#20,#4              ; Extract WRPs field
    MACRO
    SaveWRP $num                   ; Save a Watchpoint Register Pair
    SaveRP W,$num,SaveDebugRegisters.Exit
    MEND
    SaveWRP 0
    SaveWRP 1
    SaveWRP 2
SaveWEP IS

SaveDebugRegisters.Exit

; (5) Return the pointer to first word not read. This pointer is already in X0, so
; all that is needed is to return from this function. The OS double-lock (OSDLR_EL1.DLK) is
; locked later, just before the final entry to WFI state.
RET
K8.2 Restore Debug registers

This section shows how to restore the registers that are used by an external debugger.

; On entry, X0 points to a block of saved debug registers.
; Returns the pointer beyond the block and corrupts R1-R3,R12.

RestoreDebugRegisters
; (1) Lock OS lock. The lock will already be set, but this write is included to ensure it
; is locked.
    MOV     X2,#1                       ; Lock the OS lock. In AArch64 state, the OS lock
    MSR     OSLAR_EL1,X2                ; is writable via OSLAR.
    ISB                                 ; Context synchronization event

    MSR MDSCR_EL1, XZR                  ; Initialize MDSCR_EL1

; (2) Walk through the registers, restoring them
    LDP     W1,W2,[X0],#8               ; Read { DTRRX,DTRTX }
    MSR     OSDTRRX_EL1,X1              ; Restore DTRRX
    MSR     OSDTRTX_EL1,X2              ; Restore DTRTX
    LDP     W1,W3,[X0],#8               ; Read { DSCR, ECCR }
    MSR     OSECCR_EL1,X2               ; Restore ECCR

    LDP     W1,W2,[X0],#8               ; Read { VCR,CLAIM }
    MSR     DBGVCR32_EL2,X1             ; Restore DBGVCR
    MSR     DBGCLAIMSET_EL1,X2          ; Restore CLAIM - note, writes CLAIMSET

[ AARCH32_SUPPORTED

    LDP     W1,W2,[X0],#8               ; Read { xVRn }
    MSR     DBG$WB.VR$num._EL1,X3       ; Restore DBGxVRn
    LDR     W3,[X0],#4                  ; Read { xCRn }
    MSR     DBG$WB.CR$num._EL1,X3       ; Restore DBGxCRn
    [ $num >= 1 :LAND: $num < 15
    CMP     W1,#$num
    BEQ     $exit
    ]

    MEND

; (3) Breakpoints
    MRS     X1,ID_AA64DFR0_EL1
    UBFX    W1,W1,#12,#4                ; Extract BRPs field

    MACRO
    RestoreBRP $num                     ; Restore a Breakpoint Register Pair
        RestoreRP  B,$num,RestoreDebugRegisters_Watchpoints
    MEND
    RestoreBRP 0
    RestoreBRP 1
    RestoreBRP 2
    ;; and so on until ...
    RestoreBRP 15

    RestoreDebugRegisters_Watchpoints
; (4) Watchpoints
    MRS     X1,ID_AA64DFR0_EL1
    UBFX    W1,W1,#20,#4                ; Extract WRPs field

    MACRO
    RestoreWRP $num                     ; Restore a Watchpoint Register Pair
        RestoreRP  W,$num,RestoreDebugRegisters_Exit
    MEND
    RestoreWRP 0
    RestoreWRP 1
    RestoreWRP 2
    ;; and so on until ...
    RestoreWRP 15
RestoreDebugRegisters.Exit
MSR MDSCR_EL1, X3 ; Restore DSCR

; (5) Clear the OS lock.
ISB
MOV  X2, #0 ; Clear the OS lock. In AArch64 state, the OS lock
MSR  OSLAR_EL1, X2 ; is writable via OSLAR.

; (6) A final ISB guarantees the restored register values are visible to subsequent
; instructions.
ISB

; (7) Return the pointer to first word not read. This pointer is already in X0, so
; all that is needed is to return from this function.
RET
Appendix K9
Recommended Upload and Download Processes for External Debug

This appendix contains the following section:

• Using memory access mode in AArch64 state on page K9-5582.

Note

This description is not part of the ARM architecture specification. It is included here as supplementary information, for the convenience of developers and users who might find this information useful.
K9.1 Using memory access mode in AArch64 state

Figure K9-1 and Figure K9-2 on page K9-5583 show the processes for using memory access mode to implement a download (external host to target) and an upload (target to external host).

To transfer \( n \) words of data:
- The download sequence needs \( n+6 \) accesses by the external debug interface.
- The upload sequence needs \( n+8 \) accesses by the external debug interface.

In both cases, in the innermost loop the debugger can make an external access to a DTR without polling EDSCR after each write as underrun and overrun detection prevent failure. Normally external accesses from the debugger are outpaced by the memory accesses of the PE, making underruns and overruns unlikely. If this is not the case, the EDSCR.ERR flag is set to 1. This is checked once at the end of the sequence, although a debugger can check it more often, for example once for each page. If the EDSCR.ERR flag is set to 1 because of overrun or underrun, the debugger can restart. The address to restart from is frozen in X0. EDSCR.ERR might also be set because of a Data abort.

If underruns and overruns are common, the debugger can pace itself accordingly.

---

**Note**
- The base address must be a multiple of 4.
- The order of the writes that set up the address does not matter in Debug state.

---

**Figure K9-1 Fast code download in AArch64 state (external host to target)**
In Figure K9-1 on page K9-5582, the sequence for the fast code download is as follows:

1. Setup. From the external debug interface:
   a. Write address [31:0] to DBGDTRRX_EL0.
   b. Write address [63:32] to DBGDTRTX_EL0.
   c. Write MRS X0, DBGDTR_EL0 to EDITR. The PE executes this instruction.
   d. Set EDSCR.MA to 1.

2. Loop $n$ times. From the external debug interface:
   a. Write to DBGDTRRX_EL0. The PE reads the word from DTRRX and stores it to memory. It increments X0 by 4.

3. Epilogue. From the external debug interface:
   a. Clear EDSCR.MA to 0.
   b. Read EDSCR to check for overruns or Data Aborts during download.

---

**Figure K9-2 Fast data upload in AArch64 state (target to external host)**

- Setup.
  - Write address [31:0] to DBGDTRRX_EL0
  - Write address [63:32] to DBGDTRTX_EL0
  - Write MRS X0, DBGDTR_EL0 to EDITR. The PE executes this instruction
  - Set EDSCR.MA to 1

- Loop $n$ times.
  - Write to DBGDTRRX_EL0. The PE reads the word from DTRRX and stores it to memory. It increments X0 by 4

- Epilogue.
  - Clear EDSCR.MA to 0
  - Read EDSCR to check for overruns or Data Aborts during download

---
In Figure K9-2 on page K9-5583, the sequence for the fast code download is as follows:

1. Setup. From the external debug interface:
   a. Write address [31:0] to DBGDTRRX_EL0.
   b. Write address [63:32] to DBGDTRTX_EL0.
   c. Write MRS X0, DBGDTR_EL0 to EDITR.
   d. Write MSR DBGDTR_EL0, X0 to EDITR. This dummy operation ensures EDSCR.TXfull == 1.
   e. Set EDSCR.MA to 1.
   f. Read DBGDTRTX_EL0 and discard the value. The PE returns the previous DTR value, loads the first word, and writes it to DTR. It increments X0 by 4.

2. Loop $n-1$ times. From the external debug interface:
   a. Read DBGDTRTX_EL0. The PE returns the previous DTRTX value, loads a new word, and writes it to DTRTX. It increments X0 by 4.

3. Epilogue. From the external debug interface:
   a. Clear EDSCR.MA to 0.
   b. Read DBGDTRTX_EL0 for the $n$th value.
   c. Read EDSCR to check for underruns, overruns or Data Aborts during upload.
Appendix K10
Barrier Litmus Tests

This appendix gives examples of the use of the barrier instructions provided by the ARMv8 architecture. It contains the following sections:

• *Introduction* on page K10-5586.
• *Load-Acquire, Store-Release and barriers* on page K10-5589.
• *Load-Acquire Exclusive, Store-Release Exclusive and barriers* on page K10-5596.
• *Using a mailbox to send an interrupt* on page K10-5601.
• *Cache and TLB maintenance instructions and barriers* on page K10-5602.
• *ARMv7 compatible approaches for ordering, using DMB and DSB barriers* on page K10-5614.

**Note**

This information is not part of the ARM architecture specification. It is included here as supplementary information, for the convenience of developers and users who might require this information.
Appendix K10 Barrier Litmus Tests

K10.1 Introduction

The exact rules for the insertion of barriers into code sequences is a very complicated subject, and this appendix describes many of the corner cases and behaviors that are possible in an implementation of the ARMv8 architecture. This appendix is to help programmers, hardware design engineers, and validation engineers understand the need for the different kinds of barriers.

K10.1.1 Overview of memory consistency

Early generations of microprocessors were relatively simple processing engines that executed each instruction in program order. In such processors, the effective behavior was that each instruction was executed in its entirety before a subsequent instruction started to be executed. This behavior is sometimes referred to as the Sequential Execution Model (SEM), and in this Manual it is described as Simple sequential execution of the program.

In later processor generations, the needs to increase processor performance, both in terms of the frequency of operation and the number of instructions executed each cycle, mean that such a simple form of execution is abandoned. Many techniques, such as pipelining, write buffering, caching, speculation, and out-of-order execution, are introduced to provide improved performance.

For general purpose PEs, such as ARM, these microarchitectural innovations are largely hidden from the programmer by a number of microarchitectural techniques. These techniques ensure that, within an individual PE, the behavior of the PE largely remains the same as the SEM. There are some exceptions to this where explicit synchronization is required. In the ARM architecture, these are limited to cases such as:

• Synchronization of changes to the instruction stream.
• Synchronization of changes to System registers.

In both these cases, the ISB instruction provides the necessary synchronization.

While the effect of ordering is largely hidden from the programmer within a single PE, the microarchitectural innovations have a profound impact on the ordering of memory accesses. Write buffering, speculation, and cache coherency protocols, in particular, can all mean that the order in which memory accesses occur, as seen by an external observer, differs significantly from the order of accesses that would appear in the SEM. This is usually invisible in a uniprocessor environment, but the effect becomes much more significant when multiple PEs are trying to communicate with memory. In reality, these effects are often only significant at particular synchronization boundaries between the different threads of execution.

The problems that arise from memory ordering considerations are sometimes described as the problem of memory consistency. Processor architectures have adopted one or more memory consistency models, or memory models, that describe the permitted limits of the memory re-ordering that can be performed by an implementation of the architecture. The comparison and categorization of these has generated significant research and comment in academic circles, and ARM recommends the Memory Consistency Models for Shared Memory-Multiprocessors paper as an excellent detailed treatment of this subject.

This appendix does not reproduce such a work, but instead concentrates on some cases that demonstrate the features of the weakly-ordered memory model of the ARM architecture from ARMv6. In particular, the examples show how the use of the DMB and DSB memory barrier instructions can provide the necessary safeguards to limit memory ordering effects at the required synchronization points.

K10.1.2 Barrier operation definitions

The following reference, or provide, definitions of terms used in this appendix:

DMB See Data Memory Barrier (DMB) on page B2-88.
DSB See Data Synchronization Barrier (DSB) on page B2-89.
ISB See Instruction Synchronization Barrier (ISB) on page B2-88.
Observer, Completion See Observability and completion on page B2-84.
Program order

The order of instructions as they appear in an assembly language program. This appendix does not attempt to describe or define the legal transformations from a program written in a higher level programming language, such as C or C++, into the machine language that can then be disassembled to give an equivalent assembly language program. Such transformations are a function of the semantics of the higher level language and the capabilities and options on the compiler.

K10.1.3 Conventions

Many of the examples are written in a stylized extension to ARM assembler, to avoid confusing the examples with unnecessary code sequences.

AArch32

The construct `WAIT([Rx]==1)` describes the following sequence:

```
loop
LDR R12, [Rx]
CMP R12, #1
BNE loop
```

Also, the construct `WAIT_ACQ([Rx]==1)` describes the following sequence:

```
loop
LDA R12, [Rx] ; load acquire ensures it is ordered before subsequent loads/stores
CMP R12, #1
BNE loop
```

R12 is chosen as an arbitrary temporary register that is not in use. It is named to permit the generation of a false dependency to ensure ordering.

AArch64

The construct `WAIT([Xx]==1)` describes the following sequence:

```
loop
LDR W12, [Xx]
CMP W12, #1
BNE loop
```

Also, the construct `WAIT_ACQ([Xx]==1)` describes the following sequence:

```
loop
LDAR W12, [Xx] ; load acquire ensures it is ordered before subsequent loads/stores
CMP W12, #1
BNE loop
```

For each example, a code sequence is preceded by an identifier of the observer running it:

- P0, P1…Px refer to caching coherent PEs that implement the ARMv8 architecture, and are in the same shareability domain.
- E0, E1…Ex refer to non-caching observers, that do not participate in the coherency protocol, but execute ARM instructions and have a weakly-ordered memory model. This does not preclude these observers being different objects, such as DMA engines or other system masters.

These observers are unsynchronized other than as required by the documented code sequence.

Note

Throughout this appendix, `ARM instruction` and `instruction` refer to instructions from the A64, A32, or T32 instruction set, provided by ARMv8 implementations.
Results are expressed in terms of `<agent>:<register>`, such as P0:R5. The results can be described as:

**Permissible**

This does not imply that the results expressed are required or are the only possible results. In most cases they are results that would not be possible under a sequentially consistent running of the code sequences on the agents involved. In general terms, this means that these results might be unexpected to anyone unfamiliar with memory consistency issues.

**Not permissible**

Results that the architecture expressly forbids.

**Required**

Results that the architecture expressly requires.

The examples omit the required shareability domain arguments of DMB and DSB instructions. The arguments are assumed to be selected appropriately for the shareability domains of the observers.

In AArch32 state, where the barrier function in the litmus test can be achieved by a DMB ST, that is a barrier to stores only, this is shown by the use of DMB [ST]. This indicates that the ST qualifier can be omitted without affecting the result of the test. In some implementations DMB ST is faster than DMB.

For AArch64 code, the shareability domain of the DMB or DSB must be included. This is shown in this manual using the notation DMB <domain> and DSB <domain> respectively.

Except where otherwise stated, other conventions are:

- All memory initializes to 0.
- R0 and W0 contain the value 1.
- R1 - R4 and W1 - W4 contain arbitrary independent addresses that initialize to the same value on all PEs. The addresses held in these registers are shareable and:
  - The addresses held in R1 and R2 are in Write-Back Cacheable Normal memory.
  - The address held in R3 is in Write-Through Cacheable Normal memory.
  - The address held in R4 is in Non-cacheable Normal memory.
- R5 - R8 and W5 - W8 contain:
  - When used with an STR instruction, 0x55, 0x66, 0x77, and 0x88 respectively.
  - When used with an LDR instruction, the value 0.
- R11 and W11 contain a new instruction or new translation table entry, as appropriate, and R10 contains the virtual address and the ASID, for use in this change of translation table entry.
- Memory locations are Normal memory locations unless otherwise stated.

The examples use mnemonics for the cache maintenance and TLB maintenance instructions. The following tables describe the mnemonics:

- *Cache maintenance instructions, functional group on page G4-4201.*
- *TLB maintenance instructions, functional group on page G4-4202.*
K10.2  Load-Acquire, Store-Release and barriers

The Load-Acquire and Store-Release instructions are described in *Load-Acquire, Store-Release on page B2-90.*

The following sections show that most of the examples in sections *Simple ordering and barrier cases on page K10-5614 and Load-Exclusive, Store-Exclusive and barriers on page K10-5620* can be achieved using the Load-Acquire and Store-Release instructions without the need for additional barriers.

K10.2.1  Message passing

The following sections describe:

- Resolving weakly-ordered message passing by using Acquire and Release.
- Resolving message passing by the use of Store-Release and address dependency on page K10-5590.

Resolving weakly-ordered message passing by using Acquire and Release

The message passing problem described in *Weakly-ordered message passing problem on page K10-5614* can be solved by the use of Load-Acquire and Store-Release instructions when accessing the communications flag:

**AArch32**

P1

```
STR R5, [R1]           ; sets new data
STL R0, [R2]           ; sends flag indicating data ready, which is ordered after the STR
```

P2

```
WAIT_ACQ([R2]==1)      ; waits on flag
LDR R5, [R1]
```

**AArch64**

P1

```
STR W5, [X1]           ; sets new data
STLR W0, [X2]          ; sends flag indicating data ready, which is ordered after the STR
```

P2

```
WAIT_ACQ([X2]==1)      ; waits on flag
LDR W5, [X1]
```

This ensures the observed order of both the reads and the writes allows transfer of data such that the result P2:R5==0x55 is guaranteed.

This approach also works with multiple observers, in a way that further observers use the same sequence as P2 uses:

**AArch32**

P3

```
WAIT_ACQ([R2]==1)      ; waits on flag
LDR R5, [R1]
```

**AArch64**

P3

```
WAIT_ACQ([X2]==1)      ; waits on flag
LDR W5, [X1]
```
Resolving message passing by the use of Store-Release and address dependency

The lack of ordering of stores discussed in Message passing with multiple observers on page K10-5616 can be resolved by the use of Store-Release for the store of the valid flag by P1, even when the observers are using an address dependency:

**AArch32**

P1

```
STR R5, [R1] ; sets new data
STL R0, [R2] ; sends flag indicating data ready using a Store-Release
```

P2

```
WAIT([R2]==1)
AND R12, R12, #0 ; R12 is the destination of LDR in the WAIT macro
LDR R5, [R1, R12] ; the load has an address dependency on R12
: and so is ordered after the flag has been seen
```

**AArch64**

P1

```
STR W5, [X1] ; sets new data
STLR W0, [X2] ; sends flag indicating data ready using a Store-Release
```

P2

```
WAIT([X2]==1)
AND W12, W12, WZR ; W12 is the destination of LDR in the WAIT macro
LDR W5, [X1, X12] ; the load has an address dependency on W12
: and so is ordered after the flag has been seen
```

This ensures the observed order of the writes allows transfer of data such that P2:R5 and P3:R5 contain the same value of 0x55.

This approach also works with multiple observers, in a way that further observers use the same sequence as P2 uses:

**AArch32**

P3

```
WAIT([R2]==1)
AND R12, R12, #0 ; R12 is the destination of LDR in the WAIT macro
LDR R5, [R1, R12] ; the load has an address dependency on R12
: and so is ordered after the flag has been seen
```

**AArch64**

P3

```
WAIT([X2]==1)
AND W12, W12, WZR ; R12 is the destination of LDR in the WAIT macro
LDR W5, [X1, X12] ; the load has an address dependency on W12
: and so is ordered after the flag has been seen
```
K10.2.2 Address dependency with object construction

When accessing an object-oriented data structure, the address dependency rule means that barriers are not required, even when initializing the object. A Store-Release can be used to ensure the order of the update of the base address:

**AArch32**

P1

```
STR R5, [R1, #offset] ; sets new data in a field
STL R1, [R2]         ; updates base address
```

P2

```
LDR R1, [R2]          ; reads base address
CMP R1, #0            ; checks if it is valid
BEQ null_trap
LDR R5, [R1, #offset] ; uses base address to read field
```

**AArch64**

P1

```
STR W5, [X1, #offset] ; sets new data in a field
STLR X1, [X2]         ; updates base address
```

P2

```
LDR X1, [X2]          ; reads base address
CMP X1, #0            ; check if it is valid
B.EQ null_trap
LDR W5, [X1, #offset] ; uses base address to read field
```

It is required that P2:R5==0x55 if the null_trap is not taken. This avoids P2 observing a partially constructed object from P1. Significantly, P2 does not need a barrier to ensure this behavior.

The read of the base address in P2 could be a Load-Acquire, but it is not necessary in this case.

K10.2.3 Causal consistency issues with multiple observers

The cause consistent problem discussed in Causal consistency issues with multiple observers on page K10-5617 can be addressed by the use of a Store-Release, as this requires that the store is multicopy atomic in the case of a Load-Acquire. In addition, a Store-Release has an effect on the observation order of any stores observed by the observer executing the Store-Release.

The following sequences guarantee causal consistency:

• Using multi-copy atomicity of the Store-Release when observed by Load-Acquire.
• Using ordering property of Store-Release on stores observed by the PE on page K10-5592.

Using multi-copy atomicity of the Store-Release when observed by Load-Acquire

**AArch32**

P1

```
STL R0, [R2]          ; sets new data
; this is made multi-copy atomic
```

P2

```
WAIT_ACQ([R2]=1)     ; waits to see new data from P1
STR R0, [R3]         ; sends flag
; must be after the new data has been by P2,
```
Appendix K10 Barrier Litmus Tests
K10.2 Load-Acquire, Store-Release and barriers

; as stores must not be speculative
; this does not need to be a Store-Release,
; though it could be a Store-Release

P3

WAIT([R3]==1)       ; waits for P2 flag
; this does not need to be a WAIT_ACQ, although
; it could be a WAIT_ACQ (at which point the dependency is not needed)
AND R12, R12, #0    ; dependency to ensure order (only needed for a WAIT, not WAIT_ACQ)
ADD R12, R2, R12    ; creating a dependency
LDA R0, [R12]       ; reads P1 data using a Load-Acquire

AArch64

P1

STLR W0, [X2]       ; sets new data
; this is made multi-copy atomic

P2

WAIT_ACQ([X2]==1)   ; waits to see new data from P1
STR W0, [X3]        ; sends flag
; must be after the new data has been by P2 as stores
; must not be speculative.
; this does not need to be a Store-Release,
; though it could be a Store-Release

P3

WAIT([X3]==1)       ; waits for P2 flag
; this does not need to be a WAIT_ACQ, though
; it could be a WAIT_ACQ (at which point the dependency is not needed)
AND W12, W12, WZR   ; dependency to ensure order (only needed for a WAIT, not WAIT_ACQ)
ADD X12, X2, X12    ; creating a dependency
LDAR W0, [X12]      ; reads P1 data using a Load-Acquire

In this case, P3:R0 == 0 is not permissible. P3 is guaranteed to see the store from P1 if P2 has seen the store from P1 using a Load-Acquire.

Using ordering property of Store-Release on stores observed by the PE

AArch32

P1

STR R0, [R2]        ; sets new data
; this does not have to be a Store-Release, though it
; could be a Store-Release

P2

WAIT ([R2]==1)      ; waits to see new data from P1
; this does not need to be a WAIT_ACQ, though it could be a WAIT_ACQ
STL R0, [R3]        ; sends flag
; this must be after the new data has been seen by P2
; as stores must not be speculative,
; as a Store-Release, this orders the P1 store

P3

WAIT([R3]==1)       ; waits for P2 flag
; this does not need to be a WAIT_ACQ, although it could be a WAIT_ACQ
; (at which point the dependency is not needed)
AND R12, R12, #0    ; dependency to ensure order (only needed for a WAIT, not WAIT_ACQ)
LDR R0, [R2, R12]   ; reads P1 data
### AArch64

**P1**

```assembly
STR W0, [X2] ; sets new data
; this does not have to be a Store-Release, though it
; could be a Store-Release
```

**P2**

```assembly
WAIT ([X2]==1) ; waits to see new data from P1
; this does not need to be a WAIT_ACQ, though it could be a WAIT_ACQ
STLR W0, [X3] ; sends flag
; this must be after the new data has been seen by P2
; as stores must not be speculative,
; as a Store-Release, this orders the P1 store
```

**P3**

```assembly
WAIT([X3]==1) ; waits for P2 flag
; this does not need to be a WAIT_ACQ, though it could be a WAIT_ACQ
; at which point the dependency is not needed
AND W12, W12, WZR ; dependency to ensure order
; only needed for a WAIT, not WAIT_ACQ
LDR W0, [X2, X12] ; reads P1 data
```

In this case, P3:R0 == 0 is not permissable. P3 is guaranteed to see the store from P1 if P2 has seen the store from P1 before it does the Store-Release that is then seen by P3.

---

**Note**

The use of dependency by P3 could be replaced by a Load-Acquire.

---

### K10.2.4 Multiple observers of writes to multiple locations

The ARM weakly consistent memory model means that different observers can observe writes to different locations in different orders as was shown in *Multiple observers of writes to multiple locations on page K10-5617*, but the use of Load-Acquire and Store-Release can resolve this. In this case, the loads by P3 and P4 must be Load-Acquire in order to ensure the perceived multi-copy atomicity of the stores:

**AArch32**

**P1**

```assembly
STL R0, [R1] ; sets new data
```

**P2**

```assembly
STL R0, [R2] ; sets new data
```

**P3**

```assembly
LDA R10, [R2] ; reads P2 data before P1
LDA R9, [R1] ;
BIC R9, R10, R9 ; R9 <- R10 & ~R9
; R9 contains 1 if read from [R2] is observed to be 1 and
; read from [R1] is observed to be 0
```

**P4**

```assembly
LDA R9, [R1]
LDA R10, [R2]
BIC R9, R9, R10 ; R9 <- R9 & ~R10
; R9 contains 1 if read from [R2] is observed to be 0 and
; read from [R1] is observed to be 1
```
AArch64

P1

STLR W0, [X1] ; sets new data

P2

STLR W0, [X2] ; sets new data

P3

LDAR W10, [X2] ; reads P2 data before P1
LDAR W9, [X1] ;
BIC W9, W10, W9 ; W9 <- W10 & ~W9
    ; W9 contains 1 if read from [X2] is observed to be 1 and
    ; read from [X1] is observed to be 0

P4

LDAR W9, [X1]
LDAR W10, [X2]
BIC W9, W9, W10 ; W9 <- W9 & ~W10
    ; W9 contains 1 if read from [X2] is observed to be 0 and
    ; read from [X1] is observed to be 1

In this case, the result P3:R9==1 and P4:R9==1 is not permissible, as the stores from P1 and P2 are multi-copy atomic when read by Load-Acquire.

Therefore, if P3 gets R10==1, then we know that the P3 load of R9 can only be observed after we know that P4 has also observed the P2 store to [R2]. Similarly, if the P4 load of R9 returns 1, and the P3 load of R9 returns 0, then the P3 load must have occurred before the P4 load.

Therefore, if the P3 load of R10 returns 1 and the P3 load of R9 returns 0, then we know that if the P4 load of R9 returns 1, it must have happened after P4 has observed the P2 store to [R2], so the P4 load of R10 must return 1.

This shows that, of the 4 possible values for {P3:R9, P4:R9}, the use of these instructions makes the result {1,1} impossible.
K10.2.5  WFE and WFI and barriers

The Wait For Event and Wait For Interrupt instructions permit the PE to suspend execution and enter a low-power state. An explicit DSB barrier instruction is required if it is necessary to ensure memory accesses made before the WFI or WFE are visible to other observers, unless some other mechanism has ensured this visibility. Examples of other mechanism that would guarantee the required visibility are the DMB described in Posting a store before polling for acknowledgement on page K10-5619, or a dependency on a load.

The following example requires the DSB to ensure that the store is visible:

**AArch32**

P1

```
STR R0, [R2]
DSB
Loop
  WFI
  B Loop
```

**AArch64**

P1

```
STR W0, [X2]
DSB <domain>
Loop
  WFI
  B Loop
```

This requirement is unchanged in ARMv8 by the presence of Load-Acquire or Store-Release.
K10.3 Load-Acquire Exclusive, Store-Release Exclusive and barriers

The ARMv8 architecture adds the acquire and release semantics to Load-Exclusive and Store-Exclusive instructions, which allows them to gain ordering acquire and/or release semantics.

The Load-Exclusive instruction can be specified to have acquire semantics, and the Store-Exclusive instruction can be specified to have release semantics. These can be arbitrarily combined to allow the atomic update created by a successful Load-Exclusive and Store-Exclusive pair to have any of:

- No Ordering semantics (using LDREX and STREX).
- Acquire only semantics (using LDAEX and STREX).
- Release only semantics (using LDREX and STLEX).
- Sequentially consistent semantics (using LDAEX and STLEX).

In addition, the ARMv8 specification requires that the clearing of a global monitor will generate an event for the PE associated with the global monitor, which can simplify the use of WFE, by removing the need for a DSB barrier and SEV instruction.

K10.3.1 Acquiring a lock

A common use of Load-Exclusive and Store-Exclusive instructions is to claim a lock to permit entry into a critical region. This is typically performed by testing a lock variable that indicates 0 for a free lock and some other value, commonly 1 or an identifier of the process holding the lock, for a taken lock.

For a critical region, the requirement on taking a lock is usually for acquire semantics, while the clearing of a lock requires release semantics:

AArch32

Px

PLDW[R1] ; preload into cache in unique state
Loop
LDAEX R5, [R1] ; read lock with acquire
CMP R5, #0 ; check if 0
STREXEQ R5, R0, [R1] ; attempt to store new value
CMPEQ R5, #0 ; test if store succeeded
BNE Loop ; retry if not

; loads and stores in the critical region can now be performed

AArch64

Px

PRFM PSTLKEEP, [X1] ; preload into cache in unique state
Loop
LDAXR W5, [X1] ; read lock with acquire
CBNZ W5, Loop ; check if 0
STXR W5, W0, [X1] ; attempt to store new value
CBNZ W5, Loop ; test if store succeeded and retry if not

; loads and stores in the critical region can now be performed

The acquire associated with the load is sufficient to ensure the required ordering in a lock situation. The Store-Exclusive will fail (and so be retried) if there is a store to the location being monitored between the Load-Exclusive and the Store-Exclusive.
### K10.3.2 Releasing a lock

The converse operation of releasing a lock does not require the use of Load-Exclusive and Store-Exclusive instructions, because only a single observer is able to write to the lock. However, often it is necessary for any observer to observe any memory updates, or any values that are loaded into memory, before they observe the release of the lock. Therefore, the lock release needs release semantics:

**AArch32**

```
Px

; loads and stores in the critical region
MOV R0, #0
STL R0, [R1]       ; clear the lock with release semantics
```

**AArch64**

```
Px

; loads and stores in the critical region
STLR WZR, [X1]     ; clear the lock with release semantics
```

### K10.3.3 Ticket locks

When a lock is free, in order to avoid a rush to get the lock by many PEs, the use of ticket locks is common in more advanced systems. When the use is requested, the ticket locks determine the order of the users of the critical sections, in order to avoid starvation that can occur with a simple contention based spin lock.

A ticket lock allocates each thread a ticket number when it first requests the lock, and then compares that number with the current number for the lock. If they are the same, then the critical section can be entered. Otherwise the thread waits until the current number is equal to the ticket number for that thread.

The reading of the current number of the lock needs acquire semantics for the lock to be acquired.

--- Note ---

The code in this section is little-endian code, as it views the combined current and next values as a single combined quantity. The addresses of the current and next ticket values need to be adjusted for a big-endian system.

This is shown in the implementation below:

**AArch32**

```
Px

; R1 holds two 16 bit quantities
; the lower halfword holds the current ticket number
; the higher halfword holds the next ticket number

PLDW[R1]             ; preload into cache in unique state

Loop1
LDAEX R5, [R1]       ; read current and next
ADD R5, R5, #0x10000 ; increment the next number
STREX R6, R5, [R1]   ; and update the value
CMP R6, #0           ; did the exclusive pass
BNE Loop1            ; retry if not

Loop2
LDAH R6, [R1]        ; read current value
CMP R6, R5, LSR #16  ; compare it with our allocated ticket
BNE Loop2            ; retry (spin) if it is not the same

block_start
```
Appendix K10 Barrier Litmus Tests
K10.3 Load-Acquire Exclusive, Store-Release Exclusive and barriers

AArch64

Px

; X1 holds 2 16 bit quantities
; the lower halfword holds the current ticket number
; the higher halfword holds the next ticket number

PRFM PSTLKEEP, [X1] ; preload into cache in unique state

Loop1
    LDAXR W5, [X1] ; read current and next
    ADD W5, W5, #0x10000 ; increment the next number
    STXR W6, W5, [X1] ; and update the value
    CBNZ W6, Loop1 ; did the exclusive pass - retry if not

    AND W6, W5, #0xFFFF
    CMP W6, W5, LSR #16 ; is the current ticket ours
    B.EQ block_start

Loop2
    LDARH W6, [X1] ; read current value
    CMP W6, W5, LSR #16 ; compare it with the our allocated ticket
    B.NE Loop2 ; retry (spin) if it isn't the same

block_start

Releasing the ticket lock simply involves incrementing the current ticket number, that is still assumed to be in R3, and doing a Store-Release:

AArch32

ADD R6, R6, #1
STLH R6, [R1]

AArch64

ADD W6, W6, #1
STLRH W6, [X1]

K10.3.4 Use of Wait For Event (WFE) and Send Event (SEV) with locks

The ARMv8 architecture can use the Wait For Event mechanism to minimise the energy cost of polling variables by putting the PE into a low power state, suspending execution, until an asynchronous exception or an explicit event is seen by that PE. In ARMv8, the event can be generated as a result of clearing the global monitor, so removing the need for a DSB barrier or an explicit send event message.

This can be used with simple locks or with ticket locks.

Simple lock

The following is an example of lock acquire code using WFE:

AArch32

Px

PLDW[R1] ; preload into cache in unique state

Loop
    LDAEX R5, [R1] ; read lock with acquire
    CMP R5, #0 ; check if 0
    WFIN ; sleep if the lock is held
    STREXEQ R5, R0, [R1] ; attempt to store new value
    CMPEQ R5, #0 ; test if store succeeded
    BNE Loop ; retry if not

block_start


**AArch64**

```
Px
    SEVL          ; invalidates the WFE on the first loop iteration
    PRFM PSTL1KEEP, [X1]  ; allocate into cache in unique state
Loop
    WFE
    LDAXR W5, [X1]     ; read lock with acquire
    CBNZ W5, Loop
    STXR W5, W0, [X1]  ; attempt to store new value
    CBNZ W5, Loop

; loads and stores in the critical region can now be performed
```

And the following is an example of lock release code:

**AArch32**

```
Px
    ; loads and stores in the critical region
    MOV R0, #0
    STL R0, [R1]          ; clear the lock
```

**AArch64**

```
Px
    ; loads and stores in the critical region
    STLR WZR, [X1]        ; clear the lock
```

**Ticket lock**

In the Ticket lock case, the Load-Exclusive instruction can be used to move the monitor into the exclusive state for the express purpose of creating an event when the monitor changes state:

**AArch32**

```
Px
    ; R1 holds 2 16 bit quantities
    ; the lower halfword holds the current ticket number
    ; the higher halfword holds the next ticket number
    PLDW[R1]              ; preload into cache in unique state
Loop1
    LDAEX R5, [R1]       ; read current and next
    ADD R5, R5, #0x10000  ; increment the next number
    STREX R6, R5, [R1]   ; and update the value
    CMP R6, #0           ; did the exclusive pass
    BNE Loop             ; retry if not
    CMP R5, R5, ROR #16  ; is the current ticket ours
    BEQ block_start
    SEVL
Loop2
    WFE                   ; wait if there has not been a change to the count since last
    LDAEXH R6, [R1]       ; read
    CMP R6, R5, LSR #16   ; check if it is equal
    BNE Loop2             ; retry if not
```

```
block_start
```
AArch64

Px

; X1 holds 2 16 bit quantities
; the lower halfword holds the current ticket number
; the higher halfword holds the next ticket number

PRFM PSTLKEEP, [X1] ; preload into cache in unique state
Loop1

LDAXR W5, [X1] ; read current and next
ADD W5, W5, #0x10000 ; increment the next number
STXR W6, W5, [X1] ; and update the value
CBNZ W6, Loop1 ; did the exclusive pass – retry if not

AND W6, W5, 0xFFFF
CMP W6, W5, LSR #16 ; is the current ticket ours
B.EQ block_start
SEVL

Loop2

WFE
LDAXRH W6, [X1] ; read current value
CMP W6, W5, LSR #16 ; compare it with our allocated ticket
B.NE Loop2 ; retry (spin) if it is not the same

block_start
K10.4 Using a mailbox to send an interrupt

In some message passing systems, it is common for one observer to update memory and then notify a second observer of the update by sending an interrupt, using a mailbox.

Although a memory access might be made to initiate the sending of the mailbox interrupt, a DSB instruction is required to ensure the completion of previous memory accesses.

Therefore, the following sequence is required to ensure that P2 observes the updated value:

**(AArch32)**

P1

```
STR R5, [R1]          ; message stored to shared memory location
DSB ST
STR R0, [R4]          ; R4 contains the address of a mailbox
```

P2

```
; interrupt service routine
LDR R5, [R1]
```

**(AArch64)**

P1

```
STR W5, [X1]          ; message stored to shared memory location
DSB ST
STR W0, [X4]          ; R4 contains the address of a mailbox
```

P2

```
; interrupt service routine
LDR W5, [X1]
```
K10.5 Cache and TLB maintenance instructions and barriers

The following sections describe the use of barriers with cache and TLB maintenance instructions:

- **Data cache maintenance instructions**.
- **Instruction cache maintenance instructions** on page K10-5606.
- **TLB maintenance instructions and barriers** on page K10-5609.

K10.5.1 Data cache maintenance instructions

The following sections describe the use of barriers with data cache maintenance instructions:

- **Message passing to non-caching observers**.
- **Multiprocessing message passing to non-caching observers** on page K10-5603.
- **Invalidating DMA buffers, non-functional example** on page K10-5604.
- **Invalidating DMA buffers, functional example with single PE** on page K10-5604.
- **Invalidating DMA buffers, functional example with multiple coherent PEs** on page K10-5605.

Message passing to non-caching observers

The ARMv8 architecture requires the use of DMB instructions to ensure the ordering of data cache maintenance instructions and their effects. The Load-Acquire and Store-Release instructions have no effect on cache maintenance instruction. This means the following message passing approaches can be used when communicating between caching observers and non-caching observers:

**AArch32**

P1

```
STR R5, [R1]          ; updates data (assumed to be in P1 cache)
DCMVC R1              ; cleans cache to point of coherency
DMB                   ; ensures effects of the clean will be observed before the
                      ; flag is set
STR R0, [R4]          ; sends flag to external agent (Non-cacheable location)
```

E1

```
WAIT_ACQ ([R4] == 1)  ; waits for the flag (with order)
LDR R5, [R1]          ; reads the data
```

**AArch64**

P1

```
STR W5, [X1]          ; updates data (assumed to be in P1 cache)
DC CVAC, X1           ; cleans cache to point of coherency
DMB ISH               ; ensures effects of the clean will be observed before the
                      ; flag is set
STR W0, [X4]          ; sends flag to external agent (Non-cacheable location)
```

E1

```
WAIT_ACQ ([X4] == 1)  ; waits for the flag (with order)
LDR W5, [X1]          ; reads the data
```

In this example, it is required that E1:R5==0x55.
Multiprocessing message passing to non-caching observers

The broadcast nature of the cache maintenance instructions combined with properties of barriers, means that the message passing principle for non-caching observers is:

**AArch32**

P1

\[
\begin{align*}
\text{STR } R5, [R1] & \quad ; \text{updates data (assumed to be in P1 cache)} \\
\text{STL } R0, [R2] & \quad ; \text{sends a flag for P2 (ordered by the store release)}
\end{align*}
\]

P2

\[
\begin{align*}
\text{WAIT ([R2] == 1)} & \quad ; \text{waits for P1 flag} \\
\text{DMB} & \quad ; \text{ensures cache clean is observed after P1 flag is observed} \\
\text{DCCMVAC R1} & \quad ; \text{cleans cache to point of coherency - will clean P1 cache} \\
\text{DMB} & \quad ; \text{ensures effects of the clean will be observed before the} \\
& \quad ; \text{flag to E1 is set} \\
\text{STR } R0, [R4] & \quad ; \text{sends flag to E1}
\end{align*}
\]

E1

\[
\begin{align*}
\text{WAIT_ACQ ([R4] == 1)} & \quad ; \text{waits for P2 flag (ordered)} \\
\text{LDR } R5, [R1] & \quad ; \text{reads data}
\end{align*}
\]

**AArch64**

P1

\[
\begin{align*}
\text{STR } W5, [X1] & \quad ; \text{updates data (assumed to be in P1 cache)} \\
\text{STLR } W0, [X2] & \quad ; \text{sends a flag for P2 (ordered)}
\end{align*}
\]

P2

\[
\begin{align*}
\text{WAIT ([X2] == 1)} & \quad ; \text{waits sfor P1 flag} \\
\text{DMB SY} & \quad ; \text{ensure cache clean is observed after P1 flag is observed} \\
\text{DC CVAC, X1} & \quad ; \text{cleans cache to point of coherency, will clean P1 cache} \\
\text{DMB SY} & \quad ; \text{ensures effects of the clean will be observed before the} \\
& \quad ; \text{flag to E1 is set} \\
\text{STR } W0, [X4] & \quad ; \text{sends flag to E1}
\end{align*}
\]

E1

\[
\begin{align*}
\text{WAIT_ACQ ([X4] == 1)} & \quad ; \text{waits for P2 flag} \\
\text{LDR } W5, [X1] & \quad ; \text{reads data}
\end{align*}
\]

In this example, it is required that E1:R5==0x55. The clean operation executed by P2 affects the data location in the P1 cache. The cast-out from the P1 cache is guaranteed to be observed before P2 updates [R4].

---

**Note**

The cache maintenance instructions are not ordered by the Load-Acquire and Store-Release instructions.
Invalidating DMA buffers, non-functional example

The basic scheme for communicating with an external observer that is a process that passes data in to a Cacheable memory region must take account of the architectural requirement that regions with a Normal Cacheable attribute can be allocated into a cache at any time, for example as a result of speculation. The following example shows this possibility:

**AArch32**

P1

```
DCIMVAC R1 ; ensures cache is not dirty. A clean operation could be used
; but as the DMA will subsequently overwrite this region an
; invalidate operation is sufficient and usually more efficient
DMB ; ensures cache invalidation is observed before the next store
; is observed
STR R0, [R3] ; sends flag to external agent
WAIT_ACQ ([R4]==1) ; waits for a different flag from an external agent
LDR RS, [R1]
```

E1

```
WAIT ([R3] == 1) ; waits for flag
STR RS, [R1] ; stores new data
STL R0, [R4] ; sends a flag
```

**AArch64**

P1

```
DC IVAC, X1 ; ensure cache is not dirty. A clean operation could be used
; but as the DMA will subsequently overwrite this region an
; invalidate operation is sufficient and usually more efficient
DMB SY ; ensures cache invalidation is observed before the next store
; is observed
STR W0, [X3] ; sends flag to external agent
WAIT_ACQ ([X4]==1) ; waits for a different flag from an external agent
LDR W5, [X1]
```

E1

```
WAIT ([X3] == 1) ; waits for flag
STR W5, [X1] ; stores new data
STLR W0, [X4] ; sends a flag
```

If a speculative access occurs, there is no guarantee that the cache line containing [R1] is not brought back into the cache after the cache invalidation, but before [R1] is written by E1. Therefore, the result P1:R5=0 is permissible.

Invalidating DMA buffers, functional example with single PE

**AArch32**

P1

```
DCIMVAC R1 ; ensures cache is not dirty. A clean operation could be used
; but as the DMA will subsequently overwrite this region an
; invalidate operation is sufficient and usually more efficient
DMB ; ensures cache invalidation is observed before the next store
; is observed
STR R0, [R3] ; sends flag to external agent
WAIT ([R4]==1) ; waits for a different flag from an external agent
LDR RS, [R1]
```

E1

```
WAIT ([R3] == 1) ; waits for flag
```

---

K10-5604  Copyright © 2013-2016 ARM Limited or its affiliates. All rights reserved.  ARM DDI 0487A.k  iss10775
Non-Confidential  ID092916
Appendix K10 Barrier Litmus Tests

K10.5 Cache and TLB maintenance instructions and barriers

STR R5, [R1]          ; stores new data
STL R0, [R4]          ; sends a flag

AArch64

P1

DC IVAC, X1           ; ensures cache is not dirty. A clean operation could be used
; but as the DMA will subsequently overwrite this region an
; invalidate operation is sufficient and usually more efficient
DMB SY                ; ensures cache invalidation is observed before the next store
; is observed
STR W0, [X3]          ; sends flag to external agent
WAIT ([X4]==1)        ; waits for a different flag from an external agent
DMB SY                ; ensures that cache invalidate is observed after the flag
; from external agent is observed
DC IVAC, X1           ; ensures cache discards stale copies before use

E1

WAIT ([X3] == 1)      ; waits for flag
STR W5, [X1]          ; stores new data
STLR W0, [X4]         ; sends a flag

In this example, the result P1:R5 == 0x55 is required. Including a cache invalidation after the store by E1 to [R1] is
observed ensures that the line is fetched from external memory after it has been updated.

Invalidating DMA buffers, functional example with multiple coherent PEs

The broadcasting of cache maintenance instructions, and the use of DMB instructions to ensure their observability,
means that the previous example extends naturally to a multiprocessor system. Typically this requires a transfer of
ownership of the region that the external observer is updating.

AArch32

P0

(Use data from [R1], potentially using [R1] as scratch space)
STL R0, [R2]          ; signals release of [R1]
WAIT_ACQ ([R2] == 0)  ; waits for new value from DMA
LDR R5, [R1]

P1

WAIT ([R2] == 1)      ; waits for release of [R1] by P0
DCIMVAC R1            ; ensures caches are not dirty, an invalidate is sufficient
DMB
STR R0, [R3]          ; requests new data for [R1]
WAIT ([R4] == 1)      ; waits for new data
DMB
DCIMVAC R1            ; ensures caches discard stale copies before use
DMB
MOV R0, #0
STR R0, [R2]          ; signals availability of new [R1]

E1

WAIT ([R3] == 1)      ; waits for new data request
STR R5, [R1]          ; sends new [R1]
DMB [ST]
STR R0, [R4]          ; indicates that new data is available to P1

AArch64

P0

(Use data from [X1], potentially using [X1] as scratch space)
STLR W0, [X2]         ; signals release of [X1]
Appendix K10 Barrier Litmus Tests
K10.5 Cache and TLB maintenance instructions and barriers

WAIT_ACQ ([X2] == 0) ; waits for new value from DMA
LDR W5, [X3]

P1

WAIT ([X2] == 1) ; waits for release of [R1] by P0
DC IVAC, X1 ; ensures caches are not dirty, an invalidate is sufficient
DMB SY
STR W0, [X3] ; requests new data for [R1]
WAIT ([X4] == 1) ; waits for new data
DMB SY
DCIMVAC X1 ; ensures caches discard stale copies before use
DMB SY
STR WZR, [X2] ; signals availability of new [R1]

E1

WAIT ([X3] == 1) ; waits for new data request
STR W5, [X1] ; sends new [R1]
STR W0, [X4] ; indicates new data is available to P1

In this example, the result P0:R5 == 0x55 is required. The DMB issued by P1 after the first data cache invalidation ensures that effect of the cache invalidation on P0 is seen by E1 before the store by E1 to [R1]. The DMB issued by P1 after the second data cache invalidation ensures that its effects are seen before the store of 0 to the semaphore location in [R2].

K10.5.2 Instruction cache maintenance instructions

The following sections describe the use of barriers with instruction cache maintenance instructions:

• Ensuring the visibility of updates to instructions for a uniprocessor.
• Ensuring the visibility of updates to instructions for a multiprocessor on page K10-5607.

Ensuring the visibility of updates to instructions for a uniprocessor

On a single PE, the agent that causes instruction fetches, or instruction cache linefills, is a separate memory system observer from the agent that causes data accesses. Therefore, any operations to invalidate the instruction cache can rely only on seeing updates to memory that are complete. This must be ensured by the use of a DSB instruction.

Also, instruction cache maintenance instructions are only guaranteed to complete after the execution of a DSB, and an ISB is required to discard any instructions that might have been prefetched before the instruction cache invalidation completed. Therefore, on a uniprocessor, to ensure the visibility of an update to code and to branch to it, the following sequence is required:

AArch32

P1

STR R11, [R1] ; R11 contains a new instruction to be stored in program memory
DCCMVAMU R1 ; clean to PoU makes the new instruction visible to the instruction cache
DSB
ICIMVAMU R1 ; ensures instruction cache/branch predictor discards stale data
BPIMVA R1
DSB ; ensures completion of the invalidation
ISB ; ensures instruction fetch path sees new instruction cache state
BX R1

In AArch64 state, the branch predictor maintenance is not required.

AArch64

P1

STR W11, [X1] ; W11 contains a new instruction to be stored in program memory
DC CVAMU, X1 ; clean to PoU makes the new instruction visible to instruction cache
DSB ISH
IC IVAMU, X1 ; ensures instruction cache/branch predictor discards stale data
Appendix K10 Barrier Litmus Tests

K10.5 Cache and TLB maintenance instructions and barriers

DSB ISH           ; ensures completion of the invalidation
ISB               ; ensures instruction fetch path sees new instruction cache state
BR X1

--- Note ---
Where the changes to the instructions span multiple cache lines, then the data cache and instruction cache maintenance instructions can be duplicated to cover each of the lines to be cleaned and to be invalidated.

---

Ensuring the visibility of updates to instructions for a multiprocessor

The ARMv8 architecture requires a PE that executes an instruction cache maintenance instruction to execute a DSB instruction to ensure completion of the maintenance operation. This ensures that the cache maintenance instruction is complete on all PEs in the Inner Shareable shareability domain.

An ISB is not broadcast, and so does not affect other PEs. This means that any other PE must perform its own ISB synchronization after it knows that the update is visible, if it is necessary to ensure its synchronization with the update. The following example shows how this might be done:

**AArch32**

P1

```assembly
STR R11, [R1]       ; R11 contains a new instruction to be stored in program memory
DCMVAU R1           ; clean to PoU makes the new instruction visible to the instruction cache
DSB ISH             ; ensures completion of the clean on all PEs
ICIMVAU R1          ; ensures instruction cache discards stale data
BPIMVA R            ; ensures branch predictor discards stale data
DSB ISH             ; ensures completion of the instruction cache and branch predictor invalidation on all PEs
STR R0, [R2]        ; sets flag to signal completion
ISB                 ; synchronizes context on this PE
BX R1               ; branches to new code
```

P2-Px

```assembly
WAIT ([R2] == 1)    ; waits for flag signalling completion
ISB                 ; synchronizes context on this PE
BX R1               ; branches to new code
```

**AArch64**

P1

```assembly
STR X11, [X1]       ; X11 contains a new instruction to be stored in program memory
DCVUAU, X1          ; clean to PoU makes the new instruction visible to the instruction cache
DSB ISH             ; ensures completion of the clean on all PEs
ICIVUAU, X1         ; ensures instruction cache/branch predictor discards stale data
DSB ISH             ; ensures completion of the instruction cache/branch predictor invalidation on all PEs
STR W0, [X2]        ; sets flag to signal completion
ISB                 ; synchronizes context on this PE
BR R1               ; branches to new code
```

P2-Px

```assembly
WAIT ([X2] == 1)    ; waits for flag signalling completion
ISB                 ; synchronizes context on this PE
BR X1               ; branches to new code
```
Nonfunctional approach

The following sequence does not have the same effect, because a DSB is not required to complete the instruction cache maintenance instructions that other PEs issue:

AArch32

P1

STR R11, [R1] ; R11 contains a new instruction to be stored in program memory
DCCMVAU R1 ; clean to PoU makes the new instruction visible to the instruction cache
DSB ; ensures completion of the clean on all PEs
ICIMVAU R1 ; ensures instruction cache discards stale data
BPIMVA R1 ; ensures branch predictor discards stale data
DMB ; ensures ordering of the store after the invalidation
 ; DOES NOT guarantee completion of instruction cache/branch predictor on other PEs
STR R0, [R2] ; sets flag to signal completion
DSB ; ensures completion of the invalidation on all PEs
ISB ; synchronizes context on this PE
BX R1 ; branches to new code

P2-Px

WAIT ([R2] == 1) ; waits for flag signalling completion
DSB ; this DSB does not guarantee completion of P1
 ; ICIMVAU/BPIMVA
ISB
BX R1

AArch64

P1

STR W11, [X1] ; W11 contains a new instruction to be stored in program memory
DC CVAU, X1 ; clean to PoU makes the new instruction visible to instruction cache
DSB ISH ; ensures completion of the clean on all PEs
IC IVAU, X1 ; ensures instruction cache/branch predictor discards stale data
DMB ISH ; ensures ordering of the store after the invalidation
 ; DOES NOT guarantee completion of instruction cache/branch predictor on other PEs
STR W0, [X2] ; sets flag to signal completion
DSB ISH ; ensures completion of the invalidation on all PEs
ISB ; synchronizes context on this PE
BR X1 ; branches to new code

P2-Px

WAIT ([X2] == 1) ; waits for flag signalling completion
DSB ISH ; this DSB does not guarantee completion of P1
 ; ICIMVAU/BPIMVA
ISB
BR X1

In this example, P2…Px might not see the updated region of code at R1.
K10.5.3 TLB maintenance instructions and barriers

The following sections describe the use of barriers with TLB maintenance instructions:

- Ensuring the visibility of updates to translation tables for a uniprocessor.
- Ensuring the visibility of updates to translation tables for a multiprocessor on page K10-5610.
- Paging memory in and out on page K10-5610.
- Using break-before-make when updating translation table entries on page K10-5611.

Ensuring the visibility of updates to translation tables for a uniprocessor

On a single PE, the agent that causes translation table walks is a separate memory system observer from the agent that causes data accesses. Therefore, any operations to invalidate the TLB can only rely on seeing updates to memory that are complete. This must be ensured by the use of a DSB instruction.

The ARMv8 architecture requires that translation table walks look in the data or unified caches at L1, so such systems do not require data cache cleaning.

After the translation tables update, any old copies of entries that might be held in the TLBs must be invalidated. This operation is only guaranteed to affect all instructions, including instruction fetches and data accesses, after the execution of a DSB and an ISB. Therefore, the code for updating a translation table entry is:

**AArch32**

```
P1
STR R11, [R1]         ; updates the translation table entry
DSB                   ; ensures visibility of the update to translation table walks
TLBIMVA R10
BPIALL
DSB                   ; ensures completion of the BP and TLB invalidation
ISB                   ; synchronises context on this PE
; new translation table entry can be relied upon at this point and all accesses
; generated by this observer using
; the old mapping have been completed
```

**AArch64**

```
P1
STR X11, [X1]         ; updates the translation table entry
DSB ISH               ; ensures visibility of the update to translation table walks
TLBII VAE1, X10       ; assumes we are in the EL1
DSB ISH               ; ensures completion of the TLB invalidation
ISB                   ; synchronises context on this PE
; new translation table entry can be relied upon at this point and all accesses
; generated by this observer using
; the old mapping have been completed
```

Importantly, by the end of this sequence, all accesses that used the old translation table mappings have been observed by all observers.

An example of this is where a translation table entry is marked as invalid. Such a system must provide a mechanism to ensure that any access to a region of memory being marked as invalid has completed before any action is taken as a result of the region being marked as invalid.
Ensuring the visibility of updates to translation tables for a multiprocessor

The same code sequence can be used in a multiprocessing system. The ARMv8 architecture requires a PE that executes a TLB maintenance instruction to execute a DSB instruction to ensure completion of the maintenance operation. This ensures that the TLB maintenance instruction is complete on all PEs in the Inner Shareable shareability domain.

The completion of a DSB that completes a TLB maintenance instruction ensures that all accesses that used the old mapping have completed.

**AArch32**

```
P1
STR R11, [R1] ; updates the translation table entry
DSB ; ensures visibility of the update to translation table walks
TLBIMVAIS R10
BPIALILS
DSB ; ensures completion of the BP and TLB invalidation
ISB ; Note ISB is not broadcast and must be executed locally
; on other PEs
; new translation table entry can be relied upon at this point and all accesses
; generated by any observers affected by the broadcast TLBIMVAIS operation using
; the old mapping have been completed
```

**AArch64**

```
P1
STR X11, [X1] ; updates the translation table entry
DSB ISH ; ensures visibility of the update to translation table walks
TLBIVAEIIS, X10
DSB ISH ; ensures completion of the TLB invalidation
ISB ; Note ISB is not broadcast and must be executed locally
; on other PEs
; new translation table entry can be relied upon at this point and all accesses
; generated by any observers affected by the broadcast TLBIMVAIS operation using
; the old mapping have been completed
```

The completion of the TLB maintenance instruction is guaranteed only by the execution of a DSB by the observer that performed the TLB maintenance instruction. The execution of a DSB by a different observer does not have this effect, even if the DSB is known to be executed after the TLB maintenance instruction is observed by that different observer.

**Paging memory in and out**

In a multiprocessor system there is a requirement to ensure the visibility of translation table updates when paging regions of memory into RAM from a backing store. This might, or might not, also involve paging existing locations in memory from RAM to a backing store. In such situations, the operating system selects one or more pages of memory that might be in use but are suitable to discard, with or without copying to a backing store, depending on whether or not the region of memory is writable. Disabling the translation table mappings for a page, and ensuring the visibility of that update to the translation tables, prevents agents accessing the page.

For this reason, it is important that the DSB that is performed after the TLB invalidation ensures that no other updates to memory using those mappings are possible.

An example sequence for the paging out of an updated region of memory, and the subsequent paging in of memory, is as follows:

**AArch32**

```
P1
STR R11, [R1] ; updates the translation table for the region being paged out
DSB ; ensures visibility of the update to translation table walks
TLBIMVAIS R10
DSB ; invalidates the old entry
DSB ; ensures completion of the invalidation on all PEs
```
ISB ; ensures visibility of the invalidation
BL SaveMemoryPageToBackingStore
BL LoadMemoryFromBackingStore
DSB ; ensures completion of the memory transfer (this could be part of
 ; LoadMemoryFromBackingStore)
IC IALLUIS ; also invalidates the branch predictor
STR R9, [R1] ; creates a new translation table entry with a new mapping
DSB ; ensures completion of the instruction cache
 ; and branch predictor invalidation
 ; AND ensures visibility of the new translation table mapping
ISB ; ensures synchronisation of this instruction stream

AArch64

P1

STR X11, [X1] ; updates the translation table for the region being paged out
DSB ISH ; ensures visibility of the update to translation table walks
TLBI VAESIS, X10 ; invalidates the old entry
DSB ISH ; ensures completion of the invalidation on all PEs
ISB ; ensures visibility of the invalidation
BL SaveMemoryPageToBackingStore
BL LoadMemoryFromBackingStore
DSB ISH ; ensures completion of the memory transfer (this could be part of
 ; LoadMemoryFromBackingStore)
IC IALLUIS ; also invalidates the branch predictor
STR X9, [X1] ; creates a new translation table entry with a new mapping
DSB ISH ; ensures completion of the instruction cache
 ; and branch predictor invalidation
 ; AND ensures visibility of the new translation table mapping
ISB ; ensures synchronisation of this instruction stream

This example assumes the memory copies are performed by an observer that is coherent with the caches of PE P1. This observer might be P1 itself, using a specific paging mapping. For clarity, the example omits the functional descriptions of SaveMemoryPageToBackingStore and LoadMemoryFromBackingStore. LoadMemoryFromBackingStore is required to ensure that the memory updates that it makes are visible to instruction fetches.

In this example, the use of IC IALLUIS in AArch32 state and IC IALLUIS in AArch64 state to invalidate the entire instruction cache is a simplification, that might not be optimal for performance. An alternative approach involves invalidating all of the lines in the caches using ICIMV AU in AArch32 state and IC IVAU operations in AArch64 state. This invalidation must be done when the mapping used for the ICIMVAU and IC IVAU operations is valid but not executable.

Using break-before-make when updating translation table entries

The ARM Architecture requires that reads to the same location are observed in order, and since application level software relies on this behavior, the operating system needs to maintain this illusion when it is changing a virtual to physical address mapping for a location, as is the case with copy on write or other memory management techniques. This illusion can be maintained provided that the software uses a break-before-make sequence when updating translation table entries whenever multiple threads of execution can use the same translation tables and the change to the translation entries involves any of:

• Changing the memory type.
• Changing the cacheability attributes
• Changing the output address (OA), if the OA of at least one of the old translation table entry and the new translation table entry is writable.

The architecture requires use of a break-before make sequence in these situations, see Using break-before-make when updating translation table entries on page D4-1816 for more information. However, if software did not use a break-before-make approach, an implementation might give a result that would occur if the two reads to the same virtual address did not occur in program order. An example of such an occurrence would be an implementation of copy-on-write, where one PE is performing two reads to the same virtual address at the same time as a second PE,
running code associated with the operating system, is copying the data from one physical location that is mapped to
by that virtual address, where the page was mapped as read-only, to a different physical location which will be
mapped as read-write.

If the operating system changed the address mapping without going through an invalid entry, then it would be
possible for a third PE to perform a write to the location that would be seen by the first load by the first PE, and not
seen by the second load by the same PE.

The required break-before-make code sequence in this case is:

**AArch32**

```assembly
P1

; R1, R2 contain an invalid translation table entry (that is, one with bit[0] == 0)
; R3 contains the address of the translation table entry
; R4 contains the Virtual Address and ASID of the VA being remapped
; R5, R6 contain the new valid translation table entry
STRD R1, R2, [R3] ; stores invalid entry
DSB ISH ; ensures visibility of the update to translation table walks
TLBMAIIS R4 ; invalidates the old entry
DSB ISH ; ensures completion of the invalidation on all PEs
ICIALLUIS ; also invalidates the branch predictor
STRD R5, R6, [R3] ; store new mapping
DSB ISH ; ensures visibility of the update to translation table walks
ISB ; ensures synchronisation of this instruction stream
```

**Note**

This example shows an update to an entry in a translation table that is using the long-descriptor format.

**AArch64**

```assembly
P1

; X1 contains an invalid translation table entry (that is, one with bit[0] == 0)
; X2 contains the address of the translation table entry
; X3 contains the Virtual Address and ASID of the VA being remapped
; X4 contains the new valid translation table entry
STR X1, [X2] ; stores invalid entry
DSB ISH ; ensures visibility of the update to translation table walks
TLBI VAEIIS, X3 ; invalidates the old entry
DSB ISH ; ensures completion of the invalidation on all PEs
IC IALLUIS ; also invalidates the branch predictor
STR X4, [X2] ; store new mapping
DSB ISH ; ensures visibility of the update to translation table walks
ISB ; ensures synchronisation of this instruction stream
```

If this sequence is correctly followed, then the architecture guarantees that the loads to a virtual address being
remapped will be seen in the correct order.

The instruction cache maintenance is only required if the mapping from input address to output address has been
changed as part of the change of the translation table entries, and the memory being moved is executable. In this
example, the use of ICIALUIS in AArch32 state and IC IALLUIS in AArch64 state to invalidate the entire instruction
cache is a simplification, that might not be optimal for performance. An alternative approach involves invalidating
all of the lines in the caches using ICIMVAU in AArch32 state, and IC IVAU in AArch64 state. This invalidation must
be done when the mapping used for the ICIMVAU and IC IVAU operations is valid but not executable.
K10.5.4 Ordering of Memory-mapped device control with payloads

With a Memory-mapped peripheral, such as a DMA, which can also access memory for its own use, it is common to have control or status registers which are Memory-mapped. These registers need to be accessed in an ordered manner with respect to the data that the Memory-mapped peripheral is handling.

Two simple examples of this are:

- When a processing element is writing a buffer of data, and then writing to a control register in the DMA peripheral to start that peripheral to access the buffer of data.
- When a DMA peripheral has written to a buffer of data in memory, and the processing element is reading a status register to determine that the DMA transfer has completed, and then is reading the data.

For the case of the processing element writing a buffer of data, before starting the DMA peripheral, the ordering requirements between the stores to the data buffer and the stores to the Memory-mapped a to the DMA peripheral can be met by the insertion of a DSB <domain> instruction between these sets of accesses as this ensures the global observation of the stores before the DMA is started. This is shown by the following code:

**AArch32**

```
P1
STR R5, [R2]          ; data written to the data buffer
DSB
STR R0, [R4]          ; R4 contains the address of the DMA control register
```

**AArch64**

```
P1
STR W5, [X2]          ; data written to the data buffer
DSB <domain>
STR W0, [X4]          ; X4 contains the address of the DMA control register
```

For the case of DMA peripheral writing the data buffer and then setting a status register when those stores are complete (and so globally observed) and then having this status register polled by the processing element before the processing element reads the data buffer, the processing element must insert a DSB <domain> between the load that reads the status register, and the read of the buffer. A DMB, or load-acquire, is not sufficient as this problem is not solely concerned with observation order, since the polling read is actually a read of a status register at a slave, not the polling a data value that has been written by an observer.

For this case, the code is therefore:

**AArch32**

```
P1
WAIT ([R4] == 1)      ; R4 contains the address of the status register, and the value '1' indicates completion of the DMA transfer
DSB
LDR R5, [R2]          ; reads data from the data buffer
```

**AArch64**

```
P1
WAIT ([X4] == 1)      ; X4 contains the address of the status register, and the value '1' indicates completion of the DMA transfer
DSB <domain>
LDR W5, [X2]          ; reads data from the data buffer
```
K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers

The following sections describe the ARMv7 compatible approaches for ordering, using DMB and DSB barriers:
- Simple ordering and barrier cases.
- Load-Exclusive, Store-Exclusive and barriers on page K10-5620.
- Using a mailbox to send an interrupt on page K10-5622.
- Cache and TLB maintenance instructions and barriers on page K10-5622.

K10.6.1 Simple ordering and barrier cases

ARM implements a weakly consistent memory model for Normal memory. In general terms, this means that the order of memory accesses observed by other observers might not be the order that appears in the program, for either loads or stores.

This section includes examples of this.

**Simple weakly consistent ordering example**

P1

```
STR R5, [R1]
LDR R6, [R2]
```

P2

```
STR R6, [R2]
LDR R5, [R1]
```

In the absence of barriers, the result of P1: R6=0, P2: R5=0 is permissible.

**Message passing**

The following sections describe:
- Weakly-ordered message passing problem.
- Message passing with multiple observers on page K10-5616.

**Weakly-ordered message passing problem**

P1

```
STR R5, [R1]          ; sets new data
STR R0, [R2]          ; sends flag indicating data ready
```

P2

```
WAIT([R2]==1)          ; waits on flag
LDR R5, [R1]          ; reads new data
```

In the absence of barriers, an end result of P2: R5=0 is permissible.

**Resolving by the addition of barriers**

The addition of barriers, to ensure the observed order of the reads and the writes, ensures that data is transferred so that the result P2:R5==0x55 is guaranteed, as follows:

P1

```
STR R5, [R1]          ; sets new data
DMB [ST]              ; ensures all observers observe data before the flag
STR R0, [R2]          ; sends flag indicating data ready
```

```
K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers

Appendix K10 Barrier Litmus Tests

Resolving by the use of barriers and address dependency

There is a rule within the ARM architecture that:

* Where the value returned by a read is used for computation of the virtual address of a subsequent read or write, then these two memory accesses are observed in program order.

Where the value returned by a read is used for computation of the virtual address of a subsequent read or write, this is called an address dependency. An address dependency exists even if the value returned by the first read has no effect on the virtual address. This might occur if the value returned is masked off before it is used, or if it confirms a predicted address value that it might have changed.

This restriction applies only when the data value returned by a read is used as a data value to calculate the address of a subsequent read or write. It does not apply if the data value returned by a read determines the condition flags values, and the values of the flags are used for condition code evaluation to determine the address of a subsequent read, either through conditional execution or the evaluation of a branch. This is called a control dependency.

Where both a control and address dependency exist, the ordering behavior is consistent with the address dependency.

Table K10-1 shows examples of address dependencies, control dependencies, and an address and control dependency.

<table>
<thead>
<tr>
<th>Address dependency</th>
<th>Control dependency</th>
<th>Address and control dependencya</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a)</td>
<td>(b)</td>
<td>(c)</td>
</tr>
<tr>
<td>LDR r1, [r0]</td>
<td>LDR r1, [r0]</td>
<td>LDR r1, [r0]</td>
</tr>
<tr>
<td>LDR r2, [r1]</td>
<td>AND r1, r1, #0</td>
<td>CMP r1, #55</td>
</tr>
<tr>
<td>LDR r2, [r3, r1]</td>
<td>MOV r4, #22</td>
<td>LDRNE r2, [r1]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a. The address dependency takes priority.

This means that the data transfer example of Weakly-ordered message passing problem on page K10-5614 can also be satisfied as shown in the following example:

P1

```
P1
  STR R5, [R1]            ; sets new data
  DMB [ST]                ; ensures all observers observe data before the flag
  STR R0, [R2]            ; sends flag indicating data ready
```

P2

```
P2
  WAIT([R2]==1)          ; waits on flag
  DMB                    ; ensures that the load of data is after the flag has been observed
  LDR R5, [R1]
```

The load of R5 by P2 is ordered with respect to the load from [R2] because there is an address dependency using R12. P1 uses a DMB to ensure that P2 does not observe the write of [R2] before the write of [R1].
Message passing with multiple observers

Where the ordering of Normal memory accesses is not resolved by the use of barriers or dependencies, then different observers might observe the accesses in a different order, as shown in the following example:

P1

```
STR R5, [R1] ; sets new data
STR R0, [R2] ; sends flag indicating data ready
```

P2

```
WAIT([R2]==1)
AND R12, R12, #0 ; R12 is destination of LDR in WAIT macro
LDR R5, [R1, R12] ; the load has an address dependency on R12
; and so is ordered after the flag has been seen
```

P3

```
WAIT([R2]==1)
AND R12, R12, #0 ; R12 is destination of LDR in WAIT macro
LDR R5, [R1, R12] ; the load is address dependent on R12
; and so is ordered after the flag has been seen
```

In this case, it is permissible for P2:R5 and P3:R5 to contain different values, because there is no order guaranteed between the two stores performed by P1.

Resolving by the addition of barriers

The addition of a barrier by P1, as shown in the following example, ensures the observed order of the writes, transferring data so that P2:R5 and P3:R5 both contain the value 0x55:

P1

```
STR R5, [R1] ; sets new data
DMB [ST] ; ensures all observers observe data before the flag
STR R0, [R2] ; sends flag indicating data ready
```

P2

```
WAIT([R2]==1)
AND R12, R12, #0 ; R12 is destination of LDR in WAIT macro
LDR R5, [R1, R12] ; the load has an address dependency on R12
; and so is ordered after the flag has been seen
```

P3

```
WAIT([R2]==1)
AND R12, R12, #0 ; R12 is destination of LDR in WAIT macro
LDR R5, [R1, R12] ; the load has an address dependency on R12
; and so is ordered after the flag has been seen
```

Address dependency with object construction

When accessing an object-oriented data structure, the address dependency rule means that barriers are not required, even when initializing the object:

P1

```
STR R5, [R1, #offset] ; sets new data in a field
DMB [ST] ; ensures all observers observe data before base address is updated
STR R1, [R2] ; updates base address
```

P2

```
LDR R1, [R2] ; reads for base address
CMP R1, #0 ; checks if it is valid
BEQ null_trap
```
LDR R5, [R1, #offset] ; uses base address to read field

If the null_trap is not taken, it is required that P2:R5==0x55. This avoids P2 observing a partially constructed object from P1. Significantly, P2 does not require a barrier to ensure this behavior.

P1 requires a barrier to ensure the observed order of the writes by P1. In general, the impact of requiring a barrier during the construction phase is much less than the impact of requiring a barrier for every read access.

Causal consistency issues with multiple observers

The fact that different observers can observe memory accesses in different orders extends, in the absence of barriers, to behaviors that do not fit naturally expected causal properties, as the following example shows:

P1

STR R0, [R2] ; sets new data

P2

WAIT([R2]==1) ; waits to see new data from P1
STR R0, [R3] ; sends flag, must be after the new data has been by P2 as stores, ; must not be speculative

P3

WAIT([R3]==1) ; waits for P2 flag
AND R12, R12, #0 ; dependency to ensure order
LDR R0, [R2, R12] ; reads P1's data

In this example, P3:R0==0 is permissible. P3 is not guaranteed to see the stores from P1 and P2 in any particular order. This applies despite the fact that the store from P2 can only happen after P2 has observed the store from P1.

This example shows that the ARM memory order model for Normal memory does not conform to causal consistency. This means that the apparently transitive causal relationship between two variables is not guaranteed to be transitive.

The following example shows the insertion of a barrier by P2 to create causal consistency:

P1

STR R0, [R2] ; sets new data

P2

WAIT([R2]==1) ; waits to see new data from P1
DMB ; ensures P1 data is observed by all observers before any following store
STR R0, [R3] ; sends flag

P3

WAIT([R3]==1) ; waits for P2 flag
AND R12, R12, #0 ; dependency to ensure order
LDR R0, [R2, R12] ; reads P1 data

This creates causal consistency because a DMB is required to order all accesses that the executing PE observed before the DMB, not only those it issued, before any of the accesses that follow the DMB.

Multiple observers of writes to multiple locations

The ARM weakly consistent memory model means that different observers can observe writes to different locations in different orders, as the following example shows:

P1

STR R0, [R1] ; sets new data

P2
Appendix K10 Barrier Litmus Tests
K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers

STR R0, [R2] ; sets new data

P3
LDR R10, [R2] ; reads P2 data before P1 data
LDR R9, [R1] ;
BIC R9, R10, R9 ; R9 <- R10 & ~R9
; R9 contains 1 iff read from [R2] is observed to be 1 and
; read from [R1] is observed to be 0.

P4
LDR R9, [R1]
LDR R10, [R2]
BIC R9, R9, R10 ; R9 <- R9 & ~R10
; R9 contains 1 iff read from [R2] is observed to be 0 and
; read from [R1] is observed to be 1.

In this example, the result P3:R9==1 and P4:R9==1 is permissible. This means that P3 and P4 observed the stores from P1 and P2 in different orders.

The following example shows the use of DMB instructions to ensure sequential consistency:

P1
STR R0, [R1] ; sets new data

P2
STR R0, [R2] ; sets new data

P3
LDR R10, [R2] ; reads P2 data before P1 data
DMB
LDR R9, [R1]
BIC R9, R10, R9 ; R9 <- R10 & ~R9
; R9 contains 1 iff read from [R2] is observed to be 1 and
; read from [R1] is observed to be 0.

P4
LDR R9, [R1] ; reads P1 data before P2 data
DMB
LDR R10, [R2]
BIC R9, R9, R10 ; R9 <- R9 & ~R10
; R9 contains 1 iff read from [R2] is observed to be 0 and
; read from [R1] is observed to be 1.

In this example:

• The DMB executed by P3 ensures that, if the P3 load from [R2] observes the P2 store to [R2], then all observers observe the P2 store to [R2] before they observe the P3 load from [R1].

• The DMB executed by P4 ensures that, if the P4 load from [R1] observes the P1 store to [R1], then all observers observe the P1 store to [R1] before they observe the P4 load from [R2].

If the P3 load from [R1] returns 0, then it has not observed the P1 store to [R1]. Also, if the P3 load of [R2] returns 1, then all observers must have observed the P2 store to [R2] before they observed the P1 store to [R1]. This means that P4 cannot observe the P1 store to [R1] without also observing the P2 store to [R2].

Alternatively, if the P4 load from [R2] returns 0, then it has not observed the P2 store to [R2]. If, also, the P4 load of [R1] returns 1, then all observers must have observed the P1 store to [R1] before they observed the P2 store to [R2]. This means that P3 cannot observe the P2 store to [R2] without also observing the P1 store to [R1].

This shows that, of the four possible results for {P3:R9, P4:R9}, the insertion of these barriers makes the result {1, 1} impossible.
**Posting a store before polling for acknowledgement**

In the case where an observer stores to a location, and then polls for an acknowledge from a different observer, the weak ordering of the memory model can lead to a deadlock, as the following example shows:

P1

```
STR R0, [R2]
WAIT ([R3]==1)
```

P2

```
WAIT ([R2]==1)
STR R0, [R3]
```

In ARMv7 implementations that do not include the Multiprocessing Extensions, then this can deadlock because P2 might not observe the store by P1 in finite time. For ARMv7 implementations with the Multiprocessing Extensions and for ARMv8, this is not an issue as all stores must be observed by all observers within their shareability domain in finite time.

The addition of a **DMB** instruction prevents this deadlock in ARMv7 implementations that do not include the Multiprocessing Extensions:

P1

```
STR R0, [R2]
DMB
WAIT ([R3]==1)
```

P2

```
WAIT ([R2]==1)
STR R0, [R3]
```

The **DMB** executed by P1 ensures that P2 observes the store by P1 before it observes the load by P1. This ensures a timely completion.

The following example is a variant of the previous example, where the two observers poll the same memory location:

P1

```
STR R0, [R2]
WAIT ([R2]==2)
```

P2

```
WAIT ([R2]==1)
LDR R0, [R2]
ADD R0, R0, #1
STR R0, [R2]
```

In this example, the same deadlock can occur in ARMv7 implementations that do not include the Multiprocessing Extensions, because the architecture permits P1 to read the result of its own store to [R2] early, and continue doing so for an indefinite amount of time. The addition of a **DMB** instruction prevents this deadlock:

P1

```
STR R0, [R2]
DMB
WAIT ([R2]==2)
```

P2

```
WAIT ([R2]==1)
LDR R0, [R2]
ADD R0, R0, #1
STR R0, [R2]
```
WFE and WFI and barriers

The Wait For Event and Wait For Interrupt instructions permit the PE to suspend execution and enter a low-power state. A DSB barrier instruction is required if it is necessary to ensure that memory accesses made before the WFI or WFE are visible to other observers, unless some other mechanism has ensured this visibility. Examples of other mechanism that would guarantee the required visibility are the DMB described in Posting a store before polling for acknowledgement on page K10-5619, or a dependency on a load.

The following example requires the DSB to ensure that the store is visible:

```
P1
    STR R0, [R2]  
    DSB  
    Loop:       
        WFI     
        B Loop
```

However, if the example in Posting a store before polling for acknowledgement on page K10-5619 is extended to include a WFE, there is no risk of a deadlock. The extended example is:

```
P1
    STR R0, [R2]  
    DMB  
    Loop:       
        LDR R12, [R3]  
        CMP R12, #1  
        WFENE  
        BNE Loop
```

```
P2
    WAIT ([R2]==1)  
    STR R0, [R3]  
    DSB  
    SEV
```

In this example:

- The DMB by P1 ensures that P2 observes the store by P1 before it observes the load by P1.
- The dependency of the WFE on the result of the load by P1 means that this load must complete before P1 executes the WFE.

For more information about SEV, see Use of Wait For Event (WFE) and Send Event (SEV) with locks on page K10-5621.

K10.6.2 Load-Exclusive, Store-Exclusive and barriers

The Load-Exclusive and Store-Exclusive instructions, described in Synchronization and semaphores on page B2-108, are predictable only with Normal memory. These instructions do not have any implicit barrier functionality. Therefore, any use of these instructions to implement locks of any type requires the addition of explicit barriers.

Acquiring a lock

A common use of Load-Exclusive and Store-Exclusive instructions is to claim a lock to permit entry into a critical region. This is typically performed by testing a lock variable that indicates 0 for a free lock and some other value, commonly 1 or an identifier of the process holding the lock, for a taken lock.

The lack of implicit barriers in the Load-Exclusive and Store-Exclusive instructions means that the mechanism requires a DMB instruction between acquiring a lock and making the first access to the critical region, to ensure that all observers observe the successful claim of the lock before they observe any subsequent loads or stores to the region. This example shows Px acquiring a lock:
Releasing a lock

The converse operation of releasing a lock does not require the use of Load-Exclusive and Store-Exclusive instructions, because only a single observer is able to write to the lock. However, often it is necessary for any observer to observe any memory updates, or any values that are loaded into memory, before they observe the release of the lock. Therefore, a DMB usually precedes the lock release, as the following example shows.

```
Px
Loop
LDREX R5, [R1] ; reads lock
CMP R5, #0 ; checks if 0
STREXEQ R5, R0, [R1] ; attempts to store new value
CMPEQ R5, #0 ; tests if store succeeded
BNE Loop ; retries if not
DMB ; ensures that all subsequent accesses are observed after the
; gaining of the lock is observed
; loads and stores in the critical region can now be performed
```

Use of Wait For Event (WFE) and Send Event (SEV) with locks

The ARMv8 architecture includes Wait For Event and Send Event instructions, that can be executed to reduce the required number of iterations of a lock-acquire loop, or spinlock, to reduce power. The basic mechanism involves an observer that is in a spinlock executing a WFE instruction that suspends execution on that observer until an asynchronous exception or an explicit event, sent by some other observer using the SEV instruction, is seen by the suspended observer. An observer that holds the lock executes an SEV instruction to send an event after it has released the lock.

The Event signal is a non-memory communication, and therefore the memory update that releases the lock must be observable by all observers before the SEV instruction is executed and the event is sent. This requires the use of DSB instruction, rather than DMB.

Therefore, the following is an example of lock acquire code using WFE:

```
Px
Loop
LDREX R5, [R1] ; reads lock
CMP R5, #0 ; checks if 0
WFENE ; sleeps if the lock is held
STREXEQ R5, R0, [R1] ; attempts to store new value
CMPEQ R5, #0 ; tests if store succeeded
BNE Loop ; retries if not
DMB ; ensures that all subsequent accesses are observed after the
; gaining of the lock is observed
; loads and stores in the critical region can now be performed
```

And the following is an example of lock release code using SEV:

```
Px
; loads and stores in the critical region
MOV R0, #0
DMB ; ensures all previous accesses are observed before the lock is cleared
STR R0, [R1] ; clears the lock
DSB ; ensures completion of the store that cleared the lock before
; sending the event
SEV
```
K10.6.3 Using a mailbox to send an interrupt

In some message passing systems, it is common for one observer to update memory and then notify a second observer of the update by sending an interrupt, using a mailbox.

Although a memory access might be made to initiate the sending of the mailbox interrupt, a `DSB` instruction is required to ensure the completion of previous memory accesses.

Therefore, the following sequence is required to ensure that P2 observes the updated value:

P1

```assembly
STR R5, [R1] ; message stored to shared memory location
DSB [ST]     
STR R1, [R4] ; R4 contains the address of a mailbox
```

P2

```assembly
; interrupt service routine
LDR R5, [R1]
```

Note

The `DSB` executed by P1 ensures global observation of the store to [R1]. The interrupt timing ensures that the code executed by P2 is executed after the global observation of the update to [R1], and therefore must see this update. In some implementations, this might be implemented by requiring that interrupts flush non-coherent buffers that hold speculatively loaded data.

K10.6.4 Cache and TLB maintenance instructions and barriers

The following sections describe the use of barriers with cache and TLB maintenance instructions:

- Data cache maintenance instructions.
- Instruction cache maintenance instructions on page K10-5624.
- TLB maintenance instructions and barriers on page K10-5626.

Data cache maintenance instructions

The following sections describe the use of barriers with data cache maintenance instructions:

- Message passing to non-caching observers.
- Multiprocessing message passing to non-caching observers on page K10-5623.
- Invalidating DMA buffers, non-functional example on page K10-5623.
- Invalidating DMA buffers, functional example with single PE on page K10-5623.
- Invalidating DMA buffers, functional example with multiple coherent PEs on page K10-5624.

Message passing to non-caching observers

The ARMv8 architecture requires the use of `DMB` instructions to ensure the ordering of data cache maintenance instructions and their effects. This means the following message passing approaches can be used when communicating between caching observers and non-caching observers:

P1

```assembly
STR R5, [R1] ; updates data (assumed to be in P1's cache)
DCCMVAC R1   ; cleans cache to point of coherency
DMB          ; ensures effects of the clean will be observed before the flag is set
STR R0, [R4] ; sends flag to external agent (Non-cacheable location)
```

E1

```assembly
WAIT ([R4] == 1) ; waits for the flag
DMB             ; ensures that flag has been seen before reading data
LDR R5, [R1]   ; reads the data
```
In this example, it is required that E1:R5==0x55.

**Multiprocessing message passing to non-caching observers**

The broadcast nature of the cache maintenance instructions in ARMv8, and in ARMv7 implementations that include the Multiprocessing Extensions, combined with properties of barriers, means that the message passing principle for non-caching observers is:

**P1**

```
STR R5, [R1] ; updates data (assumed to be in P1's cache)
DMB [ST] ; ensures new data is observed before the flag to P2 is set
STR R0, [R2] ; sends flag to P2
```

**P2**

```
WAIT ([R2] == 1) ; waits for flag from P1
DMB ; ensures cache clean is observed after P1 flag is observed
DCCMVAC R1 ; cleans cache to point of coherency - this cleans the cache of P1
DMB ; ensures effects of the clean are observed before the flag to E1 is set
STR R0, [R4] ; sends flag to E1
```

**E1**

```
WAIT ([R4] == 1) ; waits for flag from P2
DMB ; ensures that flag has been observed before reading the data
LDR R5, [R1] ; reads the data
```

In this example, it is required that E1:R5==0x55. The clean operation executed by P2 affects the data location in the P1 cache. The cast-out from the P1 cache is guaranteed to be observed before P2 updates [R4].

**Invalidating DMA buffers, non-functional example**

The basic scheme for communicating with an external observer that is a process that passes data in to a Cacheable memory region must take account of the architectural requirement that regions with a Normal Cacheable attribute can be allocated into a cache at any time, for example as a result of speculation. The following example shows this possibility:

**P1**

```
DCIMVAC R1 ; ensures caches are not dirty. A clean operation could be
; used but the DMA overwrites this region so an invalidate operation
; is sufficient and usually more efficient
DMB ; ensures cache invalidation is observed before the next store is observed
STR R0, [R3] ; sends flag to external agent
WAIT ([R4]==1) ; waits for a different flag from an external agent
DMB ; observes flag from external agent before reading new data. However [R1]
LDR R5, [R1] ; could have been brought into cache earlier
```

**E1**

```
WAIT ([R3] == 1) ; waits for flag
STR R5, [R1] ; stores new data
DMB
STR R0, [R4] ; sends a flag
```

If a speculative access occurs, there is no guarantee that the cache line containing [R1] is not brought back into the cache after the cache invalidation, but before [R1] is written by E1. Therefore, the result P1:R5=0 is permissible.

**Invalidating DMA buffers, functional example with single PE**

**P1**

```
DCIMVAC R1 ; ensures cache is not dirty. A clean operation could be
; used but the DMA overwrites this region so an invalidate operation
; is sufficient and usually more efficient
DMB ; ensures cache invalidation is observed before the next store is observed
```
Appendix K10 Barrier Litmus Tests
K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers

STR R0, [R3] ; sends flag to external agent
WAIT ([R4]==1) ; waits for a different flag from an external agent
DMB ; ensures that cache invalidate is observed after the flag
    ; from external agent is observed
DCIMVAC R1 ; ensures cache discards stale copies before use
LDR R5, [R1]

E1

WAIT ([R3] == 1) ; waits for flag
STR R5, [R1] ; stores new data
DMB [ST]
STR R0, [R4] ; sends a flag

In this example, the result P1:R5 == 0x55 is required. Including a cache invalidation after the store by E1 to [R1] is observed ensures that the line is fetched from external memory after it has been updated.

Invalidating DMA buffers, functional example with multiple coherent PEs

The broadcasting of cache maintenance instructions, and the use of DMB instructions to ensure their observability, means that the previous example extends naturally to a multiprocessor system. Typically this requires a transfer of ownership of the region that the external observer is updating.

P0

(Use data from [R1], potentially using [R1] as scratch space)
DMB
STR R0, [R2] ; signals release of [R1]
WAIT ([R2] == 0) ; waits for new value from DMA
DMB
LDR R5, [R1]
P1

WAIT ([R2] == 1) ; waits for release of [R1] by P0
DCIMVAC R1 ; ensures caches are not dirty, invalidate is sufficient
DMB
STR R0, [R3] ; requests new data for [R1]
WAIT ([R4] == 1) ; waits for new data
DMB
DCIMVAC R1 ; ensures caches discard stale copies before use
DMB
MOV R0, #0
STR R0, [R2] ; signals availability of new [R1]
E1

WAIT ([R3] == 1) ; waits for new data request
STR R5, [R1] ; sends new [R1]
DMB [ST]
STR R0, [R4] ; indicates new data available to P1

In this example, the result P0:R5 == 0x55 is required. The DMB issued by P1 after the first data cache invalidation ensures that effect of the cache invalidation on P0 is seen by E1 before the store by E1 to [R1]. The DMB issued by P1 after the second data cache invalidation ensures that its effects are seen before the store of 0 to the semaphore location in [R2].

Instruction cache maintenance instructions

The following sections describe the use of barriers with instruction cache maintenance instructions:

• Ensuring the visibility of updates to instructions for a uniprocessor on page K10-5625.
• Ensuring the visibility of updates to instructions for a multiprocessor on page K10-5625.
**Ensuring the visibility of updates to instructions for a uniprocessor**

On a single PE, the agent that causes instruction fetches, or instruction cache linefills, is a separate memory system observer from the agent that causes data accesses. Therefore, any operations to invalidate the instruction cache can rely only on seeing updates to memory that are complete. This must be ensured by the use of a DSB instruction.

Also, instruction cache maintenance instructions are only guaranteed to complete after the execution of a DSB, and an ISB is required to discard any instructions that might have been prefetched before the instruction cache invalidation completed. Therefore, on a uniprocessor, to ensure the visibility of an update to code and to branch to it, the following sequence is required:

```assembly
P1
STR R11, [R1]            ; R11 contains a new instruction to store in program memory
DCCMVAU R1               ; clean to PoU makes new instructions visible to instruction cache
DSB                      ; ensures instruction cache and branch predictor discard stale data
ICIMVAU R1               ; ensures completion of the invalidation
BPIMVA R1
DSB                      ; ensures completion of the invalidation
ISB                      ; ensures instruction fetch path observes new instruction cache state
BX R1
```

**Ensuring the visibility of updates to instructions for a multiprocessor**

ARMv8, and an ARMv7 implementation that includes the Multiprocessing Extensions, requires a PE that executes an instruction cache maintenance instruction to execute a DSB instruction to ensure completion of the maintenance operation. This ensures that the cache maintenance instruction is complete on all PEs in the Inner Shareable shareability domain.

An ISB is not broadcast, and so does not affect other PEs. This means that any other PE must perform its own ISB synchronization after it knows that the update is visible, if it is necessary to ensure its synchronization with the update. The following example shows how this might be done:

```assembly
P1
STR R11, [R1]            ; R11 contains a new instruction to store in program memory
DCCMVAU R1               ; clean to PoU makes new instructions visible to instruction cache
DSB                      ; ensures completion of the clean on all processors
ICIMVAU R1               ; ensures instruction cache/branch predictor discards stale data
BPIMVA R1
DSB                      ; ensures completion of the instruction cache and branch predictor
ICIMVAU R1               ; invalidation on all PEs
STR R0, [R2]             ; sets flag to signal completion
ISB                      ; synchronizes context on this PE
BX R1                    ; branches to new code

P2-Px:
WAIT ([R2] == 1)         ; waits for flag signaling completion
ISB                      ; synchronizes context on this processor
BX R1                    ; branches to new code
```

**Nonfunctional approach**

The following sequence does not have the same effect, because a DSB is not required to complete the instruction cache maintenance instructions that other PEs issue:

```assembly
P1
STR R11, [R1]            ; R11 contains a new instruction to store in program memory
DCCMVAU R1               ; clean to PoU makes new instructions visible to instruction cache
DSB                      ; ensure completion of the clean on all PEs
ICIMVAU R1               ; ensure instruction cache/branch predictor discards stale data
BPIMVA R1
DSB                      ; ensure ordering of the store after the invalidation
DMB                      ; DOES NOT guarantee completion of instruction cache/branch predictor on other PEs
```
Appendix K10 Barrier Litmus Tests

K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STR R0, [R2]</td>
<td>; sets flag to signal completion</td>
</tr>
<tr>
<td>DSB</td>
<td>; ensures completion of the invalidation on all PEs</td>
</tr>
<tr>
<td>ISB</td>
<td>; synchronizes context on this PE</td>
</tr>
<tr>
<td>BX R1</td>
<td>; branches to new code</td>
</tr>
</tbody>
</table>

P2-Px

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WAIT ([R2] == 1)</td>
<td>; waits for flag signaling completion</td>
</tr>
<tr>
<td>DSB</td>
<td>; this DSB does not guarantee completion of P1's ICIMVAU/BPIMVA</td>
</tr>
<tr>
<td>ISB</td>
<td></td>
</tr>
<tr>
<td>BX R1</td>
<td></td>
</tr>
</tbody>
</table>

In this example, P2…Px might not see the updated region of code at R1.

TLB maintenance instructions and barriers

The following sections describe the use of barriers with TLB maintenance instructions:

- Ensuring the visibility of updates to translation tables for a uniprocessor.
- Ensuring the visibility of updates to translation tables for a multiprocessor.
- Paging memory in and out on page K10-5627.

Ensuring the visibility of updates to translation tables for a uniprocessor

On a single PE, the agent that causes translation table walks is a separate memory system observer from the agent that causes data accesses. Therefore, any operations to invalidate the TLB can only rely on seeing updates to memory that are complete. This must be ensured by the use of a DSB instruction.

In the ARMv8 architecture, and in an ARMv7 implementation that includes the Multiprocessing Extensions, translation table walks must look in the data or unified caches at L1, so such systems do not require data cache cleaning.

After the translation tables update, any old copies of entries that might be held in the TLBs must be invalidated. This operation is only guaranteed to affect all instructions, including instruction fetches and data accesses, after the execution of a DSB and an ISB. Therefore, the code for updating a translation table entry is:

P1

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STR R11, [R1]</td>
<td>; updates the translation table entry</td>
</tr>
<tr>
<td>DSB</td>
<td>; ensures visibility of the update to translation table walks</td>
</tr>
<tr>
<td>TLBIMVA R10</td>
<td></td>
</tr>
<tr>
<td>BPIALL</td>
<td></td>
</tr>
<tr>
<td>DSB</td>
<td>; ensures completion of the BP and TLB invalidation</td>
</tr>
<tr>
<td>ISB</td>
<td>; synchronizes context on this PE</td>
</tr>
<tr>
<td>;</td>
<td></td>
</tr>
<tr>
<td>;</td>
<td>; new translation table entry can be relied upon at this point and all accesses</td>
</tr>
<tr>
<td>;</td>
<td>; generated by this observer using the old mapping have been completed</td>
</tr>
</tbody>
</table>

Importantly, by the end of this sequence, all accesses that used the old translation table mappings have been observed by all observers.

An example of this is where a translation table entry is marked as invalid. Such a system must provide a mechanism to ensure that any access to a region of memory being marked as invalid has completed before any action is taken as a result of the region being marked as invalid.

Ensuring the visibility of updates to translation tables for a multiprocessor

The same code sequence can be used in a multiprocessing system. In the ARMv8 architecture, and in an ARMv7 implementation that includes the Multiprocessing Extensions, a PE that executes a TLB maintenance instruction must execute a DSB instruction to ensure completion of the maintenance operation. This ensures that the TLB maintenance instruction is complete on all PEs in the Inner Shareable shareability domain.

The completion of a DSB that completes a TLB maintenance instruction ensures that all accesses that used the old mapping have completed.

P1
K10 Barrier Litmus Tests

K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers

The completion of the TLB maintenance instruction is guaranteed only by the execution of a DSB by the observer that performed the TLB maintenance instruction. The execution of a DSB by a different observer does not have this effect, even if the DSB is known to be executed after the TLB maintenance instruction is observed by that different observer.

**Paging memory in and out**

In a multiprocessor system there is a requirement to ensure the visibility of translation table updates when paging regions of memory into RAM from a backing store. This might, or might not, also involve paging existing locations in memory from RAM to a backing store. In such situations, the operating system selects one or more pages of memory that might be in use but are suitable to discard, with or without copying to a backing store, depending on whether or not the region of memory is writable. Disabling the translation table mappings for a page, and ensuring the visibility of that update to the translation tables, prevents agents accessing the page.

For this reason, it is important that the DSB that is performed after the TLB invalidation ensures that no other updates to memory using those mappings are possible.

An example sequence for the paging out of an updated region of memory, and the subsequent paging in of memory, is as follows:

```assembly
P1

STR R11, [R1]            ; updates the translation table for the region being paged out
DSB                      ; ensures visibility of the update to translation table walks
TLBIMVAIS R10            ; invalidates the old entry
DSB                      ; ensures completion of the invalidation on all processors
ISB                      ; ensures visibility of the invalidation
BL SaveMemoryPageToBackingStore
BL LoadMemoryFromBackingStore
DSB                      ; ensures completion of the memory transfer (this could be part of
                          ; LoadMemoryFromBackingStore
ICIALLUIS                ; also invalidates the branch predictor
STR R9, [R1]             ; creates a new translation table entry with a new mapping
DSB                      ; ensures completion of instruction cache and branch predictor invalidation
                          ; and ensures visibility of the new translation table mapping
ISB                      ; ensures synchronization of this instruction stream
```

This example assumes the memory copies are performed by an observer that is coherent with the caches of PE P1. This observer might be P1 itself, using a specific paging mapping. For clarity, the example omits the functional descriptions of SaveMemoryPageToBackingStore and LoadMemoryFromBackingStore. LoadMemoryFromBackingStore is required to ensure that the memory updates that it makes are visible to instruction fetches.

In this example, the use of ICIALLUIS to invalidate the entire instruction cache is a simplification, that might not be optimal for performance. An alternative approach involves invalidating all of the lines in the caches using ICIMVAU operations. This invalidation must be done when the mapping used for the ICIMVAU operations is valid but not executable.
Appendix K10 Barrier Litmus Tests
K10.6 ARMv7 compatible approaches for ordering, using DMB and DSB barriers
This appendix provides a definition of the pseudocode that is used in this manual, and defines some helper procedures and functions that are used by pseudocode. It contains the following sections:

- *About the ARM pseudocode* on page K11-5630.
- *Pseudocode for instruction descriptions* on page K11-5631.
- *Data types* on page K11-5633.
- *Operators* on page K11-5638.
- *Statements and control structures* on page K11-5644.
- *Built-in functions* on page K11-5650.
- *Miscellaneous helper procedures and functions* on page K11-5653.
- *ARM pseudocode definition index* on page K11-5655.

**Note**

This appendix is not a formal language definition for the pseudocode. It is a guide to help understand the use of ARM pseudocode. This appendix is not complete. Changes are planned for future releases.
K11.1 About the ARM pseudocode

The ARM pseudocode provides precise descriptions of some areas of the ARM architecture. This includes
description of the decoding and operation of all valid instructions. Pseudocode for instruction descriptions on
page K11-6021 gives general information about this instruction pseudocode, including its limitations.

The following sections describe the ARM pseudocode in detail:
• Data types on page K11-5633.
• Operators on page K11-5638.
• Statements and control structures on page K11-5644.

Built-in functions on page K11-5650 and Miscellaneous helper procedures and functions on page K11-5653
describe some built-in functions and pseudocode helper functions that are used by the pseudocode functions that are
described elsewhere in this manual. ARM pseudocode definition index on page K11-5655 contains the indexes to
the pseudocode.

K11.1.1 General limitations of ARM pseudocode

The pseudocode statements IMPLEMENTATION_DEFINED, SEE, UNDEFINED, and UNPREDICTABLE indicate behavior that
differs from that indicated by the pseudocode being executed. If one of them is encountered:
• Earlier behavior indicated by the pseudocode is only specified as occurring to the extent required to
determine that the statement is executed.
• No subsequent behavior indicated by the pseudocode occurs.

For more information, see Special statements on page K11-5648.
K11.2 Pseudocode for instruction descriptions

Each instruction description includes pseudocode that provides a precise description of what the instruction does, subject to the limitations described in General limitations of ARM pseudocode on page K11-5630 and Limitations of the instruction pseudocode on page K11-5632.

In the instruction pseudocode, instruction fields are referred to by the names shown in the encoding diagram for the instruction. Instruction encoding diagrams and instruction pseudocode gives more information about the pseudocode provided for each instruction.

K11.2.1 Instruction encoding diagrams and instruction pseudocode

Instruction descriptions in this manual contain:

- An Encoding section, containing one or more encoding diagrams, each followed by some encoding-specific pseudocode that translates the fields of the encoding into inputs for the common pseudocode of the instruction, and picks out any encoding-specific special cases.
- An Operation section, containing common pseudocode that applies to all of the encodings being described. The Operation section pseudocode contains a call to the EncodingSpecificOperations() function, either at its start or only after a condition code check performed by if ConditionPassed() then.

An encoding diagram specifies each bit of the instruction as one of the following:

- An obligatory 0 or 1, represented in the diagram as 0 or 1. If this bit does not have this value, the encoding corresponds to a different instruction.
- A should be 0 or 1, represented in the diagram as (0) or (1). If this bit does not have this value, the instruction is CONSTRAINED UNPREDICTABLE. For more information, see SBZ or SBO fields T32 and A32 in instructions on page K1-5460.
- A named single bit or a bit in a named multi-bit field. The cond field in bits[31:28] of many A32/T32 instructions has some special rules associated with it.

An encoding diagram matches an instruction if all obligatory bits are identical in the encoding diagram and the instruction, and one of the following is true:

- The encoding diagram is not for an A32/T32 instruction.
- The encoding diagram is for an A32/T32 instruction that does not have a cond field in bits[31:28].
- The encoding diagram is for an A32/T32 instruction that has a cond field in bits[31:28], and bits[31:28] of the instruction are not 0b1111.

In the context of the instruction pseudocode, the execution model for an instruction is:

1. Find all encoding diagrams that match the instruction. It is possible that no encoding diagram matches. In that case, abandon this execution model and consult the relevant instruction set chapter instead to find out how the instruction is to be treated. The bit pattern of such an instruction is usually reserved and UNDEFINED, though there are some other possibilities. For example, unallocated hint instructions are documented as being reserved and executed as NOPs.

2. If the operation pseudocode for the matching encoding diagrams starts with a condition code check, perform that check. If the condition code check fails, abandon this execution model and treat the instruction as a NOP. If there are multiple matching encoding diagrams, either all or none of their corresponding pieces of common pseudocode start with a condition code check.

3. Perform the encoding-specific pseudocode for each of the matching encoding diagrams independently and in parallel. Each such piece of encoding-specific pseudocode starts with a bitstring variable for each named bit or multi-bit field in its corresponding encoding diagram, named the same as the bit or multi-bit field and initialized with the values of the corresponding bit or bits from the bit pattern of the instruction.
In a few cases, the encoding diagram contains more than one bit or field with the same name. In these cases, the values of the different instances of those bits or fields must be identical. The encoding-specific pseudocode contains a special case using the `Consistent()` function to specify what happens if they are not identical. `Consistent()` returns `TRUE` if all instruction bits or fields with the same name as its argument have the same value, and `FALSE` otherwise.

If there are multiple matching encoding diagrams, all but one of the corresponding pieces of pseudocode must contain a special case that indicates that it does not apply. Discard the results of all such pieces of pseudocode and their corresponding encoding diagrams.

There is now one remaining piece of pseudocode and its corresponding encoding diagram left to consider. This pseudocode might also contain a special case, most commonly one indicating that it is `CONSTRAINED UNPREDICTABLE`. If so, abandon this execution model and treat the instruction according to the special case.

4. Check the `should be` bits of the encoding diagram against the corresponding bits of the bit pattern of the instruction. If any of them do not match, abandon this execution model and treat the instruction as `CONSTRAINED UNPREDICTABLE`, see `SBZ or SBO fields T32 and A32 in instructions` on page K1-5460.

5. Perform the rest of the operation pseudocode for the instruction description that contains the encoding diagram. That pseudocode starts with all variables set to the values they were left with by the encoding-specific pseudocode.

The `ConditionPassed()` call in the common pseudocode, if present, performs step 2, and the `EncodingSpecificOperations()` call performs steps 3 and 4.

### K11.2.2 Limitations of the instruction pseudocode

The pseudocode descriptions of instruction functionality have a number of limitations. These are mainly due to the fact that, for clarity and brevity, the pseudocode is a sequential and mostly deterministic language.

These limitations include:

- Pseudocode does not describe the ordering requirements when an instruction generates multiple memory accesses. For a description of the ordering requirements on memory accesses see `Ordering requirements` on page E2-2333.

- Pseudocode does not describe the exact rules when an `UNDEFINED` instruction fails its condition code check. In such cases, the `UNDEFINED` pseudocode statement lies inside the `if ConditionPassed() then ...` structure, either directly or in the `EncodingSpecificOperations()` function call, and so the pseudocode indicates that the instruction executes as a NOP. `Conditional execution of undefined instructions` on page G1-3851 describes the exact rules.

- Pseudocode does not describe the exact ordering requirements when a single floating-point instruction generates more than one floating-point exception and one or more of those floating-point exceptions is trapped. `Combinations of floating-point exceptions` on page E1-2305 describes the exact rules.

**Note**

There is no limitation in the case where all the floating-point exceptions are untrapped, because the pseudocode specifies the same behavior as the cross-referenced section.

- An exception can be taken during execution of the pseudocode for an instruction, either explicitly as a result of the execution of a pseudocode function such as `Abort()`, or implicitly, for example if an interrupt is taken during execution of an `LDM` instruction. If this happens, the pseudocode does not describe the extent to which the normal behavior of the instruction occurs. To determine that, see the descriptions of the exceptions in `Handling exceptions that are taken to an Exception level using AArch32` on page G1-3812.
K11.3 Data types

This section describes:

- General data type rules.
- Bitstrings.
- Integers on page K11-5634.
- Reals on page K11-5634.
- Booleans on page K11-5634.
- Enumerations on page K11-5635.
- Structures on page K11-5635.
- Tuples on page K11-5636.
- Arrays on page K11-5637.

K11.3.1 General data type rules

ARM architecture pseudocode is a strongly typed language. Every literal and variable is of one of the following types:

- Bitstring.
- Integer.
- Boolean.
- Real.
- Enumeration.
- Tuple.
- Struct.
- Array.

The type of a literal is determined by its syntax. A variable can be assigned to without an explicit declaration. The variable implicitly has the type of the assigned value. For example, the following assignments implicitly declare the variables \( x \), \( y \) and \( z \) to have types integer, bitstring of length 1, and Boolean, respectively.

\[
\begin{align*}
x &= 1; \\
y &= '1'; \\
z &= TRUE;
\end{align*}
\]

Variables can also have their types declared explicitly by preceding the variable name with the name of the type. The following example declares explicitly that a variable named \( count \) is an integer.

\[
\text{integer count;}
\]

This is most often done in function definitions for the arguments and the result of the function.

The remaining subsections describe each data type in more detail.

K11.3.2 Bitstrings

This section describes the bitstring data type.

**Syntax**

- `bits(N)` The type name of a bitstring of length \( N \).
- `bit` A synonym of `bits(1)`.

**Description**

A bitstring is a finite-length string of 0s and 1s. Each length of bitstring is a different type. The minimum permitted length of a bitstring is 0.
Bitstring constants literals are written as a single quotation mark, followed by the string of 0s and 1s, followed by another single quotation mark. For example, the two constants literals of type bit are '0' and '1'. Spaces can be included in bitstrings for clarity.

The bits in a bitstring are numbered from left to right \(N-1\) to 0. This numbering is used when accessing the bitstring using bitslices. In conversions to and from integers, bit \(N-1\) is the MSByte and bit 0 is the LSByte. This order matches the order in which bitstrings derived from encoding diagrams are printed.

Every bitstring value has a left-to-right order, with the bits being numbered in standard little-endian order. That is, the leftmost bit of a bitstring of length \(N\) is bit \((N-1)\) and its right-most bit is bit 0. This order is used as the most-significant-to-least-significant bit order in conversions to and from integers. For bitstring constants and bitstrings that are derived from encoding diagrams, this order matches the way that they are printed.

Bitstrings are the only concrete data type in pseudocode, corresponding directly to the contents values that are manipulated in registers, memory locations, and instructions. All other data types are abstract.

### K11.3.3 Integers

This section describes the data type for integer numbers.

**Syntax**

```
integer
```

**Description**

Pseudocode integers are unbounded in size and can be either positive or negative. That is, they are mathematical integers rather than what computer languages and architectures commonly call integers. Computer integers are represented in pseudocode as bitstrings of the appropriate length, and the pseudocode provides functions to interpret those bitstrings as integers.

Integer literals are normally written in decimal form, such as 0, 15, -1234. They can also be written in C-style hexadecimal form, such as 0x55 or 0x80000000. Hexadecimal integer literals are treated as positive unless they have a preceding minus sign. For example, 0x80000000 is the integer \(+2^{31}\). If \(-2^{31}\) needs to be written in hexadecimal, it must be written as -0x80000000.

### K11.3.4 Reals

This section describes the data type for real numbers.

**Syntax**

```
real
```

**Description**

Pseudocode reals are unbounded in size and precision. That is, they are mathematical real numbers, not computer floating-point numbers. Computer floating-point numbers are represented in pseudocode as bitstrings of the appropriate length, associated with suitable and the pseudocode provides functions to interpret those bitstrings as reals.

Real constants literals are written in decimal form with a decimal point. This means 0 is an integer constant literal, but 0.0 is a real constant literal.

### K11.3.5 Booleans

This section describes the Boolean data type.
Syntax

boolean  The type name for the Boolean data type.
TRUE     The two values a Boolean variable can take.

Description

A Boolean is a logical TRUE or FALSE value.

--- Note ---
This is not the same type as bit, which is a bitstring of length 1. A Boolean can only take on one of two values: TRUE or FALSE.

K11.3.6 Enumerations

This section describes the enumeration data type.

Syntax and examples

enumeration  Keyword to defined a new enumeration type.
enumeration Example {Example_One, Example_Two, Example_Three};
            A definition of a new enumeration called Example, which can take on the values Example_One, Example_Two, Example_Three.

Description

An enumeration is a defined set of named values.

An enumeration must contain at least one named value. A named value must not be shared between enumerations.

Enumerations must be defined explicitly, although a variable of an enumeration type can be declared implicitly by assigning one of the named values to it. By convention, each named value starts with the name of the enumeration followed by an underscore. The name of the enumeration is its type name, or type, and the named values are its possible values.

K11.3.7 Structures

This section describes the structure data type.

Syntax and examples

type      The keyword used to declare the structure data type.
type ShiftSpec is (bits(2) shift, integer amount)
          An example definition for a new structure called ShiftSpec that contains a bitstring member called shift and an integer member named amount. Structure definitions must not be terminated with a semicolon.

ShiftSpec abc;
            A declaration of a variable named abc of type ShiftSpec.

abc.shift
            Syntax to refer to the individual members within the structure variable.
**Description**

A structure is a compound data type composed of one or more data items. The data items can be of different data types. This can include compound data types. The data items of a structure are called its members and are named.

In the syntax section, the example defines a structure called ShiftSpec with two members. The first is a bitstring of length 2 named shift and the second is an integer named amount. After declaring a variable of that type named abc, the members of this structure are referred to as abc.shift and abc.amount.

Every definition of a structure creates a different type, even if the number and type of their members are identical. For example:

```plaintext
type ShiftSpec1 is (bits(2) shift, integer amount)
type ShiftSpec2 is (bits(2) shift, integer amount)
```

ShiftSpec1 and ShiftSpec2 are two different types despite having identical definitions. This means that the value in a variable of type ShiftSpec1 cannot be assigned to variable of type ShiftSpec2.

**K11.3.8 Tuples**

This section describes the tuple data type.

**Examples**

```plaintext
(bits(32) shifter_result, bit shifter_carry_out)
```

An example of the tuple syntax.

```plaintext
(shift_t, shift_n) = ('00', 0);
```

An example of assigning values to a tuple.

**Description**

A tuple is an ordered set of data items, separated by commas and enclosed in parentheses. The items can be of different types and a tuple must contain at least one data item.

Tuples are often used as the return type for functions that return multiple results. For example, in the syntax section, the example tuple is the return type of the function Shift_C(), which performs a standard A32/T32 shift or rotation. Its return type is a tuple containing two data items, with the first of type bits(32) and the second of type bit.

Each tuple is a separate compound data type. The compound data type is represented as a comma-separated list of ordered data types between parentheses. This means that the example tuple at the start of this section is of type (bits(32), bit). The general principle that types can be implied by an assignment extends to implying the type of the elements in the tuple. For example, in the syntax section, the example assignment implicitly declares:

- shift_t to be of type bits(2).
- shift_n to be of type integer.
- (shift_t, shift_n) to be a tuple of type (bits(2), integer).
K11.3.9 Arrays

This section describes the array data type.

Syntax

array  The type name for the array data type.

array data_type array_name[A..B];

Declaration of an array of type data_type, which might be compound data type. It is named array_name and is indexed with an integer range from A to B.

Description

An array is an ordered set of fixed size containing items of a single data type. This can include compound data types. Pseudocode arrays are indexed by either enumerations or integer ranges. An integer range is represented by the lower inclusive end of the range, then ..., then the upper inclusive end of the range.

For example:

The following example declares an array of 31 bitstrings of length 64, indexed from 0 to 30.

array bits(64) _R[0..30];

Arrays are always explicitly declared, and there is no notation for a constant literal array. Arrays always contain at least one element data item, because:

• Enumerations always contain at least one symbolic constant named value.
• Integer ranges always contain at least one integer.

An array declared with an enumeration type as the index must be accessed using enumeration values of that enumeration type. An array declared with an integer range type as the index must be accessed using integer values from that inclusive range. Accessing such an array with an integer value outside of the range is a coding error.

Arrays do not usually appear directly in pseudocode. The items that syntactically look like arrays in pseudocode are usually array-like functions such as _R[i], _MemU[address, size] or _Elem[vector, i, size]. These functions package up and abstract additional operations normally performed on accesses to the underlying arrays, such as register banking, memory protection, endian-dependent byte ordering, exclusive-access housekeeping and Advanced SIMD element processing. See Function and procedure calls on page K11-5644.
K11.4 Operators

This section describes:

- Relational operators.
- Boolean operators.
- Bitstring operators on page K11-5639.
- Arithmetic operators on page K11-5639.
- The assignment operator on page K11-5640.
- Precedence rules on page K11-5642.
- Conditional expressions on page K11-5642.
- Operator polymorphism on page K11-5642.

K11.4.1 Relational operators

The following operations yield results of type boolean.

Equality and non-equality

If two variables x and y are of the same type, their values can be tested for equality by using the expression x == y and for non-equality by using the expression x != y. In both cases, the result is of type boolean.

Both x and y must be of type bits(N), real, enumeration, boolean, or integer. Named values from an enumeration can only be compared if they are both from the same enumeration. An exception is that a bitstring can be tested for equality with an integer to allow a d==15 test.

A special form of comparison is defined with a bitstring literal that can contain bit values '0', '1', and 'x'. Any bit with value 'x' is ignored in determining the result of the comparison. For example, if opcode is a 4-bit bitstring, the expression opcode == '1x0x' matches the values '1000', '1100', '1001', and '1101'. This is known as a bitmask.

Note

This special form is permitted in the implied equality comparisons in the when parts of case ... of ... structures.

Comparisons

If x and y are integers or reals, then x < y, x <= y, x > y, and x >= y are less than, less than or equal, greater than, and greater than or equal comparisons between them, producing Boolean results.

Set membership with IN

<expression> IN {<set>} produces TRUE if <expression> is a member of <set>. Otherwise, it is FALSE. <set> must be a list of expressions separated by commas.

K11.4.2 Boolean operators

If x is a Boolean expression, then !x is its logical inverse.

If x and y are Boolean expressions, then x && y is the result of ANDing them together. As in the C language, if x is FALSE, the result is determined to be FALSE without evaluating y.

Note

This is known as short circuit evaluation.

If x and y are booleans, then x || y is the result of ORing them together. As in the C language, if x is TRUE, the result is determined to be TRUE without evaluating y.
--- Note ---

If $x$ and $y$ are booleans or Boolean expressions, then the result of $x \neq y$ is the same as the result of exclusive-ORing $x$ and $y$ together. The operator $\oplus$ only accepts bitstring arguments.

---

### K11.4 Bitstring operators

The following operations can be applied only to bitstrings.

#### Logical operations on bitstrings

If $x$ is a bitstring, $\neg x$ is the bitstring of the same length obtained by logically inverting every bit of $x$.

If $x$ and $y$ are bitstrings of the same length, $x \land y$, $x \lor y$, and $x \oplus y$ are the bitstrings of that same length obtained by logically ANDing, logically ORing, and exclusive-ORing corresponding bits of $x$ and $y$ together.

#### Bitstring concatenation and slicing

If $x$ and $y$ are bitstrings of lengths $N$ and $M$ respectively, then $x:y$ is the bitstring of length $N+M$ constructed by concatenating $x$ and $y$ in left-to-right order.

The bitstring slicing operator addresses specific bits in a bitstring. This can be used to create a new bitstring from extracted bits or to set the value of specific bits. Its syntax is $x<integer_list>$, where $x$ is the integer or bitstring being sliced, and $<integer_list>$ is a comma-separated list of integers enclosed in angle brackets. The length of the resulting bitstring is equal to the number of integers in $<integer_list>$. In $x<integer_list>$, each of the integers in $<integer_list>$ must be:

- $\geq 0$.
- $< \text{Len}(x)$ if $x$ is a bitstring.

The definition of $x<integer_list>$ depends on whether $integer_list$ contains more than one integer:

- If $integer_list$ contains more than one integer, $x<i, j, k, ..., n>$ is defined to be the concatenation:
  
  $x<i> : x<j> : x<k> : ... : x<n>$.

- If $integer_list$ consists of just one integer $i$, $x<i>$ is defined to be:
  
  - If $x$ is a bitstring, '0' if bit $i$ of $x$ is a zero and '1' if bit $i$ of $x$ is a one.
  - If $x$ is an integer, and $y$ is the unique integer in the range $0$ to $2^{i+1} - 1$ that is congruent to $x$ modulo $2^{i+1}$. Then $x<i>$ is '0' if $y < 2^i$ and '1' if $y \geq 2^i$.

Loosely, this definition treats an integer as equivalent to a sufficiently long two’s complement representation of it as a bitstring.

The notation for a range expression is $i:j$ with $i \geq j$ is shorthand for the integers in order from $i$ down to $j$, with both end values included. For example, $\text{instr}<31:28>$ represents $\text{instr}<31, 30, 29, 28>$.

$x<integer_list>$ is assignable provided $x$ is an assignable bitstring and no integer appears more than once in $<integer_list>$. In particular, $x<i>$ is assignable if $x$ is an assignable bitstring and $0 \leq i < \text{Len}(x)$.

Encoding diagrams for registers frequently show named bits or multi-bit fields. For example, the encoding diagram for the APSR shows its bit<31> as $N$. In such cases, the syntax APSR.$N$ is used as a more readable synonym for APSR<31> as named bits can be referred to with the same syntax as referring to members of a struct. A comma-separated list of named bits enclosed in angle brackets following the register name allows multiple bits to be addressed simultaneously. For example, APSR.<$N, C, Q$> is synonymous with APSR <31, 29, 27>.

### K11.4.4 Arithmetic operators

Most pseudocode arithmetic is performed on integer or real values, with operands obtained by conversions from bitstrings and results converted back to bitstrings. As these data types are the unbounded mathematical types, no issues arise about overflow or similar errors.
**Unary plus and minus**

If \( x \) is an integer or real, then \(+x\) is \( x\) unchanged, \(-x\) is \( x\) with its sign reversed. Both are of the same type as \( x\).

**Addition and subtraction**

If \( x \) and \( y \) are integers or reals, \( x+y \) and \( x-y \) are their sum and difference. Both are of type integer if \( x \) and \( y \) are both of type integer, and real otherwise.

There are two cases where the types of \( x \) and \( y \) can be different. A bitstring and an integer can be added together to allow the operation \( PC + 4 \). An integer can be subtracted from a bitstring to allow the operation \( PC - 2 \).

If \( x \) and \( y \) are bitstrings of the same length \( N \), so that \( N = \text{Len}(x) = \text{Len}(y) \), then \( x+y \) and \( x-y \) are the least significant \( N \) bits of the results of converting \( x \) and \( y \) to integers and adding or subtracting them. Signed and unsigned conversions produce the same result:

\[
\begin{align*}
x+y &= (\text{SInt}(x) + \text{SInt}(y))<N-1:0> \\
&= (\text{UInt}(x) + \text{UInt}(y))<N-1:0>
\end{align*}
\]

\[
\begin{align*}
x-y &= (\text{SInt}(x) - \text{SInt}(y))<N-1:0> \\
&= (\text{UInt}(x) - \text{UInt}(y))<N-1:0>
\end{align*}
\]

If \( x \) is a bitstring of length \( N \) and \( y \) is an integer, \( x+y \) and \( x-y \) are bitstrings of length \( N \) defined by \( x+y = x + y<N-1:0> \) and \( x-y = x - y<N-1:0> \). Similarly, if \( x \) is an integer and \( y \) is a bitstring of length \( M \), \( x+y \) and \( x-y \) are the bitstrings of length \( M \) defined by \( x+y = x<M-1:0> + y \) and \( x-y = x<M-1:0> - y \).

**Multiplication**

If \( x \) and \( y \) are integers or reals, then \( x \times y \) is the product of \( x \) and \( y \). It is of type integer if \( x \) and \( y \) are both of type integer, and real otherwise.

**Division and modulo**

If \( x \) and \( y \) are reals, then \( x/y \) is the result of dividing \( x \) by \( y \), and is always of type real.

If \( x \) and \( y \) are integers, then \( x \div y \) and \( x \mod y \) are defined by:

\[
\begin{align*}
x \div y &= \text{RoundDown}(x/y) \\
x \mod y &= x - y \times (x \div y)
\end{align*}
\]

It is a pseudocode error to use any of \( x/y \), \( x \mod y \), or \( x \div y \) in any context where \( y \) can be zero.

**Scaling**

If \( x \) and \( n \) are of type integer, then:

- \( x << n = \text{RoundDown}(x \times 2^n) \).
- \( x >> n = \text{RoundDown}(x \times 2^{(-n)}) \).

**Raising to a power**

If \( x \) is an integer or a real and \( n \) is an integer then \( x^n \) is the result of raising \( x \) to the power of \( n \), and:

- If \( x \) is of type integer then \( x^n \) is of type integer.
- If \( x \) is of type real then \( x^n \) is of type real.

**K11.4.5 The assignment operator**

The assignment operator is the \( = \) character, which assigns the value of the right-hand side to the left-hand side. An assignment statement takes the form:

\[ <\text{assignable_expression}> = <\text{expression}>; \]

This following subsection defines valid expression syntax.
General expression syntax

An expression is one of the following:

• A literal.
• A variable, optionally preceded by a data type name to declare its type.
• The word `UNKNOWN` preceded by a data type name to declare its type.
• The result of applying a language-defined operator to other expressions.
• The result of applying a function to other expressions.

Variable names normally consist of alphanumeric and underscore characters, starting with an alphabetic or underscore character.

Each register defined in an ARM architecture specification defines a correspondingly named pseudocode bitstring variable, and that variable has the stated behavior of the register. For example, if a bit of a register is defined as RAZ/WI, then the corresponding bit of its variable reads as ‘0’ and ignores writes.

An expression like `bits(32) UNKNOWN` indicates that the result of the expression is a value of the given type, but the architecture does not specify what value it is and software must not rely on such values. The value produced must not:

• Return information that cannot be accessed at the current or a lower level of privilege using instructions that are not UNPREDICTABLE or CONSTRAINED UNPREDICTABLE and do not return UNKNOWN values,
• Be promoted as providing any useful information to software.

Note

UNKNOWN values are similar to the definition of UNPREDICTABLE, but do not indicate that the entire architectural state becomes unspecified.

Only the following expressions are assignable. This means that these are the only expressions that can be placed on the left-hand side of an assignment.

• Variables.
• The results of applying some operators to other expressions.
• The results of applying array-like functions to other expressions. The description of an array-like function specifies the circumstances under which it can generate an assignable expression.

Note

If the right-hand side in an assignment is a function returning a tuple, an item in the assignment destination can be written as `-` to indicate that the corresponding item of the assigned tuple value is discarded. For example:

```
(shifted, -) = LSL_C(operand, amount);
```

The expression on the right-hand side itself can be a tuple. For example:

```
(x, y) = (function_1(), function_2());
```

Every expression has a data type.

• For a literal, this data type is determined by the syntax of the literal.
• For a variable, there are the following possible sources for the data type
  — An optional preceding data type name.
  — A data type the variable was given earlier in the pseudocode by recursive application of this rule.
— A data type the variable is being given by assignment, either by direct assignment to the variable, or by assignment to a list of which the variable is a member.

It is a pseudocode error if none of these data type sources exists for a variable, or if more than one of them exists and they do not agree about the type.

• For a language-defined operator, the definition of the operator determines the data type.
• For a function, the definition of the function determines the data type.

### K11.4.6 Precedence rules

The precedence rules for expressions are:

1. Literals, variables and function invocations are evaluated with higher priority than any operators using their results, but see Boolean operators on page K11-5638.
2. Operators on integers follow the normal operator precedence rules of exponentiation before multiply/divide before add/subtract, with sequences of multiply/divides or add/subtracts evaluated left-to-right.
3. Other expressions must be parenthesized to indicate operator precedence if ambiguity is possible, but need not be if all permitted precedence orders under the type rules necessarily lead to the same result. For example, if i, j and k are integer variables, i > 0 && j > 0 && k > 0 is acceptable, but i > 0 && j > 0 || k > 0 is not.

### K11.4.7 Conditional expressions

If x and y are two values of the same type and t is a value of type boolean, then if t then x else y is an expression of the same type as x and y that produces x if t is TRUE and y if t is FALSE.

### K11.4.8 Operator polymorphism

Operators in pseudocode can be polymorphic, with different functionality when applied to different data types. Each resulting form of an operator has a different prototype definition. For example, the operator + has forms that act on various combinations of integers, reals and bitstrings.

Table K11-1 summarizes the operand types valid for each unary operator and the result type. Table K11-2 summarizes the operand types valid for each binary operator and the result type.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Operand Type</th>
<th>Result Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>integer</td>
<td>integer</td>
</tr>
<tr>
<td></td>
<td>real</td>
<td>real</td>
</tr>
<tr>
<td>NOT</td>
<td>bits(N)</td>
<td>bits(N)</td>
</tr>
<tr>
<td>!</td>
<td>boolean</td>
<td>boolean</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operator</th>
<th>First operand type</th>
<th>Second operand type</th>
<th>Result type</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>bits(N)</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td></td>
<td>bits(N)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>==</td>
<td>integer</td>
<td>integer</td>
<td>boolean</td>
</tr>
<tr>
<td></td>
<td>real</td>
<td>real</td>
<td></td>
</tr>
<tr>
<td></td>
<td>enumeration</td>
<td>enumeration</td>
<td></td>
</tr>
<tr>
<td></td>
<td>boolean</td>
<td>boolean</td>
<td></td>
</tr>
</tbody>
</table>
### Table K11-2 Result and operand types permitted for binary operators (continued)

<table>
<thead>
<tr>
<th>Operator</th>
<th>First operand type</th>
<th>Second operand type</th>
<th>Result type</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>!=</code></td>
<td>bits(N)</td>
<td>bits(N)</td>
<td>boolean</td>
</tr>
<tr>
<td></td>
<td>integer</td>
<td>integer</td>
<td>real</td>
</tr>
<tr>
<td><code>&lt;</code>, <code>&gt;</code></td>
<td>integer</td>
<td>integer</td>
<td>boolean</td>
</tr>
<tr>
<td><code>&lt;</code>, <code>&gt;=</code></td>
<td>real</td>
<td>real</td>
<td>boolean</td>
</tr>
<tr>
<td><code>+</code>, <code>-</code></td>
<td>real</td>
<td>real</td>
<td>real</td>
</tr>
<tr>
<td><code>&lt;</code>, <code>&gt;&gt;</code></td>
<td>integer</td>
<td>integer</td>
<td>integer</td>
</tr>
<tr>
<td></td>
<td>integer</td>
<td>integer</td>
<td>integer</td>
</tr>
<tr>
<td><code>*</code></td>
<td>real</td>
<td>real</td>
<td>real</td>
</tr>
<tr>
<td><code>/</code></td>
<td>bits(N)</td>
<td>bits(N)</td>
<td>bits(N)</td>
</tr>
<tr>
<td><code>DIV</code></td>
<td>real</td>
<td>real</td>
<td>real</td>
</tr>
<tr>
<td><code>MOD</code></td>
<td>integer</td>
<td>integer</td>
<td>integer</td>
</tr>
<tr>
<td><code>&amp;</code>, `</td>
<td>`</td>
<td>boolean</td>
<td>boolean</td>
</tr>
<tr>
<td><code>AND, OR, EOR</code></td>
<td>bits(N)</td>
<td>bits(N)</td>
<td>bits(N)</td>
</tr>
<tr>
<td><code>^</code></td>
<td>integer</td>
<td>integer</td>
<td>integer</td>
</tr>
<tr>
<td></td>
<td>real</td>
<td>integer</td>
<td>real</td>
</tr>
</tbody>
</table>
K11.5 Statements and control structures

This section describes the statements and program structures available in the pseudocode:

- Statements and Indentation.
- Function and procedure calls.
- Conditional control structures on page K11-5646.
- Loop control structures on page K11-5647.
- Special statements on page K11-5648.
- Comments on page K11-5649.

K11.5.1 Statements and Indentation

A simple statement is either an assignment, a function call, or a procedure call. Each statement must be terminated with a semicolon.

Indentation normally indicates the structure in compound statements. The statements contained in structures such as if then else or procedure and function definitions are indented more deeply than the statement structure itself. The end of a compound statement structure and their end is indicated by returning to the original indentation level or less.

Indentation is normally done by four spaces for each level. Standard indentation uses four spaces for each level of indent.

K11.5.2 Function and procedure calls

This section describes how functions and procedures are defined and called in the pseudocode.
Procedure and function definitions

A procedure definition has the form:

```
<procedure name>(<argument prototypes>)
    <statement 1>;  
    <statement 2>;  
    ...             
    <statement n>;
```

where `<argument prototypes>` consists of zero or more argument definitions, separated by commas. Each argument definition consists of a type name followed by the name of the argument.

--- Note ---
This first definition line is not terminated by a semicolon. This distinguishes it from a procedure call.

A function definition is similar, but also declares the return type of the function:

```
<return type> <function name>(<argument prototypes>)
    <statement 1>;  
    <statement 2>;  
    ...             
    <statement n>;
```

--- Note ---
A function or procedure name can include a ".". This is a convention used for functions that have similar but different behaviors in AArch32 and AArch64 states.

Array-like functions are similar, but are written with square brackets and have two forms. These two forms exist because reading from and writing to an array element require different functions. They are frequently used in memory operations. An array-like function definition with a return type is equivalent to reading from an array. For example:

```
<return type> <function name>[<argument prototypes>]
    <statement 1>;  
    <statement 2>;  
    ...             
    <statement n>;
```

Its related function definition with no return type is equivalent to writing to an array. For example:

```
<function name>[<argument prototypes>] = <value prototype>
    <statement 1>;  
    <statement 2>;  
    ...             
    <statement n>;
```

The value prototype determines what data type can be written to the array. The two related functions must share the same name, but the value prototype and return type can be different.

Procedure calls

A procedure call has the form:

```
<procedure name>(<arguments>);
```

Return statements

A procedure return has the form:

```
return;
```

A function return has the form:
K11.5.3 Conditional control structures

This section describes how conditional control structures are used in the pseudocode.

if ... then ... else ...

In addition to being a ternary operator, a multi-line if ... then ... else ... structure can act as a control structure and has the form:

```plaintext
if <boolean_expression> then
  <statement 1>
  <statement 2>
  ...
  <statement n>
elsif <boolean_expression> then
  <statement a>
  <statement b>
  ...
  <statement z>
else
  <statement A>
  <statement B>
  ...
  <statement Z>
```

The block of lines consisting of elsif and its indented statements is optional, and multiple elsif blocks can be used. The block of lines consisting of else and its indented statements is optional.

Abbreviated one-line forms can be used when the then part, and in the else part if it is present, contain only simple statements such as:

```plaintext
if <boolean_expression> then <statement 1>
if <boolean_expression> then <statement 1>; else <statement A>
if <boolean_expression> then <statement 1>; <statement 2>; else <statement A>
```

Note

In these forms, <statement 1>, <statement 2> and <statement A> must be terminated by semicolons. This and the fact that the else part is optional distinguish its use as a control structure from its use as a ternary operator.

case ... of ...

A case .. of .. structure has the form:

```plaintext
case <expression> of
  when <literal values1>
    <statement 1>
    <statement 2>
    ...
    <statement n>
  when <literal values2>
    <statement 1>
    <statement 2>
    ...
    <statement n>
  ... more "when" groups if required ...
```
K11.5 Statements and control structures

In this structure, `<literal values1>` and `<literal values2>` consist of literal values of the same type as `<expression>`, separated by commas. There can be additional `when` groups in the structure.Abbreviated one line forms of `when` and `otherwise` parts can be used when they contain only simple statements.

If `<expression>` has a bitstring type, the literal values can also include bitstring literals containing ‘x’ bits, known as bitmasks. For details see Equality and non-equality on page K11-5638.

K11.5.4 Loop control structures

This section describes the three loop control structures used in the pseudocode.
repeat ... until ...

A repeat ... until ... structure has the form:

```
repeat
  <statement 1>;
  <statement 2>;
  ...
  <statement n>;
until <boolean_expression>;
```

It executes the statement block at least once, and the loop repeats until `<boolean_expression>` evaluates to TRUE. Variables explicitly declared inside the loop body have scope local to that loop and might not be accessed outside the loop body.

while ... do

A while ... do structure has the form:

```
while <boolean_expression> do
  <statement 1>;
  <statement 2>;
  ...
  <statement n>;
```

It begins executing the statement block only if the Boolean expression is true. The loop then runs until the expression is false.

for ...

A for ... structure has the form:

```
for <assignable_expression> = <integer_expr1> to <integer_expr2>
  <statement 1>;
  <statement 2>;
  ...
  <statement n>;
```

The `<assignable_expression>` is initialized to `<integer_expr1>` and compared to `<integer_expr2>`. If `<integer_expr1>` is less than `<integer_expr2>`, the loop body is executed and the `<assignable_expression>` incremented by one. This repeats until `<assignable_expression>` is more than or equal to `<integer_expr2>`.

There is an alternate form:

```
for <assignable_expression> = <integer_expr1> downto <integer_expr2>
  where <integer_expr1> is decremented after the loop body executes and continues until <assignable_expression> is less than or equal than <integer_expr2>.
```

K11.5.5 Special statements

This section describes statements with particular architecturally-defined behaviors.

UNDEFINED

This subsection describes the statement:

```
UNDEFINED;
```

This statement indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is that the Undefined Instruction exception is taken.
UNPREDICTABLE

This subsection describes the statement:

UNPREDICTABLE;

This statement indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is UNPREDICTABLE.

SEE...

This subsection describes the statement:

SEE <reference>;

This statement indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is that nothing occurs as a result of the current pseudocode because some other piece of pseudocode defines the required behavior. The <reference> indicates where that other pseudocode can be found.

It usually refers to another instruction, but can also refer to another encoding or note of the same instruction.

IMPLEMENTATION_DEFINED

This subsection describes the statement:

IMPLEMENTATION_DEFINED {"<text>"};

This statement indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is IMPLEMENTATION_DEFINED. An optional <text> field can give more information.

K11.5.6 Comments

The pseudocode supports two styles of comments:

• // starts a comment that is terminated by the end of the line.
• /* starts a comment that is terminated by */.

/**/ statements might not be nested, and the first */ ends the comment.

Note

Comment lines do not require a terminating semicolon.
K11.6 Built-in functions

This section describes:

- Bitstring manipulation functions.
- Arithmetic functions on page K11-5651.

K11.6.1 Bitstring manipulation functions

The following bitstring manipulation functions are defined:

**Bitstring length and most significant bit**

If x is a bitstring:

- The bitstring length function Len(x) returns the length of x as an integer.

**Bitstring concatenation and replication**

If x is a bitstring and n is an integer with n >= 0:

- Replicate(x, n) is the bitstring of length n*Len(x) consisting of n copies of x concatenated together.
- Zeros(n) = Replicate('0', n).
- Ones(n) = Replicate('1', n).

**Bitstring count**

If x is a bitstring, BitCount(x) is an integer result equal to the number of bits of x that are ones.
Testing a bitstring for being all zero or all ones

If \( x \) is a bitstring:
- \( \text{IsZero}(x) \) produces \( \text{TRUE} \) if all of the bits of \( x \) are zeros and \( \text{FALSE} \) if any of them are ones.
- \( \text{IsZeroBit}(x) \) produces '1' if all of the bits of \( x \) are zeros and '0' if any of them are ones.

\( \text{IsOnes}(x) \) and \( \text{IsOnesBit}(x) \) work in the corresponding ways. This means:

\[
\begin{align*}
\text{IsZero}(x) &= (\text{BitCount}(x) == 0) \\
\text{IsOnes}(x) &= (\text{BitCount}(x) == \text{Len}(x)) \\
\text{IsZeroBit}(x) &= \text{if IsZero}(x) \text{ then '1' else '0'} \\
\text{IsOnesBit}(x) &= \text{if IsOnes}(x) \text{ then '1' else '0'}
\end{align*}
\]

Lowest and highest set bits of a bitstring

If \( x \) is a bitstring, and \( N = \text{Len}(x) \):
- \( \text{LowestSetBit}(x) \) is the minimum bit number of any of the bits of \( x \) that are ones. If all of its bits are zeros, \( \text{LowestSetBit}(x) = N \).
- \( \text{HighestSetBit}(x) \) is the maximum bit number of any of the bits of \( x \) that are ones. If all of its bits are zeros, \( \text{HighestSetBit}(x) = -1 \).
- \( \text{CountLeadingZeroBits}(x) \) is the number of zero bits at the left end of \( x \), in the range 0 to \( N \). This means:
  \[
  \text{CountLeadingZeroBits}(x) = N - 1 - \text{HighestSetBit}(x).
  \]
- \( \text{CountLeadingSignBits}(x) \) is the number of copies of the sign bit of \( x \) at the left end of \( x \), excluding the sign bit itself, and is in the range 0 to \( N-1 \). This means:
  \[
  \text{CountLeadingSignBits}(x) = \text{CountLeadingZeroBits}(x <N-1:1> \text{ EOR } x <N-2:0>).
  \]

Zero-extension and sign-extension of bitstrings

If \( x \) is a bitstring and \( i \) is an integer, then \( \text{ZeroExtend}(x, i) \) is \( x \) extended to a length of \( i \) bits, by adding sufficient zero bits to its left. That is, if \( i = \text{Len}(x) \), then \( \text{ZeroExtend}(x, i) = x \), and if \( i > \text{Len}(x) \), then:

\[
\text{ZeroExtend}(x, i) = \text{Replicate('0', i-Len(x)) : x}
\]

If \( x \) is a bitstring and \( i \) is an integer, then \( \text{SignExtend}(x, i) \) is \( x \) extended to a length of \( i \) bits, by adding sufficient copies of its leftmost bit to its left. That is, if \( i = \text{Len}(x) \), then \( \text{SignExtend}(x, i) = x \), and if \( i > \text{Len}(x) \), then:

\[
\text{SignExtend}(x, i) = \text{Replicate(\text{TopBit}(x), i-Len(x)) : x}
\]

It is a pseudocode error to use either \( \text{ZeroExtend}(x, i) \) or \( \text{SignExtend}(x, i) \) in a context where it is possible that \( i < \text{Len}(x) \).

Converting bitstrings to integers

If \( x \) is a bitstring, \( \text{SInt()} \) is the integer whose two's complement representation is \( x \).

\( \text{UInt()} \) is the integer whose unsigned representation is \( x \).

\( \text{Int}(x, \text{unsigned}) \) returns either \( \text{SInt}(x) \) or \( \text{UInt}(x) \) depending on the value of its second argument.

K11.6.2 Arithmetic functions

This section defines built-in arithmetic functions.

Absolute value

If \( x \) is either of type real or integer, \( \text{Abs}(x) \) returns the absolute value of \( x \). The result is the same type as \( x \).
Rounding and aligning

If \( x \) is a real:
- \( \text{RoundDown}(x) \) produces the largest integer \( n \) such that \( n \leq x \).
- \( \text{RoundUp}(x) \) produces the smallest integer \( n \) such that \( n \geq x \).
- \( \text{RoundTowardsZero}(x) \) produces:
  - \( \text{RoundDown}(x) \) if \( x > 0.0 \).
  - 0 if \( x = 0.0 \).
  - \( \text{RoundUp}(x) \) if \( x < 0.0 \).

If \( x \) and \( y \) are both of type integer, \( \text{Align}(x, y) = y \times (x \, \text{DIV} \, y) \), and is of type integer.

If \( x \) is of type bitstring and \( y \) is of type integer, \( \text{Align}(x, y) = (\text{Align}(\text{UInt}(x), y)) \downarrow \text{Len}(x)-1:0 \), and is a bitstring of the same length as \( x \).

It is a pseudocode error to use either form of \( \text{Align}(x, y) \) in any context where \( y \) can be 0. In practice, \( \text{Align}(x, y) \) is only used with \( y \) a constant power of two, and the bitstring form used with \( y = 2^n \) has the effect of producing its argument with its \( n \) low-order bits forced to zero.

Maximum and minimum

If \( x \) and \( y \) are integers or reals, then \( \text{Max}(x, y) \) and \( \text{Min}(x, y) \) are their maximum and minimum respectively. \( x \) and \( y \) must both be of type integer or of type real. The function returns a value of the same type as its operands.
K11.7 Miscellaneous helper procedures and functions

This section lists the prototypes of miscellaneous helper procedures and functions used by the pseudocode, together with a brief description of the effect of the procedure or function. The pseudocode does not define the operation of these helper procedures and functions.

Note
Chapter J1 ARMv8 Pseudocode also has an entry for each of these functions, but currently these entries do not say anything about the effect of the function. When this information is added in Chapter J1 this section will be removed from the manual.

K11.7.1 EndOfInstruction()
This procedure terminates processing of the current instruction.
EndOfInstruction();

K11.7.2 Hint_Debug()
This procedure supplies a hint to the debug system.
Hint_Debug(bits(4) option);

K11.7.3 Hint_PreloadData()
This procedure performs a preload data hint.
Hint_PreloadData(bits(32) address);

K11.7.4 Hint_PreloadDataForWrite()
This procedure performs a preload data hint with a probability that the use will be for a write.
Hint_PreloadDataForWrite(bits(32) address);

K11.7.5 Hint_PreloadInstr()
This procedure performs a preload instructions hint.
Hint_PreloadInstr(bits(32) address);

K11.7.6 Hint_Yield()
This procedure performs a Yield hint.
Hint_Yield();

K11.7.7 IsExternalAbort()
This function returns TRUE if the abort currently being processed is an external abort and FALSE otherwise. It is used only in exception entry pseudocode.
boolean IsExternalAbort(Fault type)
assert type != Fault_None;
boolean IsExternalAbort(FaultRecord fault);
K11.7.8  IsAsyncAbort()

This function returns TRUE if the abort currently being processed is an asynchronous abort, and FALSE otherwise. It is used only in exception entry pseudocode.

boolean IsAsyncAbort(Fault type)
    assert type != Fault_None;

boolean IsAsyncAbort(FaultRecord fault);

K11.7.9  LSInstructionSyndrome()

This function returns the extended syndrome information for a fault reported in the HSR.

bits(11) LSInstructionSyndrome();

K11.7.10  ProcessorID()

This function returns an integer that uniquely identifies the executing PE in the system.

integer ProcessorID();

K11.7.11  RemapRegsHaveResetValues()

This function returns TRUE if the remap registers PRRR and NMRR have their IMPLEMENTATION DEFINED reset values, and FALSE otherwise.

boolean RemapRegsHaveResetValues();

K11.7.12  ResetControlRegisters()

This function resets the System registers and memory-mapped control registers that have architecturally-defined reset values to those values. For more information about the affected registers see:

- PE state on reset to AArch64 state on page D1-1518.
- PE state on reset into AArch32 state on page G1-3869.

AArch64.ResetControlRegisters(boolean ResetIsCold)
AArch32.ResetControlRegisters(boolean ResetIsCold)

K11.7.13  ThisInstr()

This function returns the bitstring encoding of the currently-executing instruction.

bits(32) ThisInstr();

Note

Currently, this function is used only on 32-bit instruction encodings.

K11.7.14  ThisInstrLength()

This function returns the length, in bits, of the current instruction. This means it returns 32 or 16:

integer ThisInstrLength();
This section contains the following tables:

- Table K11-3 which contains the pseudocode data types.
- Table K11-4 which contains the pseudocode operators.
- Table K11-5 on page K11-5656 which contains the pseudocode keywords and control structures.
- Table K11-6 on page K11-5657 which contains the statements with special behaviors.

### Table K11-3 Index of pseudocode data types

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>array</td>
<td>Type name for the array type</td>
</tr>
<tr>
<td>bit</td>
<td>Keyword equivalent to bits(1)</td>
</tr>
<tr>
<td>bits(N)</td>
<td>Type name for the bitstring of length N data type</td>
</tr>
<tr>
<td>boolean</td>
<td>Type name for the Boolean data type</td>
</tr>
<tr>
<td>enumeration</td>
<td>Keyword to define a new enumeration type</td>
</tr>
<tr>
<td>integer</td>
<td>Type name for the integer data type</td>
</tr>
<tr>
<td>real</td>
<td>Type name for the real data type</td>
</tr>
<tr>
<td>type</td>
<td>Keyword to define a new structure</td>
</tr>
</tbody>
</table>

### Table K11-4 Index of pseudocode operators

<table>
<thead>
<tr>
<th>Operator</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Unary minus on integers or reals</td>
</tr>
<tr>
<td></td>
<td>Subtraction of integers, reals and bitstrings</td>
</tr>
<tr>
<td></td>
<td>Used in the left-hand side of an assignment or a tuple to discard the result</td>
</tr>
<tr>
<td>+</td>
<td>Unary plus on integers or reals</td>
</tr>
<tr>
<td>.</td>
<td>Extract named member from a list</td>
</tr>
<tr>
<td></td>
<td>Extract named bit or field from a register</td>
</tr>
<tr>
<td>:</td>
<td>Bitstring concatenation</td>
</tr>
<tr>
<td>!</td>
<td>Boolean NOT</td>
</tr>
<tr>
<td>!=</td>
<td>Comparison for inequality</td>
</tr>
<tr>
<td>(...)</td>
<td>Around arguments of procedure or function</td>
</tr>
<tr>
<td>[...]</td>
<td>Around array index</td>
</tr>
<tr>
<td></td>
<td>Around arguments of array-like function</td>
</tr>
<tr>
<td>*</td>
<td>Multiplication of integers, reals, and bitstrings</td>
</tr>
<tr>
<td>/</td>
<td>Division of reals</td>
</tr>
</tbody>
</table>
### Table K11-4 Index of pseudocode operators (continued)

<table>
<thead>
<tr>
<th>Operator</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>&amp;&amp;</td>
<td>Boolean AND</td>
</tr>
<tr>
<td>&lt;</td>
<td><em>Less than</em> comparison of integers and reals</td>
</tr>
<tr>
<td>&lt;&gt;&lt;</td>
<td>Slicing of specified bits of bitstring or integer</td>
</tr>
<tr>
<td>&lt;&lt;=</td>
<td>Multiply integer by power of 2</td>
</tr>
<tr>
<td>&lt;=</td>
<td><em>Less than or equal</em> comparison of integers and reals</td>
</tr>
<tr>
<td>=</td>
<td>Assignment operator</td>
</tr>
<tr>
<td>==</td>
<td>Comparison for equality</td>
</tr>
<tr>
<td>&gt;</td>
<td><em>Greater than</em> comparison of integers and reals</td>
</tr>
<tr>
<td>&gt;=</td>
<td><em>Greater than or equal</em> comparison of integers and reals</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>Divide integer by power of 2</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>^</td>
<td>Exponential operator</td>
</tr>
<tr>
<td>AND</td>
<td>Bitwise AND of bitstrings</td>
</tr>
<tr>
<td>DIV</td>
<td>Quotient from integer division</td>
</tr>
<tr>
<td>EOR</td>
<td>Bitwise EOR of bitstrings</td>
</tr>
<tr>
<td>IN</td>
<td>Tests membership of a certain expression in a set of values</td>
</tr>
<tr>
<td>MOD</td>
<td>Remainder from integer division</td>
</tr>
<tr>
<td>NOT</td>
<td>Bitwise inversion of bitstrings</td>
</tr>
<tr>
<td>OR</td>
<td>Bitwise OR of bitstrings</td>
</tr>
</tbody>
</table>

### Table K11-5 Index of pseudocode keywords and control structures

<table>
<thead>
<tr>
<th>Operator</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>/<em>...</em>/</td>
<td>Comment delimiters</td>
</tr>
<tr>
<td>//</td>
<td>Introduces comment terminated by end of line</td>
</tr>
<tr>
<td>case .. of ..</td>
<td>Control structure for the</td>
</tr>
<tr>
<td>FALSE</td>
<td>One of two values a Boolean can take (other than TRUE)</td>
</tr>
<tr>
<td>for .. = .. to ..</td>
<td>Loop control structure, counting up from the initial value to the upper limit</td>
</tr>
<tr>
<td>for .. = .. downto ..</td>
<td>Loop control structure, counting down from the initial value to the lower limit</td>
</tr>
<tr>
<td>if .. then .. else ..</td>
<td>Condition expression selecting between two values</td>
</tr>
<tr>
<td>if .. then .. else ..</td>
<td>Conditional control structure</td>
</tr>
<tr>
<td>otherwise</td>
<td>Introduces default case in case .. of .. control structure</td>
</tr>
</tbody>
</table>
Table K11-5 Index of pseudocode keywords and control structures (continued)

<table>
<thead>
<tr>
<th>Operator</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>repeat .. until ..</td>
<td>Loop control structure that runs at least once until the termination condition is satisfied</td>
</tr>
<tr>
<td>return</td>
<td>Procedure or function return</td>
</tr>
<tr>
<td>TRUE</td>
<td>One of two values a Boolean can take (other than FALSE)</td>
</tr>
<tr>
<td>when</td>
<td>Introduces specific case in case .. of .. control structure</td>
</tr>
<tr>
<td>while .. do ..</td>
<td>Loop control structure that runs until the termination condition is satisfied</td>
</tr>
</tbody>
</table>

Table K11-6 Index of special statements

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMPLEMENTATION_DEFINED</td>
<td>Describes IMPLEMENTATION DEFINED behavior</td>
</tr>
<tr>
<td>SEE</td>
<td>Points to other pseudocode to use instead</td>
</tr>
<tr>
<td>UNDEFINED</td>
<td>Cause Undefined Instruction exception</td>
</tr>
<tr>
<td>UNKNOWN</td>
<td>Unspecified value</td>
</tr>
<tr>
<td>UNPREDICTABLE</td>
<td>Unspecified behavior</td>
</tr>
</tbody>
</table>
Appendix K12

Registers Index

This appendix provides indexes to the register descriptions in this manual. It contains the following sections:

- Introduction and register disambiguation on page K12-5660.
- Alphabetical index of AArch64 registers and system instructions on page K12-5665.
- Functional index of AArch64 registers and system instructions on page K12-5674.
- Alphabetical index of AArch32 registers and system instructions on page K12-5684.
- Functional index of AArch32 registers and system instructions on page K12-5692.
- Alphabetical index of memory-mapped registers on page K12-5702.
- Functional index of memory-mapped registers on page K12-5707.
K12.1 Introduction and register disambiguation

In some sections of this manual, registers are referred to by a general name, where the description applies to more than one context. Generally, this is one of the following:

- The description applies to both AArch32 state and AArch64 state, and therefore the register names could apply to either AArch32 System registers or AArch64 System registers.
- The description applies to multiple Exception levels, and therefore at a particular Exception level the register names need to take the appropriate Exception level suffix, _EL0, _EL1, _EL2, or _EL3.

The following sections disambiguate the general register names:

- Register name disambiguation by Execution state.
- Register name disambiguation by Exception level on page K12-5663.

K12.1.1 Register name disambiguation by Execution state

Table K12-1 disambiguates the general names of the registers by Execution state.

<table>
<thead>
<tr>
<th>General name</th>
<th>Short description</th>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONTEXTIDR</td>
<td>Context ID</td>
<td>CONTEXTIDR_EL1</td>
<td>CONTEXTIDR</td>
</tr>
<tr>
<td>DBGBCR</td>
<td>Debug Breakpoint Control Registers</td>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;</td>
</tr>
<tr>
<td>DBGBVR</td>
<td>Debug Breakpoint Value Registers</td>
<td>DBGBVR&lt;n&gt;_EL1</td>
<td>DBGBVR&lt;n&gt;</td>
</tr>
<tr>
<td>DBGCLAIMCLR</td>
<td>Debug CLAIM Tag Clear register</td>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR</td>
</tr>
<tr>
<td>DBGCLAIMSET</td>
<td>Debug CLAIM Tag Set register</td>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET</td>
</tr>
<tr>
<td>DBGDTRRX</td>
<td>Debug Data Transfer Register, Receive</td>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRRXint</td>
</tr>
<tr>
<td>DBGDTRTX</td>
<td>Debug Data Transfer Register, Transmit</td>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTXint</td>
</tr>
<tr>
<td>DBGPRCR</td>
<td>Debug Power Control Register</td>
<td>DBGPRCR_EL1</td>
<td>DBGPRCR</td>
</tr>
<tr>
<td>DBGVCR</td>
<td>Debug Vector Catch Register</td>
<td>DBGVCR32_EL2</td>
<td>DBGVCR</td>
</tr>
<tr>
<td>DBGWCRR</td>
<td>Debug Watchpoint Control Registers</td>
<td>DBGWCRR&lt;n&gt;_EL1</td>
<td>DBGWCRR&lt;n&gt;</td>
</tr>
<tr>
<td>DBGWVR</td>
<td>Debug Watchpoint Value Registers</td>
<td>DBGWVR&lt;n&gt;_EL1</td>
<td>DBGWVR&lt;n&gt;</td>
</tr>
<tr>
<td>DCCINT</td>
<td>Debug Comms Channel Interrupt Enable Register</td>
<td>MDCCINT_EL1</td>
<td>DBGDCCINT</td>
</tr>
<tr>
<td>DCCSR</td>
<td>Debug Comms Channel Status Register</td>
<td>MDCCSR_EL0</td>
<td>DBGDSCRint</td>
</tr>
<tr>
<td>DBGAUTHSTATUS</td>
<td>Debug Authentication Status</td>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS</td>
</tr>
<tr>
<td>DLR</td>
<td>Debug Link Register</td>
<td>DLR_EL0[31:0]</td>
<td>DLR</td>
</tr>
<tr>
<td>DSCR</td>
<td>Debug System Control Register</td>
<td>MDSCR_EL1</td>
<td>DBGDSCRext</td>
</tr>
<tr>
<td>DSPSR</td>
<td>Debug Saved PE State Register</td>
<td>DSPSR_EL0</td>
<td>DSPSR</td>
</tr>
<tr>
<td>FAR</td>
<td>Fault Address Register</td>
<td>FAR_EL1</td>
<td>DFAR, IFAR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FAR_EL2</td>
<td>HDFAR, HIFAR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FAR_EL3</td>
<td>FAR_EL3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HPFAR_EL2</td>
<td>HPFAR</td>
</tr>
<tr>
<td>General name</td>
<td>Short description</td>
<td>AArch64 register</td>
<td>AArch32 register</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------------</td>
<td>-----------------</td>
<td>-----------------</td>
</tr>
<tr>
<td>HCR</td>
<td>Hypervisor Control Register</td>
<td>HCR_EL2</td>
<td>HCR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HDCR</td>
<td>Hyp or EL2 Debug Control Register</td>
<td>MDCR_EL2</td>
<td>HDCR</td>
</tr>
<tr>
<td>HSCTLR</td>
<td>Hypervisor System Control Register</td>
<td>SCTLR_EL2</td>
<td>HSCTLR</td>
</tr>
<tr>
<td>HTTBR</td>
<td>EL2 Translation Table Base Register</td>
<td>TTBR0_EL2</td>
<td>HTTBR</td>
</tr>
<tr>
<td>ISR</td>
<td>Interrupt Status Register</td>
<td>ISR_EL1</td>
<td>ISR</td>
</tr>
<tr>
<td>MPIDR</td>
<td>Multiprocessor Affinity Register</td>
<td>MPIDR_EL1</td>
<td>MPIDR</td>
</tr>
<tr>
<td>OSDLR</td>
<td>OS Double-Lock Register</td>
<td>OSDLR_EL1</td>
<td>DBGOSDLR</td>
</tr>
<tr>
<td>OSDTRRX</td>
<td>OS Lock Data Transfer Register, Receive</td>
<td>OSDTRRX_EL1</td>
<td>DBGDTRRXext</td>
</tr>
<tr>
<td>OSDTRTX</td>
<td>OS Lock Data Transfer Register, Transmit</td>
<td>OSDTRTX_EL1</td>
<td>DBGDTRTXext</td>
</tr>
<tr>
<td>OSECCR</td>
<td>OS Lock Exception Catch Control Register</td>
<td>OSECCR_EL1</td>
<td>DBGOSECCR</td>
</tr>
<tr>
<td>OSLAR</td>
<td>OS Lock Access Register</td>
<td>OSLAR_EL1</td>
<td>DBGOSLAR</td>
</tr>
<tr>
<td>OSLSR</td>
<td>OS Lock Status Register</td>
<td>OSLSR_EL1</td>
<td>DBGOSLSR</td>
</tr>
<tr>
<td>SCR</td>
<td>Secure Configuration Register</td>
<td>SCR_EL3</td>
<td>SCR</td>
</tr>
<tr>
<td>SCTLR</td>
<td>System Control Register</td>
<td>SCTLR_EL1</td>
<td>SCTLR (NS)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCTLR_EL2</td>
<td>HSCTLR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCTLR_EL3</td>
<td>SCTLR (S)</td>
</tr>
<tr>
<td>SDCR</td>
<td>Secure or EL3 Debug Configuration Register</td>
<td>MDCR_EL3</td>
<td>SDCR</td>
</tr>
<tr>
<td>SDER</td>
<td>Secure Debug Enable Register</td>
<td>SDER32_EL3</td>
<td>SDER</td>
</tr>
<tr>
<td>SPSR</td>
<td>Saved Program Status Register</td>
<td>SPSR_EL1</td>
<td>SPSR (general description)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SPSR_EL2</td>
<td>SPSR_abt</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SPSR_EL3</td>
<td>SPSR_fiq</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SPSR_hyp</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SPSR_irq</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SPSR_mon</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SPSR_svc</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SPSR_und</td>
</tr>
<tr>
<td>TCR</td>
<td>Translation Control Register</td>
<td>TCR_EL1</td>
<td>TTBCR(NS)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TCR_EL2</td>
<td>HTCR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TCR_EL3</td>
<td>TTBCR(S)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTCR_EL2</td>
<td>VTCR</td>
</tr>
<tr>
<td>TTBR</td>
<td>Translation Table Base Register</td>
<td>TTBR0_EL1</td>
<td>TTBR0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TTBR0_EL2</td>
<td>TTBR1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TTBR0_EL3</td>
<td>HTTBR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TTBR1_EL1</td>
<td>VTTBR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTTBR_EL2</td>
<td>VTTBR</td>
</tr>
</tbody>
</table>
### Table K12-1 Disambiguation of general names of registers by Execution state (continued)

<table>
<thead>
<tr>
<th>General name</th>
<th>Short description</th>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCR</td>
<td>PL1&amp;0 stage 2 Translation Control Register</td>
<td>VTCR_EL2</td>
<td>VTCR</td>
</tr>
<tr>
<td>VBAR</td>
<td>Vector Base Address Register</td>
<td>VBAR_EL1</td>
<td>VBAR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VBAR_EL2</td>
<td>HVBAR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VBAR_EL3</td>
<td>MVBAR</td>
</tr>
<tr>
<td>VTTBR</td>
<td>PL1&amp;0 stage 2 Translation Table Base Register</td>
<td>VTTBR_EL2</td>
<td>VTTBR</td>
</tr>
</tbody>
</table>

*Table K12-2 disambiguates the general names of the System registers that provide access to the Performance Monitors by Execution state.*

### Table K12-2 Disambiguation of general names of the Performance Monitors System registers by Execution state

<table>
<thead>
<tr>
<th>General name</th>
<th>Short description</th>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCCFILTR</td>
<td>Cycle Count Filter Register</td>
<td>PMCCFILTR_EL0</td>
<td>PMCCFILTR</td>
</tr>
<tr>
<td>PMCCNTR</td>
<td>Cycle Count Register</td>
<td>PMCCNTR_EL0</td>
<td>PMCCNTR</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>Performance Monitors Cycle Count Filter Register 0</td>
<td>PMCEID0_EL0</td>
<td>PMCEID0</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>Performance Monitors Cycle Count Filter Register 1</td>
<td>PMCEID1_EL0</td>
<td>PMCEID1</td>
</tr>
<tr>
<td>PMCNTENCLR</td>
<td>Performance Monitors Count Enable Clear register</td>
<td>PMCNTENCLR_EL0</td>
<td>PMCNTENCLR</td>
</tr>
<tr>
<td>PMCNTENSESET</td>
<td>Performance Monitors Count Enable Set register</td>
<td>PMCNTENSESET_EL0</td>
<td>PMCNTENSESET</td>
</tr>
<tr>
<td>PMCR</td>
<td>Performance Monitors Control Register</td>
<td>PMCR_EL0</td>
<td>PMCR</td>
</tr>
<tr>
<td>PMEVCNTR(\text{n})</td>
<td>Performance Monitors Event Count Registers, (n = 0-30)</td>
<td>PMEVCNTR(\text{n})_EL0</td>
<td>PMEVCNTR(\text{n})</td>
</tr>
<tr>
<td>PMEVTYPER(\text{n})</td>
<td>Performance Monitors Event Type Registers, (n = 0-30)</td>
<td>PMEVTYPER(\text{n})_EL0</td>
<td>PMEVTYPER(\text{n})</td>
</tr>
<tr>
<td>PMINTENCLR</td>
<td>Performance Monitors Interrupt Enable Clear register</td>
<td>PMINTENCLR_EL1</td>
<td>PMINTENCLR</td>
</tr>
<tr>
<td>PMINTENSESET</td>
<td>Performance Monitors Interrupt Enable Set register</td>
<td>PMINTENSESET_EL1</td>
<td>PMINTENSESET</td>
</tr>
<tr>
<td>PMOVSCLR</td>
<td>Performance Monitors Overflow Flag Status Register</td>
<td>PMOVSCLR_EL0</td>
<td>PMOVSR</td>
</tr>
<tr>
<td>PMOVSSSET</td>
<td>Performance Monitors Overflow Flag Status Set register</td>
<td>PMOVSSSET_EL0</td>
<td>PMOVSSSET</td>
</tr>
<tr>
<td>PMSELR</td>
<td>Performance Monitors Event Counter Selection Register</td>
<td>PMSELR_EL0</td>
<td>PMSELR</td>
</tr>
<tr>
<td>PMSWINC</td>
<td>Performance Monitors Software Increment register</td>
<td>PMSWINC_EL0</td>
<td>PMSWINC</td>
</tr>
<tr>
<td>PMUSERENR</td>
<td>Performance Monitors User Enable Register</td>
<td>PMUSERENR_EL0</td>
<td>PMUSERENR</td>
</tr>
<tr>
<td>PMXEVCNTR</td>
<td>Performance Monitors Selected Event Count Register</td>
<td>PMXEVCNTR_EL0</td>
<td>PMXEVCNTR</td>
</tr>
<tr>
<td>PMXEVTYPEPER</td>
<td>Performance Monitors Selected Event Type Register</td>
<td>PMXEVTYPEPER_EL0</td>
<td>PMXEVTYPEPER</td>
</tr>
</tbody>
</table>
Table K12-3 disambiguates the general names of the System registers that provide access to the Performance Monitors by Execution state.

### Table K12-3 Disambiguation of general names of the Generic Timer System registers by Execution state

<table>
<thead>
<tr>
<th>General name</th>
<th>Short description</th>
<th>AArch64 register</th>
<th>AArch32 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTFRQ</td>
<td>Counter-timer Frequency register</td>
<td>CNTFRQ_EL0</td>
<td>CNTFRQ</td>
</tr>
<tr>
<td>CNTHCTL</td>
<td>Counter-timer Hypervisor Control register</td>
<td>CNTHCTL_EL2</td>
<td>CNTHCTL</td>
</tr>
<tr>
<td>CNTHP_CTL</td>
<td>Counter-timer Hypervisor Physical Timer Control register</td>
<td>CNTHP_CTL_EL2</td>
<td>CNTHP_CTL</td>
</tr>
<tr>
<td>CNTHP_CVAL</td>
<td>Counter-timer Hypervisor Physical Timer CompareValue register</td>
<td>CNTHP_CVAL_EL2</td>
<td>CNTHP_CVAL</td>
</tr>
<tr>
<td>CNTHP_TVAL</td>
<td>Counter-timer Hypervisor Physical Timer TimerValue register</td>
<td>CNTHP_TVAL_EL2</td>
<td>CNTHP_TVAL</td>
</tr>
<tr>
<td>CNTKCTL</td>
<td>Counter-timer Kernel Control register</td>
<td>CNTKCTL_EL1</td>
<td>CNTKCTL</td>
</tr>
<tr>
<td>CNTP_CTL</td>
<td>Counter-timer Physical Timer Control register</td>
<td>CNTP_CTL_EL0</td>
<td>CNTP_CTL</td>
</tr>
<tr>
<td>CNTP_CVAL</td>
<td>Counter-timer Physical Timer CompareValue register</td>
<td>CNTP_CVAL_EL0</td>
<td>CNTP_CVAL</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>Counter-timer Physical Timer TimerValue register</td>
<td>CNTP_TVAL_EL0</td>
<td>CNTP_TVAL</td>
</tr>
<tr>
<td>CNTPCT</td>
<td>Counter-timer Physical Count register</td>
<td>CNTPCT_EL0</td>
<td>CNTPCT</td>
</tr>
<tr>
<td>CNTPS_CTL</td>
<td>Counter-timer Physical Secure Timer Control register</td>
<td>CNTPS_CTL_EL1</td>
<td>-</td>
</tr>
<tr>
<td>CNTPS_CVAL</td>
<td>Counter-timer Physical Secure Timer CompareValue register</td>
<td>CNTPS_CVAL_EL1</td>
<td>-</td>
</tr>
<tr>
<td>CNTPS_TVAL</td>
<td>Counter-timer Physical Secure Timer TimerValue register</td>
<td>CNTPS_TVAL_EL1</td>
<td>-</td>
</tr>
<tr>
<td>CNTV_CTL</td>
<td>Counter-timer Virtual Timer Control register</td>
<td>CNTV_CTL_EL0</td>
<td>CNTV_CTL</td>
</tr>
<tr>
<td>CNTV_CVAL</td>
<td>Counter-timer Virtual Timer CompareValue register</td>
<td>CNTV_CVAL_EL0</td>
<td>CNTV_CVAL</td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>Counter-timer Virtual Timer TimerValue register</td>
<td>CNTV_TVAL_EL0</td>
<td>CNTV_TVAL</td>
</tr>
<tr>
<td>CNTVCT</td>
<td>Counter-timer Virtual Count register</td>
<td>CNTVCT_EL0</td>
<td>CNTVCT</td>
</tr>
<tr>
<td>CNTVOFF</td>
<td>Counter-timer Virtual Offset register</td>
<td>CNTVOFF_EL2</td>
<td>CNTVOFF</td>
</tr>
</tbody>
</table>

### K12.1.2 Register name disambiguation by Exception level

Table K12-4 disambiguates the general names of the AArch64 System registers by Exception level.

### Table K12-4 Disambiguation of AArch64 System registers by Exception level

<table>
<thead>
<tr>
<th>General form</th>
<th>EL0</th>
<th>EL1</th>
<th>EL2</th>
<th>EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFSR0_ELx</td>
<td>-</td>
<td>AFSR0_EL1</td>
<td>AFSR0_EL2</td>
<td>AFSR0_EL3</td>
</tr>
<tr>
<td>AFSR1_ELx</td>
<td>-</td>
<td>AFSR1_EL1</td>
<td>AFSR1_EL2</td>
<td>AFSR1_EL3</td>
</tr>
<tr>
<td>CONTEXTIDR_ELx</td>
<td>-</td>
<td>CONTEXTIDR_EL1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CPTR_ELx</td>
<td>-</td>
<td>-</td>
<td>CPTR_EL2</td>
<td>CPTR_EL3</td>
</tr>
<tr>
<td>ELR_ELx</td>
<td>-</td>
<td>ELR_EL1</td>
<td>ELR_EL2</td>
<td>ELR_EL3</td>
</tr>
<tr>
<td>ESR_ELx</td>
<td>-</td>
<td>ESR_EL1</td>
<td>ESR_EL2</td>
<td>ESR_EL3</td>
</tr>
<tr>
<td>General form</td>
<td>EL0</td>
<td>EL1</td>
<td>EL2</td>
<td>EL3</td>
</tr>
<tr>
<td>--------------</td>
<td>-----</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>FAR_ELx</td>
<td>-</td>
<td>FAR_EL1</td>
<td>FAR_EL2</td>
<td>FAR_EL3</td>
</tr>
<tr>
<td>MAIR_ELx</td>
<td>-</td>
<td>MAIR_EL1</td>
<td>MAIR_EL2</td>
<td>MAIR_EL3</td>
</tr>
<tr>
<td>RMR_ELx</td>
<td>-</td>
<td>RMR_EL1</td>
<td>RMR_EL2</td>
<td>RMR_EL3</td>
</tr>
<tr>
<td>RVBAR_ELx</td>
<td>-</td>
<td>RVBAR_EL1</td>
<td>RVBAR_EL2</td>
<td>RVBAR_EL3</td>
</tr>
<tr>
<td>SCTLR_ELx</td>
<td>-</td>
<td>SCTLR_EL1</td>
<td>SCTLR_EL2</td>
<td>SCTLR_EL3</td>
</tr>
<tr>
<td>SP_ELx</td>
<td>SP_EL0</td>
<td>SP_EL1</td>
<td>SP_EL2</td>
<td>SP_EL3</td>
</tr>
<tr>
<td>SPSR_ELx</td>
<td>-</td>
<td>SPSR_EL1</td>
<td>SPSR_EL2</td>
<td>SPSR_EL3</td>
</tr>
<tr>
<td>TCR_ELx</td>
<td>-</td>
<td>TCR_EL1</td>
<td>TCR_EL2</td>
<td>TCR_EL3</td>
</tr>
<tr>
<td>TTBR0_ELx</td>
<td>-</td>
<td>TTBR0_EL1</td>
<td>TTBR0_EL2</td>
<td>TTBR0_EL3</td>
</tr>
<tr>
<td>TTBR1_ELx</td>
<td>-</td>
<td>TTBR1_EL1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VBAR_ELx</td>
<td>-</td>
<td>VBAR_EL1</td>
<td>VBAR_EL2</td>
<td>VBAR_EL3</td>
</tr>
</tbody>
</table>
K12.2  Alphabetical index of AArch64 registers and system instructions

This section is an index of AArch64 registers and system instructions in alphabetical order.

Table K12-5 Alphabetical index of AArch64 Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL1</td>
<td>ACTLR_EL1, Auxiliary Control Register (EL1) on page D7-1896</td>
</tr>
<tr>
<td>ACTLR_EL2</td>
<td>ACTLR_EL2, Auxiliary Control Register (EL2) on page D7-1897</td>
</tr>
<tr>
<td>ACTLR_EL3</td>
<td>ACTLR_EL3, Auxiliary Control Register (EL3) on page D7-1898</td>
</tr>
<tr>
<td>AFSR0_EL1</td>
<td>AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1) on page D7-1899</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2) on page D7-1900</td>
</tr>
<tr>
<td>AFSR0_EL3</td>
<td>AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3) on page D7-1901</td>
</tr>
<tr>
<td>AFSR1_EL1</td>
<td>AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1) on page D7-1902</td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2) on page D7-1903</td>
</tr>
<tr>
<td>AFSR1_EL3</td>
<td>AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3) on page D7-1904</td>
</tr>
<tr>
<td>AIDR_EL1</td>
<td>AIDR_EL1, Auxiliary ID Register on page D7-1905</td>
</tr>
<tr>
<td>AMAIR_EL1</td>
<td>AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) on page D7-1906</td>
</tr>
<tr>
<td>AMAIR_EL2</td>
<td>AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) on page D7-1908</td>
</tr>
<tr>
<td>AMAIR_EL3</td>
<td>AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3) on page D7-1909</td>
</tr>
<tr>
<td>AT S12E0R</td>
<td>AT S12E0R, Address Translate Stages 1 and 2 EL0 Read on page C5-366</td>
</tr>
<tr>
<td>AT S12E0W</td>
<td>AT S12E0W, Address Translate Stages 1 and 2 EL0 Write on page C5-367</td>
</tr>
<tr>
<td>AT S12E1R</td>
<td>AT S12E1R, Address Translate Stages 1 and 2 EL1 Read on page C5-368</td>
</tr>
<tr>
<td>AT S12E1W</td>
<td>AT S12E1W, Address Translate Stages 1 and 2 EL1 Write on page C5-369</td>
</tr>
<tr>
<td>AT S1E0R</td>
<td>AT S1E0R, Address Translate Stage 1 EL0 Read on page C5-370</td>
</tr>
<tr>
<td>AT S1E0W</td>
<td>AT S1E0W, Address Translate Stage 1 EL0 Write on page C5-371</td>
</tr>
<tr>
<td>AT S1E1R</td>
<td>AT S1E1R, Address Translate Stage 1 EL1 Read on page C5-372</td>
</tr>
<tr>
<td>AT S1E1W</td>
<td>AT S1E1W, Address Translate Stage 1 EL1 Write on page C5-373</td>
</tr>
<tr>
<td>AT S1E2R</td>
<td>AT S1E2R, Address Translate Stage 1 EL2 Read on page C5-374</td>
</tr>
<tr>
<td>AT S1E2W</td>
<td>AT S1E2W, Address Translate Stage 1 EL2 Write on page C5-375</td>
</tr>
<tr>
<td>AT S1E3R</td>
<td>AT S1E3R, Address Translate Stage 1 EL3 Read on page C5-376</td>
</tr>
<tr>
<td>AT S1E3W</td>
<td>AT S1E3W, Address Translate Stage 1 EL3 Write on page C5-377</td>
</tr>
<tr>
<td>CCSIDR_EL1</td>
<td>CCSIDR_EL1, Current Cache Size ID Register on page D7-1910</td>
</tr>
<tr>
<td>CLIDR_EL1</td>
<td>CLIDR_EL1, Cache Level ID Register on page D7-1912</td>
</tr>
<tr>
<td>CNTFRQ_EL0</td>
<td>CNTFRQ_EL0, Counter-timer Frequency register on page D7-2256</td>
</tr>
<tr>
<td>CNTHCTL_EL2</td>
<td>CNTHCTL_EL2, Counter-timer Hypervisor Control register on page D7-2258</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>------------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>CNTHP_CTL_EL2</td>
<td>CNTHP_CTL_EL2, Counter-timer Hypervisor Physical Timer Control register on page D7-2260</td>
</tr>
<tr>
<td>CNTHP_CVAL_EL2</td>
<td>CNTHP_CVAL_EL2, Counter-timer Hypervisor Physical Timer CompareValue register on page D7-2262</td>
</tr>
<tr>
<td>CNTHP_TVAL_EL2</td>
<td>CNTHP_TVAL_EL2, Counter-timer Hypervisor Physical Timer TimerValue register on page D7-2263</td>
</tr>
<tr>
<td>CNTKCTL_EL1</td>
<td>CNTKCTL_EL1, Counter-timer Kernel Control register on page D7-2264</td>
</tr>
<tr>
<td>CNTP_CTL_EL0</td>
<td>CNTP_CTL_EL0, Counter-timer Physical Timer Control register on page D7-2267</td>
</tr>
<tr>
<td>CNTP_CVAL_EL0</td>
<td>CNTP_CVAL_EL0, Counter-timer Physical Timer CompareValue register on page D7-2269</td>
</tr>
<tr>
<td>CNTP_TVAL_EL0</td>
<td>CNTP_TVAL_EL0, Counter-timer Physical Timer TimerValue register on page D7-2270</td>
</tr>
<tr>
<td>CNTPCT_EL0</td>
<td>CNTPCT_EL0, Counter-timer Physical Count register on page D7-2272</td>
</tr>
<tr>
<td>CNTPS_CTL_EL1</td>
<td>CNTPS_CTL_EL1, Counter-timer Physical Secure Timer Control register on page D7-2273</td>
</tr>
<tr>
<td>CNTPS_CVAL_EL1</td>
<td>CNTPS_CVAL_EL1, Counter-timer Physical Secure Timer CompareValue register on page D7-2275</td>
</tr>
<tr>
<td>CNTPS_TVAL_EL1</td>
<td>CNTPS_TVAL_EL1, Counter-timer Physical Secure Timer TimerValue register on page D7-2276</td>
</tr>
<tr>
<td>CNTV_CTL_EL0</td>
<td>CNTV_CTL_EL0, Counter-timer Virtual Timer Control register on page D7-2277</td>
</tr>
<tr>
<td>CNTV_CVAL_EL0</td>
<td>CNTV_CVAL_EL0, Counter-timer Virtual Timer CompareValue register on page D7-2279</td>
</tr>
<tr>
<td>CNTV_TVAL_EL0</td>
<td>CNTV_TVAL_EL0, Counter-timer Virtual Timer TimerValue register on page D7-2280</td>
</tr>
<tr>
<td>CNTVCT_EL0</td>
<td>CNTVCT_EL0, Counter-timer Virtual Count register on page D7-2282</td>
</tr>
<tr>
<td>CNTVOFF_EL2</td>
<td>CNTVOFF_EL2, Counter-timer Virtual Offset register on page D7-2283</td>
</tr>
<tr>
<td>CONTEXTIDR_EL1</td>
<td>CONTEXTIDR_EL1, Context ID Register (EL1) on page D7-1914</td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>CPACR_EL1, Architectural Feature Access Control Register on page D7-1916</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>CPTR_EL2, Architectural Feature Trap Register (EL2) on page D7-1918</td>
</tr>
<tr>
<td>CPTR_EL3</td>
<td>CPTR_EL3, Architectural Feature Trap Register (EL3) on page D7-1920</td>
</tr>
<tr>
<td>CSSELR_EL1</td>
<td>CSSELR_EL1, Cache Size Selection Register on page D7-1922</td>
</tr>
<tr>
<td>CTR_EL0</td>
<td>CTR_EL0, Cache Type Register on page D7-1924</td>
</tr>
<tr>
<td>CurrentEL</td>
<td>CurrentEL, Current Exception Level on page C5-294</td>
</tr>
<tr>
<td>DACR32_EL2</td>
<td>DACR32_EL2, Domain Access Control Register on page D7-1926</td>
</tr>
<tr>
<td>DAIF</td>
<td>DAIF, Interrupt Mask Bits on page C5-296</td>
</tr>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS_EL1, Debug Authentication Status register on page D7-2148</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;_EL1, Debug Breakpoint Control Registers, n = 0 - 15 on page D7-2150</td>
</tr>
<tr>
<td>DBGBV&lt;n&gt;_EL1</td>
<td>DBGBV&lt;n&gt;_EL1, Debug Breakpoint Value Registers, n = 0 - 15 on page D7-2153</td>
</tr>
</tbody>
</table>
## Table K12-5 Alphabetical index of AArch64 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR_EL1, Debug Claim Tag Clear register on page D7-2156</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET_EL1, Debug Claim Tag Set register on page D7-2158</td>
</tr>
<tr>
<td>DBGDTR_EL0</td>
<td>DBGDTR_EL0, Debug Data Transfer Register, half-duplex on page D7-2160</td>
</tr>
<tr>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRRX_EL0, Debug Data Transfer Register, Receive on page D7-2162</td>
</tr>
<tr>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTX_EL0, Debug Data Transfer Register, Transmit on page D7-2164</td>
</tr>
<tr>
<td>DBGPRCR_EL1</td>
<td>DBGPRCR_EL1, Debug Power Control Register on page D7-2166</td>
</tr>
<tr>
<td>DBGVCR32_EL2</td>
<td>DBGVCR32_EL2, Debug Vector Catch Register on page D7-2168</td>
</tr>
<tr>
<td>DBGWCR&lt;*&gt;_EL1</td>
<td>DBGWCR&lt;*&gt;_EL1, Debug Watchpoint Control Registers, n = 0 - 15 on page D7-2172</td>
</tr>
<tr>
<td>DBGWVR&lt;*&gt;_EL1</td>
<td>DBGWVR&lt;*&gt;_EL1, Debug Watchpoint Value Registers, n = 0 - 15 on page D7-2175</td>
</tr>
<tr>
<td>DC CISW</td>
<td>DC CISW, Data or unified Cache line Clean and Invalidate by Set/Way on page C5-348</td>
</tr>
<tr>
<td>DC CIVAC</td>
<td>DC CIVAC, Data or unified Cache line Clean and Invalidate by VA to PoC on page C5-350</td>
</tr>
<tr>
<td>DC CSW</td>
<td>DC CSW, Data or unified Cache line Clean by Set/Way on page C5-351</td>
</tr>
<tr>
<td>DC CVAC</td>
<td>DC CVAC, Data or unified Cache line Clean by VA to PoC on page C5-353</td>
</tr>
<tr>
<td>DC CVAU</td>
<td>DC CVAU, Data or unified Cache line Clean by VA to PoU on page C5-354</td>
</tr>
<tr>
<td>DC ISW</td>
<td>DC ISW, Data or unified Cache line Invalidate by Set/Way on page C5-355</td>
</tr>
<tr>
<td>DC IVAC</td>
<td>DC IVAC, Data or unified Cache line Invalidate by VA to PoC on page C5-357</td>
</tr>
<tr>
<td>DC ZVA</td>
<td>DC ZVA, Data Cache Zero by VA on page C5-359</td>
</tr>
<tr>
<td>DCZID_EL0</td>
<td>DCZID_EL0, Data Cache Zero ID register on page D7-1928</td>
</tr>
<tr>
<td>DLR_EL0</td>
<td>DLR_EL0, Debug Link Register on page D7-2177</td>
</tr>
<tr>
<td>DSPSR_EL0</td>
<td>DSPSR_EL0, Debug Saved Program Status Register on page D7-2178</td>
</tr>
<tr>
<td>ELR_EL1</td>
<td>ELR_EL1, Exception Link Register (EL1) on page C5-300</td>
</tr>
<tr>
<td>ELR_EL2</td>
<td>ELR_EL2, Exception Link Register (EL2) on page C5-301</td>
</tr>
<tr>
<td>ELR_EL3</td>
<td>ELR_EL3, Exception Link Register (EL3) on page C5-303</td>
</tr>
<tr>
<td>ESR_EL1</td>
<td>ESR_EL1, Exception Syndrome Register (EL1) on page D7-1930</td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>ESR_EL2, Exception Syndrome Register (EL2) on page D7-1931</td>
</tr>
<tr>
<td>ESR_EL3</td>
<td>ESR_EL3, Exception Syndrome Register (EL3) on page D7-1932</td>
</tr>
<tr>
<td>ESR_ELx</td>
<td>ESR_ELx, Exception Syndrome Register (ELx) on page D7-1933</td>
</tr>
<tr>
<td>FAR_EL1</td>
<td>FAR_EL1, Fault Address Register (EL1) on page D7-1965</td>
</tr>
<tr>
<td>FAR_EL2</td>
<td>FAR_EL2, Fault Address Register (EL2) on page D7-1967</td>
</tr>
<tr>
<td>FAR_EL3</td>
<td>FAR_EL3, Fault Address Register (EL3) on page D7-1969</td>
</tr>
<tr>
<td>FPCR</td>
<td>FPCR, Floating-point Control Register on page C5-304</td>
</tr>
<tr>
<td>FPEXC32_EL2</td>
<td>FPEXC32_EL2, Floating-Point Exception Control register on page D7-1971</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>-------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>FPSR</td>
<td>FPSR, Floating-point Status Register on page C5-308</td>
</tr>
<tr>
<td>HACR_EL2</td>
<td>HACR_EL2, Hypervisor Auxiliary Control Register on page D7-1976</td>
</tr>
<tr>
<td>HCR_EL2</td>
<td>HCR_EL2, Hypervisor Configuration Register on page D7-1977</td>
</tr>
<tr>
<td>HPFAR_EL2</td>
<td>HPFAR_EL2, Hypervisor IPA Fault Address Register on page D7-1989</td>
</tr>
<tr>
<td>HSTR_EL2</td>
<td>HSTR_EL2, Hypervisor System Trap Register on page D7-1991</td>
</tr>
<tr>
<td>IC IALLU</td>
<td>IC IALLU, Instruction Cache Invalidate All to PoU on page C5-361</td>
</tr>
<tr>
<td>IC IALLUIS</td>
<td>IC IALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable on page C5-362</td>
</tr>
<tr>
<td>IC IVAU</td>
<td>IC IVAU, Instruction Cache line Invalidate by VA to PoU on page C5-363</td>
</tr>
<tr>
<td>ID_AA64AFR0_EL1</td>
<td>ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0 on page D7-1993</td>
</tr>
<tr>
<td>ID_AA64AFR1_EL1</td>
<td>ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1 on page D7-1995</td>
</tr>
<tr>
<td>ID_AA64DFR0_EL1</td>
<td>ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0 on page D7-1996</td>
</tr>
<tr>
<td>ID_AA64DFR1_EL1</td>
<td>ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1 on page D7-1998</td>
</tr>
<tr>
<td>ID_AA64ISR0_EL1</td>
<td>ID_AA64ISR0_EL1, AArch64 Instruction Set Attribute Register 0 on page D7-1999</td>
</tr>
<tr>
<td>ID_AA64ISR1_EL1</td>
<td>ID_AA64ISR1_EL1, AArch64 Instruction Set Attribute Register 1 on page D7-2001</td>
</tr>
<tr>
<td>ID_AA64MMFR0_EL1</td>
<td>ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0 on page D7-2002</td>
</tr>
<tr>
<td>ID_AA64MMFR1_EL1</td>
<td>ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1 on page D7-2005</td>
</tr>
<tr>
<td>ID_AA64PFR0_EL1</td>
<td>ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0 on page D7-2006</td>
</tr>
<tr>
<td>ID_AA64PFR1_EL1</td>
<td>ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1 on page D7-2008</td>
</tr>
<tr>
<td>ID_AFR0_EL1</td>
<td>ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0 on page D7-2009</td>
</tr>
<tr>
<td>ID_DFR0_EL1</td>
<td>ID_DFR0_EL1, AArch32 Debug Feature Register 0 on page D7-2011</td>
</tr>
<tr>
<td>ID_ISAR0_EL1</td>
<td>ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0 on page D7-2014</td>
</tr>
<tr>
<td>ID_ISAR1_EL1</td>
<td>ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1 on page D7-2017</td>
</tr>
<tr>
<td>ID_ISAR2_EL1</td>
<td>ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2 on page D7-2020</td>
</tr>
<tr>
<td>ID_ISAR3_EL1</td>
<td>ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3 on page D7-2023</td>
</tr>
<tr>
<td>ID_ISAR4_EL1</td>
<td>ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4 on page D7-2026</td>
</tr>
<tr>
<td>ID_ISAR5_EL1</td>
<td>ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5 on page D7-2029</td>
</tr>
<tr>
<td>ID_MMFR0_EL1</td>
<td>ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0 on page D7-2031</td>
</tr>
<tr>
<td>ID_MMFR1_EL1</td>
<td>ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1 on page D7-2034</td>
</tr>
<tr>
<td>ID_MMFR2_EL1</td>
<td>ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2 on page D7-2038</td>
</tr>
<tr>
<td>ID_MMFR3_EL1</td>
<td>ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3 on page D7-2041</td>
</tr>
<tr>
<td>ID_MMFR4_EL1</td>
<td>ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4 on page D7-2044</td>
</tr>
<tr>
<td>ID_PFR0_EL1</td>
<td>ID_PFR0_EL1, AArch32 Processor Feature Register 0 on page D7-2046</td>
</tr>
</tbody>
</table>
## Table K12-5 Alphabetical index of AArch64 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID_PFR1_EL1</td>
<td>ID_PFR1_EL1, AArch32 Processor Feature Register 1 on page D7-2048</td>
</tr>
<tr>
<td>IFSR32_EL2</td>
<td>IFSR32_EL2, Instruction Fault Status Register (EL2) on page D7-2051</td>
</tr>
<tr>
<td>ISR_EL1</td>
<td>ISR_EL1, Interrupt Status Register on page D7-2055</td>
</tr>
<tr>
<td>MAIR_EL1</td>
<td>MAIR_EL1, Memory Attribute Indirection Register (EL1) on page D7-2057</td>
</tr>
<tr>
<td>MAIR_EL2</td>
<td>MAIR_EL2, Memory Attribute Indirection Register (EL2) on page D7-2059</td>
</tr>
<tr>
<td>MAIR_EL3</td>
<td>MAIR_EL3, Memory Attribute Indirection Register (EL3) on page D7-2061</td>
</tr>
<tr>
<td>MDCCINT_EL1</td>
<td>MDCCINT_EL1, Monitor DCC Interrupt Enable Register on page D7-2183</td>
</tr>
<tr>
<td>MDCCSR_EL0</td>
<td>MDCCSR_EL0, Monitor DCC Status Register on page D7-2185</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>MDCR_EL2, Monitor Debug Configuration Register (EL2) on page D7-2187</td>
</tr>
<tr>
<td>MDCR_EL3</td>
<td>MDCR_EL3, Monitor Debug Configuration Register (EL3) on page D7-2191</td>
</tr>
<tr>
<td>MDRAR_EL1</td>
<td>MDRAR_EL1, Monitor Debug ROM Address Register on page D7-2195</td>
</tr>
<tr>
<td>MDSCR_EL1</td>
<td>MDSCR_EL1, Monitor Debug System Control Register on page D7-2197</td>
</tr>
<tr>
<td>MIDR_EL1</td>
<td>MIDR_EL1, Main ID Register on page D7-2063</td>
</tr>
<tr>
<td>MPIDR_EL1</td>
<td>MPIDR_EL1, Multiprocessor Affinity Register on page D7-2065</td>
</tr>
<tr>
<td>MVFR0_EL1</td>
<td>MVFR0_EL1, AArch32 Media and VFP Feature Register 0 on page D7-2067</td>
</tr>
<tr>
<td>MVFR1_EL1</td>
<td>MVFR1_EL1, AArch32 Media and VFP Feature Register 1 on page D7-2070</td>
</tr>
<tr>
<td>MVFR2_EL1</td>
<td>MVFR2_EL1, AArch32 Media and VFP Feature Register 2 on page D7-2073</td>
</tr>
<tr>
<td>NZCV</td>
<td>NZCV, Condition Flags on page C5-311</td>
</tr>
<tr>
<td>OSDLR_EL1</td>
<td>OSDLR_EL1, OS Double Lock Register on page D7-2201</td>
</tr>
<tr>
<td>OSDTRRX_EL1</td>
<td>OSDTRRX_EL1, OS Lock Data Transfer Register, Receive on page D7-2203</td>
</tr>
<tr>
<td>OSDTRTX_EL1</td>
<td>OSDTRTX_EL1, OS Lock Data Transfer Register, Transmit on page D7-2205</td>
</tr>
<tr>
<td>OSECCR_EL1</td>
<td>OSECCR_EL1, OS Lock Exception Catch Control Register on page D7-2207</td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>OSLAR_EL1, OS Lock Access Register on page D7-2209</td>
</tr>
<tr>
<td>OSLSR_EL1</td>
<td>OSLSR_EL1, OS Lock Status Register on page D7-2211</td>
</tr>
<tr>
<td>PAR_EL1</td>
<td>PAR_EL1, Physical Address Register on page D7-2075</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>PMCCFILTR_EL0, Performance Monitors Cycle Count Filter Register on page D7-2216</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>PMCCNTR_EL0, Performance Monitors Cycle Count Register on page D7-2218</td>
</tr>
<tr>
<td>PMCEID0_EL0</td>
<td>PMCEID0_EL0, Performance Monitors Common Event Identification register 0 on page D7-2220</td>
</tr>
<tr>
<td>PMCEID1_EL0</td>
<td>PMCEID1_EL0, Performance Monitors Common Event Identification register 1 on page D7-2222</td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>PMCNTENCLR_EL0, Performance Monitors Count Enable Clear register on page D7-2224</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>----------------------</td>
<td>-----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>PMCNTENSET_EL0</td>
<td>PMCNTENSET_EL0, Performance Monitors Count Enable Set register on page D7-2226</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>PMCR_EL0, Performance Monitors Control Register on page D7-2228</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;_EL0</td>
<td>PMEVCNTR&lt;n&gt;_EL0, Performance Monitors Event Count Registers, n = 0 - 30 on page D7-2231</td>
</tr>
<tr>
<td>PMEVTYPE&lt;nt&gt;_EL0</td>
<td>PMEVTYPE&lt;nt&gt;_EL0, Performance Monitors Event Type Registers, n = 0 - 30 on page D7-2233</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>PMINTENCLR_EL1, Performance Monitors Interrupt Enable Clear register on page D7-2237</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>PMINTENSET_EL1, Performance Monitors Interrupt Enable Set register on page D7-2239</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>PMOVSCLR_EL0, Performance Monitors Overflow Flag Status Clear Register on page D7-2241</td>
</tr>
<tr>
<td>PMOVSET_EL0</td>
<td>PMOVSET_EL0, Performance Monitors Overflow Flag Status Set register on page D7-2243</td>
</tr>
<tr>
<td>PMSELR_EL0</td>
<td>PMSELR_EL0, Performance Monitors Event Counter Selection Register on page D7-2245</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>PMSWINC_EL0, Performance Monitors Software Increment register on page D7-2247</td>
</tr>
<tr>
<td>PMUSERENR_EL0</td>
<td>PMUSERENR_EL0, Performance Monitors User Enable Register on page D7-2247</td>
</tr>
<tr>
<td>PMXEVCNTR_EL0</td>
<td>PMXEVCNTR_EL0, Performance Monitors Selected Event Count Register on page D7-2251</td>
</tr>
<tr>
<td>PMXEVTYPER_EL0</td>
<td>PMXEVTYPER_EL0, Performance Monitors Selected Event Type Register on page D7-2253</td>
</tr>
<tr>
<td>REVIDR_EL1</td>
<td>REVIDR_EL1, Revision ID Register on page D7-2079</td>
</tr>
<tr>
<td>RMR_EL1</td>
<td>RMR_EL1, Reset Management Register (if EL2 and EL3 not implemented) on page D7-2080</td>
</tr>
<tr>
<td>RMR_EL2</td>
<td>RMR_EL2, Reset Management Register (if EL2 implemented and EL3 not implemented) on page D7-2082</td>
</tr>
<tr>
<td>RMR_EL3</td>
<td>RMR_EL3, Reset Management Register (if EL3 implemented) on page D7-2084</td>
</tr>
<tr>
<td>RVBAR_EL1</td>
<td>RVBAR_EL1, Reset Vector Base Address Register (if EL2 and EL3 not implemented) on page D7-2086</td>
</tr>
<tr>
<td>RVBAR_EL2</td>
<td>RVBAR_EL2, Reset Vector Base Address Register (if EL3 not implemented) on page D7-2087</td>
</tr>
<tr>
<td>RVBAR_EL3</td>
<td>RVBAR_EL3, Reset Vector Base Address Register (if EL3 implemented) on page D7-2088</td>
</tr>
<tr>
<td>S3_&lt;op1&gt;<em>&lt;Cn&gt;</em>&lt;Cm&gt;_&lt;op2&gt;</td>
<td>S3_&lt;op1&gt;<em>&lt;Cn&gt;</em>&lt;Cm&gt;_&lt;op2&gt;, IMPLEMENTATION DEFINED registers on page D7-2089</td>
</tr>
<tr>
<td>SCR_EL3</td>
<td>SCR_EL3, Secure Configuration Register on page D7-2090</td>
</tr>
<tr>
<td>SCTLR_EL1</td>
<td>SCTLR_EL1, System Control Register (EL1) on page D7-2094</td>
</tr>
<tr>
<td>SCTLR_EL2</td>
<td>SCTLR_EL2, System Control Register (EL2) on page D7-2101</td>
</tr>
<tr>
<td>SCTLR_EL3</td>
<td>SCTLR_EL3, System Control Register (EL3) on page D7-2105</td>
</tr>
</tbody>
</table>
## Table K12-5 Alphabetical index of AArch64 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDER32_EL3</td>
<td>SDER32_EL3, AArch32 Secure Debug Enable Register on page D7-2213</td>
</tr>
<tr>
<td>SP_EL0</td>
<td>SP_EL0, Stack Pointer (EL0) on page C5-313</td>
</tr>
<tr>
<td>SP_EL1</td>
<td>SP_EL1, Stack Pointer (EL1) on page C5-314</td>
</tr>
<tr>
<td>SP_EL2</td>
<td>SP_EL2, Stack Pointer (EL2) on page C5-316</td>
</tr>
<tr>
<td>SP_EL3</td>
<td>SP_EL3, Stack Pointer (EL3) on page C5-318</td>
</tr>
<tr>
<td>SPSel</td>
<td>SPSel, Stack Pointer Select on page C5-319</td>
</tr>
<tr>
<td>SPSR_abt</td>
<td>SPSR_abt, Saved Program Status Register (Abort mode) on page C5-320</td>
</tr>
<tr>
<td>SPSR_EL1</td>
<td>SPSR_EL1, Saved Program Status Register (EL1) on page C5-323</td>
</tr>
<tr>
<td>SPSR_EL2</td>
<td>SPSR_EL2, Saved Program Status Register (EL2) on page C5-328</td>
</tr>
<tr>
<td>SPSR_EL3</td>
<td>SPSR_EL3, Saved Program Status Register (EL3) on page C5-333</td>
</tr>
<tr>
<td>SPSR_fiq</td>
<td>SPSR_fiq, Saved Program Status Register (FIQ mode) on page C5-338</td>
</tr>
<tr>
<td>SPSR_irq</td>
<td>SPSR_irq, Saved Program Status Register (IRQ mode) on page C5-341</td>
</tr>
<tr>
<td>SPSR_und</td>
<td>SPSR_und, Saved Program Status Register (Undefined mode) on page C5-344</td>
</tr>
<tr>
<td>TCR_EL1</td>
<td>TCR_EL1, Translation Control Register (EL1) on page D7-2109</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>TCR_EL2, Translation Control Register (EL2) on page D7-2114</td>
</tr>
<tr>
<td>TCR_EL3</td>
<td>TCR_EL3, Translation Control Register (EL3) on page D7-2117</td>
</tr>
<tr>
<td>TLBI ALLE1</td>
<td>TLBI ALLE1, TLB Invalidate All, EL1 on page C5-379</td>
</tr>
<tr>
<td>TLBI ALLE1IS</td>
<td>TLBI ALLE1IS, TLB Invalidate All, EL1, Inner Shareable on page C5-380</td>
</tr>
<tr>
<td>TLBI ALLE2</td>
<td>TLBI ALLE2, TLB Invalidate All, EL2 on page C5-381</td>
</tr>
<tr>
<td>TLBI ALLE2IS</td>
<td>TLBI ALLE2IS, TLB Invalidate All, EL2, Inner Shareable on page C5-382</td>
</tr>
<tr>
<td>TLBI ALLE3</td>
<td>TLBI ALLE3, TLB Invalidate All, EL3 on page C5-383</td>
</tr>
<tr>
<td>TLBI ALLE3IS</td>
<td>TLBI ALLE3IS, TLB Invalidate All, EL3, Inner Shareable on page C5-384</td>
</tr>
<tr>
<td>TLBI ASIDE1</td>
<td>TLBI ASIDE1, TLB Invalidate by ASID, EL1 on page C5-385</td>
</tr>
<tr>
<td>TLBI ASIDE1IS</td>
<td>TLBI ASIDE1IS, TLB Invalidate by ASID, EL1, Inner Shareable on page C5-387</td>
</tr>
<tr>
<td>TLBI IPAS2E1</td>
<td>TLBI IPAS2E1, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1 on page C5-389</td>
</tr>
<tr>
<td>TLBI IPAS2E1IS</td>
<td>TLBI IPAS2E1IS, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable on page C5-390</td>
</tr>
<tr>
<td>TLBI IPAS2LE1</td>
<td>TLBI IPAS2LE1, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1 on page C5-392</td>
</tr>
<tr>
<td>TLBI IPAS2LE1IS</td>
<td>TLBI IPAS2LE1IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable on page C5-393</td>
</tr>
<tr>
<td>TLBI VAAE1</td>
<td>TLBI VAAE1, TLB Invalidate by VA, All ASID, EL1 on page C5-395</td>
</tr>
<tr>
<td>TLBI VAAE1IS</td>
<td>TLBI VAAE1IS, TLB Invalidate by VA, All ASID, EL1, Inner Shareable on page C5-397</td>
</tr>
</tbody>
</table>
## Table K12-5 Alphabetical index of AArch64 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBI VAALE1</td>
<td>TLBI VAALE1, TLB Invalidate by VA, All ASID, Last level, EL1 on page C5-399</td>
</tr>
<tr>
<td>TLBI VAALEI1S</td>
<td>TLBI VAALEI1S, TLB Invalidate by VA, All ASID, EL1, Inner Shareable on page C5-401</td>
</tr>
<tr>
<td>TLBI VAE1</td>
<td>TLBI VAE1, TLB Invalidate by VA, EL1 on page C5-403</td>
</tr>
<tr>
<td>TLBI VAE1I1S</td>
<td>TLBI VAE1I1S, TLB Invalidate by VA, EL1, Inner Shareable on page C5-405</td>
</tr>
<tr>
<td>TLBI VAE2</td>
<td>TLBI VAE2, TLB Invalidate by VA, EL2 on page C5-407</td>
</tr>
<tr>
<td>TLBI VAE2I1S</td>
<td>TLBI VAE2I1S, TLB Invalidate by VA, EL2, Inner Shareable on page C5-409</td>
</tr>
<tr>
<td>TLBI VAE3</td>
<td>TLBI VAE3, TLB Invalidate by VA, EL3 on page C5-411</td>
</tr>
<tr>
<td>TLBI VAE3I1S</td>
<td>TLBI VAE3I1S, TLB Invalidate by VA, EL3, Inner Shareable on page C5-413</td>
</tr>
<tr>
<td>TLBI VALE1</td>
<td>TLBI VALE1, TLB Invalidate by VA, Last level, EL1 on page C5-415</td>
</tr>
<tr>
<td>TLBI VALEI1S</td>
<td>TLBI VALEI1S, TLB Invalidate by VA, Last level, EL1, Inner Shareable on page C5-417</td>
</tr>
<tr>
<td>TLBI VALE2</td>
<td>TLBI VALE2, TLB Invalidate by VA, Last level, EL2 on page C5-419</td>
</tr>
<tr>
<td>TLBI VALE2I1S</td>
<td>TLBI VALE2I1S, TLB Invalidate by VA, Last level, EL2, Inner Shareable on page C5-421</td>
</tr>
<tr>
<td>TLBI VALE3</td>
<td>TLBI VALE3, TLB Invalidate by VA, Last level, EL3 on page C5-423</td>
</tr>
<tr>
<td>TLBI VALE3I1S</td>
<td>TLBI VALE3I1S, TLB Invalidate by VA, Last level, EL3, Inner Shareable on page C5-425</td>
</tr>
<tr>
<td>TLBI VMALLE1I1S</td>
<td>TLBI VMALLE1I1S, TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable on page C5-428</td>
</tr>
<tr>
<td>TLBI VMALLS12E1I1S</td>
<td>TLBI VMALLS12E1I1S, TLB Invalidate by VMID, All at Stage 1 and 2, EL1 on page C5-429</td>
</tr>
<tr>
<td>TPIDR_EL0</td>
<td>TPIDR_EL0, EL0 Read/Write Software Thread ID Register on page D7-2120</td>
</tr>
<tr>
<td>TPIDR_EL1</td>
<td>TPIDR_EL1, EL1 Software Thread ID Register on page D7-2121</td>
</tr>
<tr>
<td>TPIDR_EL2</td>
<td>TPIDR_EL2, EL2 Software Thread ID Register on page D7-2122</td>
</tr>
<tr>
<td>TPIDR_EL3</td>
<td>TPIDR_EL3, EL3 Software Thread ID Register on page D7-2123</td>
</tr>
<tr>
<td>TPIDRRO_EL0</td>
<td>TPIDRRO_EL0, EL0 Read-Only Software Thread ID Register on page D7-2124</td>
</tr>
<tr>
<td>TTBR_EL1I1S</td>
<td>TTBR_EL1I1S, Translation Table Base Register 0 (EL1) on page D7-2125</td>
</tr>
<tr>
<td>TTBR_EL2I1S</td>
<td>TTBR_EL2I1S, Translation Table Base Register 0 (EL2) on page D7-2127</td>
</tr>
<tr>
<td>TTBR_EL3I1S</td>
<td>TTBR_EL3I1S, Translation Table Base Register 0 (EL3) on page D7-2129</td>
</tr>
<tr>
<td>TTBR_EL1I1S</td>
<td>TTBR_EL1I1S, Translation Table Base Register 1 (EL1) on page D7-2131</td>
</tr>
<tr>
<td>VBAR_EL1</td>
<td>VBAR_EL1, Vector Base Address Register (EL1) on page D7-2133</td>
</tr>
<tr>
<td>VBAR_EL2</td>
<td>VBAR_EL2, Vector Base Address Register (EL2) on page D7-2135</td>
</tr>
<tr>
<td>VBAR_EL3</td>
<td>VBAR_EL3, Vector Base Address Register (EL3) on page D7-2137</td>
</tr>
<tr>
<td>VMPIDR_EL2</td>
<td>VMPIDR_EL2, Virtualization Multiprocessor ID Register on page D7-2138</td>
</tr>
<tr>
<td>Register</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>---------------------------------------------------------</td>
</tr>
<tr>
<td>VPIDR_EL2</td>
<td><em>VPIDR_EL2, Virtualization Processor ID Register on page D7-2140</em></td>
</tr>
<tr>
<td>VTCR_EL2</td>
<td><em>VTCR_EL2, Virtualization Translation Control Register on page D7-2142</em></td>
</tr>
<tr>
<td>VTTBR_EL2</td>
<td><em>VTTBR_EL2, Virtualization Translation Table Base Register on page D7-2145</em></td>
</tr>
</tbody>
</table>
# K12.3 Functional index of AArch64 registers and system instructions

This section is an index of the AArch64 registers and system instructions, divided by functional group.

## K12.3.1 Special-purpose registers

This section is an index to the registers in the Special-purpose registers functional group.

### Table K12-6 Special-purpose registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DLR_EL0</td>
<td>DLR_EL0, Debug Link Register on page D7-2177</td>
</tr>
<tr>
<td>DSPSR_EL0</td>
<td>DSPSR_EL0, Debug Saved Program Status Register on page D7-2178</td>
</tr>
<tr>
<td>ELR_EL1</td>
<td>ELR_EL1, Exception Link Register (EL1) on page C5-300</td>
</tr>
<tr>
<td>ELR_EL2</td>
<td>ELR_EL2, Exception Link Register (EL2) on page C5-301</td>
</tr>
<tr>
<td>ELR_EL3</td>
<td>ELR_EL3, Exception Link Register (EL3) on page C5-303</td>
</tr>
<tr>
<td>FPCR</td>
<td>FPCR, Floating-point Control Register on page C5-304</td>
</tr>
<tr>
<td>FPSR</td>
<td>FPSR, Floating-point Status Register on page C5-308</td>
</tr>
<tr>
<td>SP_EL0</td>
<td>SP_EL0, Stack Pointer (EL0) on page C5-313</td>
</tr>
<tr>
<td>SP_EL1</td>
<td>SP_EL1, Stack Pointer (EL1) on page C5-314</td>
</tr>
<tr>
<td>SP_EL2</td>
<td>SP_EL2, Stack Pointer (EL2) on page C5-316</td>
</tr>
<tr>
<td>SP_EL3</td>
<td>SP_EL3, Stack Pointer (EL3) on page C5-318</td>
</tr>
<tr>
<td>SPSR_abt</td>
<td>SPSR_abt, Saved Program Status Register (Abort mode) on page C5-320</td>
</tr>
<tr>
<td>SPSR_EL1</td>
<td>SPSR_EL1, Saved Program Status Register (EL1) on page C5-323</td>
</tr>
<tr>
<td>SPSR_EL2</td>
<td>SPSR_EL2, Saved Program Status Register (EL2) on page C5-328</td>
</tr>
<tr>
<td>SPSR_EL3</td>
<td>SPSR_EL3, Saved Program Status Register (EL3) on page C5-333</td>
</tr>
<tr>
<td>SPSR_fiq</td>
<td>SPSR_fiq, Saved Program Status Register (FIQ mode) on page C5-338</td>
</tr>
<tr>
<td>SPSR_irq</td>
<td>SPSR_irq, Saved Program Status Register (IRQ mode) on page C5-341</td>
</tr>
<tr>
<td>SPSR_und</td>
<td>SPSR_und, Saved Program Status Register (Undefined mode) on page C5-344</td>
</tr>
</tbody>
</table>

## K12.3.2 VMSA-specific registers

This section is an index to the registers in the Virtual memory control registers functional group.

### Table K12-7 VMSA-specific registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMAIR_EL1</td>
<td>AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) on page D7-1906</td>
</tr>
<tr>
<td>AMAIR_EL2</td>
<td>AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) on page D7-1908</td>
</tr>
<tr>
<td>AMAIR_EL3</td>
<td>AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3) on page D7-1909</td>
</tr>
<tr>
<td>CONTEXTIDR_EL1</td>
<td>CONTEXTIDR_EL1, Context ID Register (EL1) on page D7-1914</td>
</tr>
<tr>
<td>DACR32_EL2</td>
<td>DACR32_EL2, Domain Access Control Register on page D7-1926</td>
</tr>
</tbody>
</table>
Appendix K12 Registers Index

K12.3 Functional index of AArch64 registers and system instructions

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAIR_EL1</td>
<td>MAIR_EL1, Memory Attribute Indirection Register (EL1) on page D7-2057</td>
</tr>
<tr>
<td>MAIR_EL2</td>
<td>MAIR_EL2, Memory Attribute Indirection Register (EL2) on page D7-2059</td>
</tr>
<tr>
<td>MAIR_EL3</td>
<td>MAIR_EL3, Memory Attribute Indirection Register (EL3) on page D7-2061</td>
</tr>
<tr>
<td>TCR_EL1</td>
<td>TCR_EL1, Translation Control Register (EL1) on page D7-2109</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>TCR_EL2, Translation Control Register (EL2) on page D7-2114</td>
</tr>
<tr>
<td>TCR_EL3</td>
<td>TCR_EL3, Translation Control Register (EL3) on page D7-2117</td>
</tr>
<tr>
<td>TTBR0_EL1</td>
<td>TTBR0_EL1, Translation Table Base Register 0 (EL1) on page D7-2125</td>
</tr>
<tr>
<td>TTBR0_EL2</td>
<td>TTBR0_EL2, Translation Table Base Register 0 (EL2) on page D7-2127</td>
</tr>
<tr>
<td>TTBR0_EL3</td>
<td>TTBR0_EL3, Translation Table Base Register 0 (EL3) on page D7-2129</td>
</tr>
<tr>
<td>TTBR1_EL1</td>
<td>TTBR1_EL1, Translation Table Base Register 1 (EL1) on page D7-2131</td>
</tr>
<tr>
<td>VTCR_EL2</td>
<td>VTCR_EL2, Virtualization Translation Control Register on page D7-2142</td>
</tr>
<tr>
<td>VTTBR_EL2</td>
<td>VTTBR_EL2, Virtualization Translation Table Base Register on page D7-2145</td>
</tr>
</tbody>
</table>

Table K12-7 VMSA-specific registers (continued)

K12.3.3 ID registers

This section is an index to the registers in the Identification registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIDR_EL1</td>
<td>AIDR_EL1, Auxiliary ID Register on page D7-1905</td>
</tr>
<tr>
<td>CCSIDR_EL1</td>
<td>CCSIDR_EL1, Current Cache Size ID Register on page D7-1910</td>
</tr>
<tr>
<td>CLIDR_EL1</td>
<td>CLIDR_EL1, Cache Level ID Register on page D7-1912</td>
</tr>
<tr>
<td>CSSELR_EL1</td>
<td>CSSELR_EL1, Cache Size Selection Register on page D7-1922</td>
</tr>
<tr>
<td>CTR_EL0</td>
<td>CTR_EL0, Cache Type Register on page D7-1924</td>
</tr>
<tr>
<td>DCZID_EL0</td>
<td>DCZID_EL0, Data Cache Zero ID register on page D7-1928</td>
</tr>
<tr>
<td>ID_AA64AFR0_EL1</td>
<td>ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0 on page D7-1993</td>
</tr>
<tr>
<td>ID_AA64AFR1_EL1</td>
<td>ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1 on page D7-1995</td>
</tr>
<tr>
<td>ID_AA64DFR0_EL1</td>
<td>ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0 on page D7-1996</td>
</tr>
<tr>
<td>ID_AA64DFR1_EL1</td>
<td>ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1 on page D7-1998</td>
</tr>
<tr>
<td>ID_AA64ISAR0_EL1</td>
<td>ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 on page D7-1999</td>
</tr>
<tr>
<td>ID_AA64ISAR1_EL1</td>
<td>ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1 on page D7-2001</td>
</tr>
<tr>
<td>ID_AA64MMFR0_EL1</td>
<td>ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0 on page D7-2002</td>
</tr>
<tr>
<td>ID_AA64MMFR1_EL1</td>
<td>ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1 on page D7-2005</td>
</tr>
<tr>
<td>ID_AA64PFR0_EL1</td>
<td>ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0 on page D7-2006</td>
</tr>
</tbody>
</table>
K12.3.4   Performance monitors registers

This section is an index to the registers in the Performance Monitors registers functional group.

Table K12-9 Performance monitors registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCCFILTR_EL0</td>
<td>PMCCFILTR_EL0, Performance Monitors Cycle Count Filter Register on page D7-2216</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>PMCCNTR_EL0, Performance Monitors Cycle Count Register on page D7-2218</td>
</tr>
<tr>
<td>PMCEID0_EL0</td>
<td>PMCEID0_EL0, Performance Monitors Common Event Identification register 0 on page D7-2220</td>
</tr>
</tbody>
</table>
Appendix K12 Registers Index

K12.3 Functional index of AArch64 registers and system instructions

Table K12-9 Performance monitors registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCEID1_EL0</td>
<td>PMCEID1_EL0, Performance Monitors Common Event Identification register 1 on page D7-2222</td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>PMCNTENCLR_EL0, Performance Monitors Count Enable Clear register on page D7-2224</td>
</tr>
<tr>
<td>PMCNTENSET_EL0</td>
<td>PMCNTENSET_EL0, Performance Monitors Count Enable Set register on page D7-2226</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>PMCR_EL0, Performance Monitors Control Register on page D7-2228</td>
</tr>
<tr>
<td>PMEVCNTR&lt;α&gt;_EL0</td>
<td>PMEVCNTR&lt;α&gt;_EL0, Performance Monitors Event Count Registers, α = 0 - 30 on page D7-2231</td>
</tr>
<tr>
<td>PMEVTYPEPER&lt;α&gt;_EL0</td>
<td>PMEVTYPEPER&lt;α&gt;_EL0, Performance Monitors Event Type Registers, α = 0 - 30 on page D7-2233</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>PMINTENCLR_EL1, Performance Monitors Interrupt Enable Clear register on page D7-2237</td>
</tr>
<tr>
<td>PMINTENSELSET_EL1</td>
<td>PMINTENSELSET_EL1, Performance Monitors Interrupt Enable Set register on page D7-2239</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>PMOVSCLR_EL0, Performance Monitors Overflow Flag Status Clear Register on page D7-2241</td>
</tr>
<tr>
<td>PMOVSET_EL0</td>
<td>PMOVSET_EL0, Performance Monitors Overflow Flag Status Set register on page D7-2243</td>
</tr>
<tr>
<td>PMSELR_EL0</td>
<td>PMSELR_EL0, Performance Monitors Event Counter Selection Register on page D7-2245</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>PMSWINC_EL0, Performance Monitors Software Increment register on page D7-2247</td>
</tr>
<tr>
<td>PMUSERENR_EL0</td>
<td>PMUSERENR_EL0, Performance Monitors User Enable Register on page D7-2249</td>
</tr>
<tr>
<td>PMXEVCNTR_EL0</td>
<td>PMXEVCNTR_EL0, Performance Monitors Selected Event Count Register on page D7-2251</td>
</tr>
<tr>
<td>PMXEVTYPER_EL0</td>
<td>PMXEVTYPER_EL0, Performance Monitors Selected Event Type Register on page D7-2253</td>
</tr>
</tbody>
</table>

K12.3.5 Debug registers

This section is an index to the registers in the Debug registers functional group.

Table K12-10 Debug registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS_EL1, Debug Authentication Status register on page D7-2148</td>
</tr>
<tr>
<td>DBGBCR&lt;α&gt;_EL1</td>
<td>DBGBCR&lt;α&gt;_EL1, Debug Breakpoint Control Registers, α = 0 - 15 on page D7-2150</td>
</tr>
<tr>
<td>DBGBVR&lt;α&gt;_EL1</td>
<td>DBGBVR&lt;α&gt;_EL1, Debug Breakpoint Value Registers, α = 0 - 15 on page D7-2153</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR_EL1, Debug Claim Tag Clear register on page D7-2156</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET_EL1, Debug Claim Tag Set register on page D7-2158</td>
</tr>
<tr>
<td>DBGDTR_EL0</td>
<td>DBGDTR_EL0, Debug Data Transfer Register, half-duplex on page D7-2160</td>
</tr>
</tbody>
</table>
K12.3.6  Generic timer registers

This section is an index to the registers in the Generic Timer registers functional group.

Table K12-11 Generic timer registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTFRQ_EL0</td>
<td>CNTFRQ_EL0, Counter-timer Frequency register on page D7-2256</td>
</tr>
<tr>
<td>CNTHCTL_EL2</td>
<td>CNTHCTL_EL2, Counter-timer Hypervisor Control register on page D7-2258</td>
</tr>
<tr>
<td>CNTHP_CTL_EL2</td>
<td>CNTHP_CTL_EL2, Counter-timer Hypervisor Physical Timer Control register on page D7-2260</td>
</tr>
<tr>
<td>CNTHP_CVAL_EL2</td>
<td>CNTHP_CVAL_EL2, Counter-timer Hypervisor Physical Timer CompareValue register on page D7-2262</td>
</tr>
</tbody>
</table>
### K12.3.7 Cache maintenance system instructions

This section is an index to the registers in the Cache maintenance instructions functional group.

#### Table K12-12 Cache maintenance system instructions

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC CISW</td>
<td>DC CISW, Data or unified Cache line Clean and Invalidate by Set/Way on page C5-348</td>
</tr>
<tr>
<td>DC CIVAC</td>
<td>DC CIVAC, Data or unified Cache line Clean and Invalidate by VA to PoC on page C5-350</td>
</tr>
<tr>
<td>DC CSW</td>
<td>DC CSW, Data or unified Cache line Clean by Set/Way on page C5-351</td>
</tr>
<tr>
<td>DC CVAC</td>
<td>DC CVAC, Data or unified Cache line Clean by VA to PoC on page C5-353</td>
</tr>
<tr>
<td>DC CVAU</td>
<td>DC CVAU, Data or unified Cache line Clean by VA to PoU on page C5-354</td>
</tr>
<tr>
<td>DC ISW</td>
<td>DC ISW, Data or unified Cache line Invalidate by Set/Way on page C5-355</td>
</tr>
<tr>
<td>DC IVAC</td>
<td>DC IVAC, Data or unified Cache line Invalidate by VA to PoC on page C5-357</td>
</tr>
<tr>
<td>DC ZVA</td>
<td>DC ZVA, Data Cache Zero by VA on page C5-359</td>
</tr>
</tbody>
</table>
**K12.3.8 Address translation system instructions**

This section is an index to the registers in the Address translation instructions functional group.

**Table K12-12 Cache maintenance system instructions (continued)**

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>IC IALLU</td>
<td>IC IALLU, Instruction Cache Invalidate All to PoU on page C5-361</td>
</tr>
<tr>
<td>IC IALLUIS</td>
<td>IC IALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable on page C5-362</td>
</tr>
<tr>
<td>IC IVAU</td>
<td>IC IVAU, Instruction Cache line Invalidate by VA to PoU on page C5-363</td>
</tr>
</tbody>
</table>

**Table K12-13 Address translation system instructions**

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT S12E0R</td>
<td>AT S12E0R, Address Translate Stages 1 and 2 EL0 Read on page C5-366</td>
</tr>
<tr>
<td>AT S12E0W</td>
<td>AT S12E0W, Address Translate Stages 1 and 2 EL0 Write on page C5-367</td>
</tr>
<tr>
<td>AT S12E1R</td>
<td>AT S12E1R, Address Translate Stages 1 and 2 EL1 Read on page C5-368</td>
</tr>
<tr>
<td>AT S12E1W</td>
<td>AT S12E1W, Address Translate Stages 1 and 2 EL1 Write on page C5-369</td>
</tr>
<tr>
<td>AT S1E0R</td>
<td>AT S1E0R, Address Translate Stage 1 EL0 Read on page C5-370</td>
</tr>
<tr>
<td>AT S1E0W</td>
<td>AT S1E0W, Address Translate Stage 1 EL0 Write on page C5-371</td>
</tr>
<tr>
<td>AT S1E1R</td>
<td>AT S1E1R, Address Translate Stage 1 EL1 Read on page C5-372</td>
</tr>
<tr>
<td>AT S1E1W</td>
<td>AT S1E1W, Address Translate Stage 1 EL1 Write on page C5-373</td>
</tr>
<tr>
<td>AT S1E2R</td>
<td>AT S1E2R, Address Translate Stage 1 EL2 Read on page C5-374</td>
</tr>
<tr>
<td>AT S1E2W</td>
<td>AT S1E2W, Address Translate Stage 1 EL2 Write on page C5-375</td>
</tr>
<tr>
<td>AT S1E3R</td>
<td>AT S1E3R, Address Translate Stage 1 EL3 Read on page C5-376</td>
</tr>
<tr>
<td>AT S1E3W</td>
<td>AT S1E3W, Address Translate Stage 1 EL3 Write on page C5-377</td>
</tr>
</tbody>
</table>

**K12.3.9 TLB maintenance system instructions**

This section is an index to the registers in the TLB maintenance instructions functional group.

**Table K12-14 TLB maintenance system instructions**

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBI ALLE1</td>
<td>TLBI ALLE1, TLB Invalidate All, EL1 on page C5-379</td>
</tr>
<tr>
<td>TLBI ALLE1IS</td>
<td>TLBI ALLE1IS, TLB Invalidate All, EL1, Inner Shareable on page C5-380</td>
</tr>
<tr>
<td>TLBI ALLE2</td>
<td>TLBI ALLE2, TLB Invalidate All, EL2 on page C5-381</td>
</tr>
<tr>
<td>TLBI ALLE2IS</td>
<td>TLBI ALLE2IS, TLB Invalidate All, EL2, Inner Shareable on page C5-382</td>
</tr>
<tr>
<td>TLBI ALLE3</td>
<td>TLBI ALLE3, TLB Invalidate All, EL3 on page C5-383</td>
</tr>
<tr>
<td>TLBI ALLE3IS</td>
<td>TLBI ALLE3IS, TLB Invalidate All, EL3, Inner Shareable on page C5-384</td>
</tr>
<tr>
<td>TLBI ASIDE1</td>
<td>TLBI ASIDE1, TLB Invalidate by ASID, EL1 on page C5-385</td>
</tr>
</tbody>
</table>
### Table K12-14 TLB maintenance system instructions (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBI ASIDE1IS</td>
<td>TLBI ASIDE1IS, TLB Invalidate by ASID, EL1, Inner Shareable on page C5-387</td>
</tr>
<tr>
<td>TLBI IPAS2E1</td>
<td>TLBI IPAS2E1, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1 on page C5-389</td>
</tr>
<tr>
<td>TLBI IPAS2E1IS</td>
<td>TLBI IPAS2E1IS, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable on page C5-390</td>
</tr>
<tr>
<td>TLBI IPAS2LE1</td>
<td>TLBI IPAS2LE1, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1 on page C5-392</td>
</tr>
<tr>
<td>TLBI IPAS2LE1IS</td>
<td>TLBI IPAS2LE1IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable on page C5-393</td>
</tr>
<tr>
<td>TLBI VAAE1</td>
<td>TLBI VAAE1, TLB Invalidate by VA, All ASID, EL1 on page C5-395</td>
</tr>
<tr>
<td>TLBI VAAE1IS</td>
<td>TLBI VAAE1IS, TLB Invalidate by VA, All ASID, EL1, Inner Shareable on page C5-397</td>
</tr>
<tr>
<td>TLBI VAALE1</td>
<td>TLBI VAALE1, TLB Invalidate by VA, All ASID, Last level, EL1 on page C5-399</td>
</tr>
<tr>
<td>TLBI VAALE1IS</td>
<td>TLBI VAALE1IS, TLB Invalidate by VA, All ASID, EL1, Inner Shareable on page C5-401</td>
</tr>
<tr>
<td>TLBI VAe1</td>
<td>TLBI VAe1, TLB Invalidate by VA, EL1 on page C5-403</td>
</tr>
<tr>
<td>TLBI VAe1IS</td>
<td>TLBI VAe1IS, TLB Invalidate by VA, EL1, Inner Shareable on page C5-405</td>
</tr>
<tr>
<td>TLBI VAe2</td>
<td>TLBI VAe2, TLB Invalidate by VA, EL2 on page C5-407</td>
</tr>
<tr>
<td>TLBI VAe2IS</td>
<td>TLBI VAe2IS, TLB Invalidate by VA, EL2, Inner Shareable on page C5-409</td>
</tr>
<tr>
<td>TLBI VAe3</td>
<td>TLBI VAe3, TLB Invalidate by VA, EL3 on page C5-411</td>
</tr>
<tr>
<td>TLBI VAe3IS</td>
<td>TLBI VAe3IS, TLB Invalidate by VA, EL3, Inner Shareable on page C5-413</td>
</tr>
<tr>
<td>TLBI VAle1</td>
<td>TLBI VAle1, TLB Invalidate by VA, Last level, EL1 on page C5-415</td>
</tr>
<tr>
<td>TLBI VAle1IS</td>
<td>TLBI VAle1IS, TLB Invalidate by VA, Last level, EL1, Inner Shareable on page C5-417</td>
</tr>
<tr>
<td>TLBI VAle2</td>
<td>TLBI VAle2, TLB Invalidate by VA, Last level, EL2 on page C5-419</td>
</tr>
<tr>
<td>TLBI VAle2IS</td>
<td>TLBI VAle2IS, TLB Invalidate by VA, Last level, EL2, Inner Shareable on page C5-421</td>
</tr>
<tr>
<td>TLBI VAle3</td>
<td>TLBI VAle3, TLB Invalidate by VA, Last level, EL3 on page C5-423</td>
</tr>
<tr>
<td>TLBI VAle3IS</td>
<td>TLBI VAle3IS, TLB Invalidate by VA, Last level, EL3, Inner Shareable on page C5-425</td>
</tr>
<tr>
<td>TLBI VMALLE1</td>
<td>TLBI VMALLE1, TLB Invalidate by VMID, All at stage 1, EL1 on page C5-427</td>
</tr>
<tr>
<td>TLBI VMALLE1IS</td>
<td>TLBI VMALLE1IS, TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable on page C5-428</td>
</tr>
<tr>
<td>TLBI VMALLS12E1</td>
<td>TLBI VMALLS12E1, TLB Invalidate by VMID, All at Stage 1 and 2, EL1 on page C5-429</td>
</tr>
<tr>
<td>TLBI VMALLS12E1IS</td>
<td>TLBI VMALLS12E1IS, TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable on page C5-430</td>
</tr>
</tbody>
</table>

### K12.3.10 Base system registers

This section is an index to the registers in the functional group.
<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL1</td>
<td>ACTLR_EL1, Auxiliary Control Register (EL1) on page D7-1896</td>
</tr>
<tr>
<td>ACTLR_EL2</td>
<td>ACTLR_EL2, Auxiliary Control Register (EL2) on page D7-1897</td>
</tr>
<tr>
<td>ACTLR_EL3</td>
<td>ACTLR_EL3, Auxiliary Control Register (EL3) on page D7-1898</td>
</tr>
<tr>
<td>AFSR0_EL1</td>
<td>AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1) on page D7-1899</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2) on page D7-1900</td>
</tr>
<tr>
<td>AFSR0_EL3</td>
<td>AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3) on page D7-1901</td>
</tr>
<tr>
<td>AFSR1_EL1</td>
<td>AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1) on page D7-1902</td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2) on page D7-1903</td>
</tr>
<tr>
<td>AFSR1_EL3</td>
<td>AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3) on page D7-1904</td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>CPACR_EL1, Architectural Feature Access Control Register on page D7-1916</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>CPTR_EL2, Architectural Feature Trap Register (EL2) on page D7-1918</td>
</tr>
<tr>
<td>CPTR_EL3</td>
<td>CPTR_EL3, Architectural Feature Trap Register (EL3) on page D7-1920</td>
</tr>
<tr>
<td>CurrentEL</td>
<td>CurrentEL, Current Exception Level on page C5-294</td>
</tr>
<tr>
<td>DAIF</td>
<td>DAIF, Interrupt Mask Bits on page C5-296</td>
</tr>
<tr>
<td>ESR_EL1</td>
<td>ESR_EL1, Exception Syndrome Register (EL1) on page D7-1930</td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>ESR_EL2, Exception Syndrome Register (EL2) on page D7-1931</td>
</tr>
<tr>
<td>ESR_EL3</td>
<td>ESR_EL3, Exception Syndrome Register (EL3) on page D7-1932</td>
</tr>
<tr>
<td>ESR_ELx</td>
<td>ESR_ELx, Exception Syndrome Register (ELx) on page D7-1933</td>
</tr>
<tr>
<td>FAR_EL1</td>
<td>FAR_EL1, Fault Address Register (EL1) on page D7-1965</td>
</tr>
<tr>
<td>FAR_EL2</td>
<td>FAR_EL2, Fault Address Register (EL2) on page D7-1967</td>
</tr>
<tr>
<td>FAR_EL3</td>
<td>FAR_EL3, Fault Address Register (EL3) on page D7-1969</td>
</tr>
<tr>
<td>FPEXC32_EL2</td>
<td>FPEXC32_EL2, Floating-Point Exception Control register on page D7-1971</td>
</tr>
<tr>
<td>HACR_EL2</td>
<td>HACR_EL2, Hypervisor Auxiliary Control Register on page D7-1976</td>
</tr>
<tr>
<td>HCR_EL2</td>
<td>HCR_EL2, Hypervisor Configuration Register on page D7-1977</td>
</tr>
<tr>
<td>HPFAR_EL2</td>
<td>HPFAR_EL2, Hypervisor IPA Fault Address Register on page D7-1989</td>
</tr>
<tr>
<td>HSTR_EL2</td>
<td>HSTR_EL2, Hypervisor System Trap Register on page D7-1991</td>
</tr>
<tr>
<td>IFSR32_EL2</td>
<td>IFSR32_EL2, Instruction Fault Status Register (EL2) on page D7-2051</td>
</tr>
<tr>
<td>ISR_EL1</td>
<td>ISR_EL1, Interrupt Status Register on page D7-2055</td>
</tr>
<tr>
<td>NZCV</td>
<td>NZCV, Condition Flags on page C5-311</td>
</tr>
<tr>
<td>PAR_EL1</td>
<td>PAR_EL1, Physical Address Register on page D7-2075</td>
</tr>
<tr>
<td>RMR_EL1</td>
<td>RMR_EL1, Reset Management Register (if EL2 and EL3 not implemented) on page D7-2080</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>RMR_EL2</td>
<td>RMR_EL2, Reset Management Register (if EL2 implemented and EL3 not implemented) on page D7-2082</td>
</tr>
<tr>
<td>RMR_EL3</td>
<td>RMR_EL3, Reset Management Register (if EL3 implemented) on page D7-2084</td>
</tr>
<tr>
<td>RVBAR_EL1</td>
<td>RVBAR_EL1, Reset Vector Base Address Register (if EL2 and EL3 not implemented) on page D7-2086</td>
</tr>
<tr>
<td>RVBAR_EL2</td>
<td>RVBAR_EL2, Reset Vector Base Address Register (if EL3 not implemented) on page D7-2087</td>
</tr>
<tr>
<td>RVBAR_EL3</td>
<td>RVBAR_EL3, Reset Vector Base Address Register (if EL3 implemented) on page D7-2088</td>
</tr>
<tr>
<td>S3_&lt;op1&gt;<em>&lt;Cn&gt;</em>&lt;Cm&gt;_&lt;op2&gt;</td>
<td>S3_&lt;op1&gt;<em>&lt;Cn&gt;</em>&lt;Cm&gt;_&lt;op2&gt;, IMPLEMENTATION DEFINED registers on page D7-2089</td>
</tr>
<tr>
<td>SCR_EL3</td>
<td>SCR_EL3, Secure Configuration Register on page D7-2090</td>
</tr>
<tr>
<td>SCTLR_EL1</td>
<td>SCTLR_EL1, System Control Register (EL1) on page D7-2094</td>
</tr>
<tr>
<td>SCTLR_EL2</td>
<td>SCTLR_EL2, System Control Register (EL2) on page D7-2101</td>
</tr>
<tr>
<td>SCTLR_EL3</td>
<td>SCTLR_EL3, System Control Register (EL3) on page D7-2105</td>
</tr>
<tr>
<td>SP Sel</td>
<td>SP Sel, Stack Pointer Select on page C5-319</td>
</tr>
<tr>
<td>TPIDR_EL0</td>
<td>TPIDR_EL0, EL0 Read/Write Software Thread ID Register on page D7-2120</td>
</tr>
<tr>
<td>TPIDR_EL1</td>
<td>TPIDR_EL1, EL1 Software Thread ID Register on page D7-2121</td>
</tr>
<tr>
<td>TPIDR_EL2</td>
<td>TPIDR_EL2, EL2 Software Thread ID Register on page D7-2122</td>
</tr>
<tr>
<td>TPIDR_EL3</td>
<td>TPIDR_EL3, EL3 Software Thread ID Register on page D7-2123</td>
</tr>
<tr>
<td>TPIDRRO_EL0</td>
<td>TPIDRRO_EL0, EL0 Read-Only Software Thread ID Register on page D7-2124</td>
</tr>
<tr>
<td>VBAR_EL1</td>
<td>VBAR_EL1, Vector Base Address Register (EL1) on page D7-2133</td>
</tr>
<tr>
<td>VBAR_EL2</td>
<td>VBAR_EL2, Vector Base Address Register (EL2) on page D7-2135</td>
</tr>
<tr>
<td>VBAR_EL3</td>
<td>VBAR_EL3, Vector Base Address Register (EL3) on page D7-2137</td>
</tr>
</tbody>
</table>
## K12.4 Alphabetical index of AArch32 registers and system instructions

This section is an index of AArch32 registers and system instructions in alphabetical order.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR</td>
<td>ACTLR, Auxiliary Control Register on page G6-4232</td>
</tr>
<tr>
<td>ACTLR2</td>
<td>ACTLR2, Auxiliary Control Register 2 on page G6-4234</td>
</tr>
<tr>
<td>ADFSR</td>
<td>ADFSR, Auxiliary Data Fault Status Register on page G6-4236</td>
</tr>
<tr>
<td>AIDR</td>
<td>AIDR, Auxiliary ID Register on page G6-4238</td>
</tr>
<tr>
<td>AIFS R</td>
<td>AIFS R, Auxiliary Instruction Fault Status Register on page G6-4240</td>
</tr>
<tr>
<td>AMAIR0</td>
<td>AMAIR0, Auxiliary Memory Attribute Indirection Register 0 on page G6-4242</td>
</tr>
<tr>
<td>AMAIR1</td>
<td>AMAIR1, Auxiliary Memory Attribute Indirection Register 1 on page G6-4244</td>
</tr>
<tr>
<td>APSR</td>
<td>APSR, Application Program Status Register on page G6-4246</td>
</tr>
<tr>
<td>ATS12NSOPR</td>
<td>ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read on page G6-4248</td>
</tr>
<tr>
<td>ATS12NSOPW</td>
<td>ATS12NSOPW, Address Translate Stages 1 and 2 Non-secure Only PL1 Write on page G6-4250</td>
</tr>
<tr>
<td>ATS12NSOUR</td>
<td>ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read on page G6-4252</td>
</tr>
<tr>
<td>ATS12NSOUW</td>
<td>ATS12NSOUW, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write on page G6-4254</td>
</tr>
<tr>
<td>ATS1CP R</td>
<td>ATS1CP R, Address Translate Stage 1 Current state PL1 Read on page G6-4256</td>
</tr>
<tr>
<td>ATS1CPW</td>
<td>ATS1CPW, Address Translate Stage 1 Current state PL1 Write on page G6-4258</td>
</tr>
<tr>
<td>ATS1CUR</td>
<td>ATS1CUR, Address Translate Stage 1 Current state Unprivileged Read on page G6-4260</td>
</tr>
<tr>
<td>ATS1CUW</td>
<td>ATS1CUW, Address Translate Stage 1 Current state Unprivileged Write on page G6-4262</td>
</tr>
<tr>
<td>ATS1HR</td>
<td>ATS1HR, Address Translate Stage 1 Hyp mode Read on page G6-4264</td>
</tr>
<tr>
<td>ATS1HW</td>
<td>ATS1HW, Address Translate Stage 1 Hyp mode Write on page G6-4266</td>
</tr>
<tr>
<td>BPIALL</td>
<td>BPIALL, Branch Predictor Invalidate All on page G6-4268</td>
</tr>
<tr>
<td>BPIALLIS</td>
<td>BPIALLIS, Branch Predictor Invalidate All, Inner Shareable on page G6-4269</td>
</tr>
<tr>
<td>BPIMVA</td>
<td>BPIMVA, Branch Predictor Invalidate by VA on page G6-4270</td>
</tr>
<tr>
<td>CCSIDR</td>
<td>CCSIDR, Current Cache Size ID Register on page G6-4272</td>
</tr>
<tr>
<td>CLIDR</td>
<td>CLIDR, Cache Level ID Register on page G6-4274</td>
</tr>
<tr>
<td>CNTFR Q</td>
<td>CNTFR Q, Counter-timer Frequency register on page G6-4804</td>
</tr>
<tr>
<td>CNTHCTL</td>
<td>CNTHCTL, Counter-timer Hyp Control register on page G6-4806</td>
</tr>
<tr>
<td>CNTHP_CTL</td>
<td>CNTHP_CTL, Counter-timer Hyp Physical Timer Control register on page G6-4808</td>
</tr>
<tr>
<td>CNTHP_CVAL</td>
<td>CNTHP_CVAL, Counter-timer Hyp Physical CompareValue register on page G6-4810</td>
</tr>
<tr>
<td>CNTHP_TVAL</td>
<td>CNTHP_TVAL, Counter-timer Hyp Physical Timer Value register on page G6-4812</td>
</tr>
<tr>
<td>CNTKCTL</td>
<td>CNTKCTL, Counter-timer Kernel Control register on page G6-4814</td>
</tr>
</tbody>
</table>
### Table K12-16 Alphabetical index of AArch32 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTP_CTL</td>
<td>CNTP_CTL, Counter-timer Physical Timer Control register on page G6-4817</td>
</tr>
<tr>
<td>CNTP_CVAL</td>
<td>CNTP_CVAL, Counter-timer Physical Timer CompareValue register on page G6-4820</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>CNTP_TVAL, Counter-timer Physical Timer Value register on page G6-4822</td>
</tr>
<tr>
<td>CNTPCT</td>
<td>CNTPCT, Counter-timer Physical Count register on page G6-4824</td>
</tr>
<tr>
<td>CNTV_CTL</td>
<td>CNTV_CTL, Counter-timer Virtual Timer Control register on page G6-4826</td>
</tr>
<tr>
<td>CNTV_CVAL</td>
<td>CNTV_CVAL, Counter-timer Virtual Timer CompareValue register on page G6-4828</td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>CNTV_TVAL, Counter-timer Virtual Timer Value register on page G6-4830</td>
</tr>
<tr>
<td>CNTVCT</td>
<td>CNTVCT, Counter-timer Virtual Count register on page G6-4832</td>
</tr>
<tr>
<td>CNTVOFF</td>
<td>CNTVOFF, Counter-timer Virtual Offset register on page G6-4834</td>
</tr>
<tr>
<td>CONTEXTIDR</td>
<td>CONTEXTIDR, Context ID Register on page G6-4276</td>
</tr>
<tr>
<td>CP15DMB</td>
<td>CP15DMB, Data Memory Barrier System instruction on page G6-4278</td>
</tr>
<tr>
<td>CP15DSB</td>
<td>CP15DSB, Data Synchronization Barrier System instruction on page G6-4280</td>
</tr>
<tr>
<td>CP15ISB</td>
<td>CP15ISB, Instruction Synchronization Barrier System instruction on page G6-4282</td>
</tr>
<tr>
<td>CPACR</td>
<td>CPACR, Architectural Feature Access Control Register on page G6-4284</td>
</tr>
<tr>
<td>CPSR</td>
<td>CPSR, Current Program Status Register on page G6-4288</td>
</tr>
<tr>
<td>CSSELR</td>
<td>CSSELR, Cache Size Selection Register on page G6-4291</td>
</tr>
<tr>
<td>CTR</td>
<td>CTR, Cache Type Register on page G6-4293</td>
</tr>
<tr>
<td>DACR</td>
<td>DACR, Domain Access Control Register on page G6-4296</td>
</tr>
<tr>
<td>DBGAUTHSTATUS</td>
<td>DBGAUTHSTATUS, Debug Authentication Status register on page G6-4669</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;</td>
<td>DBGBCR&lt;n&gt;, Debug Breakpoint Control Registers, n = 0 - 15 on page G6-4672</td>
</tr>
<tr>
<td>DBGBV&lt;n&gt;</td>
<td>DBGBV&lt;n&gt;, Debug Breakpoint Value Registers, n = 0 - 15 on page G6-4676</td>
</tr>
<tr>
<td>DBGBXVR&lt;n&gt;</td>
<td>DBGBXVR&lt;n&gt;, Debug Breakpoint Extended Value Registers, n = 0 - 15 on page G6-4679</td>
</tr>
<tr>
<td>DBGCLAIMCLR</td>
<td>DBGCLAIMCLR, Debug Claim Tag Clear register on page G6-4681</td>
</tr>
<tr>
<td>DBGCLAIMSET</td>
<td>DBGCLAIMSET, Debug Claim Tag Set register on page G6-4683</td>
</tr>
<tr>
<td>DBGDCINT</td>
<td>DBGDCINT, DCC Interrupt Enable Register on page G6-4685</td>
</tr>
<tr>
<td>DBGDEVID</td>
<td>DBGDEVID, Debug Device ID register 0 on page G6-4687</td>
</tr>
<tr>
<td>DBGDEVID1</td>
<td>DBGDEVID1, Debug Device ID register 1 on page G6-4690</td>
</tr>
<tr>
<td>DBGDEVID2</td>
<td>DBGDEVID2, Debug Device ID register 2 on page G6-4692</td>
</tr>
<tr>
<td>DBGIDR</td>
<td>DBGIDR, Debug ID Register on page G6-4694</td>
</tr>
<tr>
<td>DBGDRAR</td>
<td>DBGDRAR, Debug ROM Address Register on page G6-4697</td>
</tr>
<tr>
<td>DBGDSAR</td>
<td>DBGDSAR, Debug Self Address Register on page G6-4700</td>
</tr>
<tr>
<td>DBGDSCRext</td>
<td>DBGDSCRext, Debug Status and Control Register; External View on page G6-4702</td>
</tr>
</tbody>
</table>
## Table K12-16 Alphabetical index of AArch32 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGDSCRint</td>
<td>DBGDSCRint, Debug Status and Control Register, Internal View on page G6-4707</td>
</tr>
<tr>
<td>DBGDTRRXext</td>
<td>DBGDTRRXext, Debug OS Lock Data Transfer Register, Receive, External View on page G6-4710</td>
</tr>
<tr>
<td>DBGDTRRXint</td>
<td>DBGDTRRXint, Debug Data Transfer Register, Receive on page G6-4712</td>
</tr>
<tr>
<td>DBGDTRTXext</td>
<td>DBGDTRTXext, Debug OS Lock Data Transfer Register, Transmit on page G6-4714</td>
</tr>
<tr>
<td>DBGDTRTXint</td>
<td>DBGDTRTXint, Debug Data Transfer Register, Transmit on page G6-4716</td>
</tr>
<tr>
<td>DBGOSDLR</td>
<td>DBGOSDLR, Debug OS Double Lock Register on page G6-4718</td>
</tr>
<tr>
<td>DBGOSECCR</td>
<td>DBGOSECCR, Debug OS Lock Exception Catch Control Register on page G6-4720</td>
</tr>
<tr>
<td>DBGOSLAR</td>
<td>DBGOSLAR, Debug OS Lock Access Register on page G6-4722</td>
</tr>
<tr>
<td>DBGOSLSR</td>
<td>DBGOSLSR, Debug OS Lock Status Register on page G6-4724</td>
</tr>
<tr>
<td>DBGPRCR</td>
<td>DBGPRCR, Debug Power Control Register on page G6-4726</td>
</tr>
<tr>
<td>DBGVCR</td>
<td>DBGVCR, Debug Vector Catch Register on page G6-4728</td>
</tr>
<tr>
<td>DBGWCR&lt;n&gt;</td>
<td>DBGWCR&lt;n&gt;, Debug Watchpoint Control Registers, n = 0 - 15 on page G6-4735</td>
</tr>
<tr>
<td>DBGWEAR</td>
<td>DBGWEAR, Debug Watchpoint Fault Address Register on page G6-4739</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;</td>
<td>DBGWVR&lt;n&gt;, Debug Watchpoint Value Registers, n = 0 - 15 on page G6-4741</td>
</tr>
<tr>
<td>DCCIMVAC</td>
<td>DCCIMVAC, Data Cache line Clean and Invalidate by VA to PoC on page G6-4298</td>
</tr>
<tr>
<td>DCCSW</td>
<td>DCCSW, Data Cache line Clean and Invalidate by Set/Way on page G6-4300</td>
</tr>
<tr>
<td>DCCMVAC</td>
<td>DCCMVAC, Data Cache line Clean by VA to PoC on page G6-4302</td>
</tr>
<tr>
<td>DCCMVAU</td>
<td>DCCMVAU, Data Cache line Clean by VA to PoU on page G6-4304</td>
</tr>
<tr>
<td>DCSSW</td>
<td>DCSSW, Data Cache line Clean by Set/Way on page G6-4306</td>
</tr>
<tr>
<td>DCIMVAC</td>
<td>DCIMVAC, Data Cache line Invalidate by VA to PoC on page G6-4308</td>
</tr>
<tr>
<td>DCISW</td>
<td>DCISW, Data Cache line Invalidate by Set/Way on page G6-4310</td>
</tr>
<tr>
<td>DFAR</td>
<td>DFAR, Data Fault Address Register on page G6-4312</td>
</tr>
<tr>
<td>DFSR</td>
<td>DFSR, Data Fault Status Register on page G6-4314</td>
</tr>
<tr>
<td>DLR</td>
<td>DLR, Debug Link Register on page G6-4743</td>
</tr>
<tr>
<td>DSPSR</td>
<td>DSPSR, Debug Saved Program Status Register on page G6-4745</td>
</tr>
<tr>
<td>DTLBIALL</td>
<td>DTLBIALL, Data TLB Invalidate All on page G6-4320</td>
</tr>
<tr>
<td>DTLBIASID</td>
<td>DTLBIASID, Data TLB Invalidate by ASID match on page G6-4322</td>
</tr>
<tr>
<td>DTLBIMVA</td>
<td>DTLBIMVA, Data TLB Invalidate by VA on page G6-4324</td>
</tr>
<tr>
<td>ELR_hyp</td>
<td>ELR_hyp, Exception Link Register (Hyp mode) on page G6-4326</td>
</tr>
<tr>
<td>FCSEIDR</td>
<td>FCSEIDR, FCSE Process ID register on page G6-4328</td>
</tr>
<tr>
<td>FPEXC</td>
<td>FPEXC, Floating-Point Exception Control register on page G6-4330</td>
</tr>
<tr>
<td>FPSCR</td>
<td>FPSCR, Floating-Point Status and Control Register on page G6-4335</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>-----------</td>
<td>------------------</td>
</tr>
<tr>
<td>FPSID</td>
<td>FPSID, Floating-Point System ID register on page G6-4341</td>
</tr>
<tr>
<td>HACR</td>
<td>HACR, Hyp Auxiliary Configuration Register on page G6-4344</td>
</tr>
<tr>
<td>HACTLR</td>
<td>HACTLR, Hyp Auxiliary Control Register on page G6-4346</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>HACTLR2, Hyp Auxiliary Control Register 2 on page G6-4348</td>
</tr>
<tr>
<td>HADFSR</td>
<td>HADFSR, Hyp Auxiliary Data Fault Status Register on page G6-4350</td>
</tr>
<tr>
<td>HAIFSR</td>
<td>HAIFSR, Hyp Auxiliary Instruction Fault Status Register on page G6-4352</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page G6-4354</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page G6-4356</td>
</tr>
<tr>
<td>HCPTR</td>
<td>HCPTR, Hyp Architectural Feature Trap Register on page G6-4358</td>
</tr>
<tr>
<td>HCR</td>
<td>HCR, Hyp Configuration Register on page G6-4362</td>
</tr>
<tr>
<td>HCR2</td>
<td>HCR2, Hyp Configuration Register 2 on page G6-4372</td>
</tr>
<tr>
<td>HDCR</td>
<td>HDCR, Hyp Debug Control Register on page G6-4749</td>
</tr>
<tr>
<td>HDFAR</td>
<td>HDFAR, Hyp Data Fault Address Register on page G6-4374</td>
</tr>
<tr>
<td>HIFAR</td>
<td>HIFAR, Hyp Instruction Fault Address Register on page G6-4376</td>
</tr>
<tr>
<td>HMAIR0</td>
<td>HMAIR0, Hyp Memory Attribute Indirection Register 0 on page G6-4378</td>
</tr>
<tr>
<td>HMAIR1</td>
<td>HMAIR1, Hyp Memory Attribute Indirection Register 1 on page G6-4381</td>
</tr>
<tr>
<td>HPFAR</td>
<td>HPFAR, Hyp IPA Fault Address Register on page G6-4384</td>
</tr>
<tr>
<td>HRMR</td>
<td>HRMR, Hyp Reset Management Register on page G6-4386</td>
</tr>
<tr>
<td>HSCTLR</td>
<td>HSCTLR, Hyp System Control Register on page G6-4388</td>
</tr>
<tr>
<td>HSR</td>
<td>HSR, Hyp Syndrome Register on page G6-4393</td>
</tr>
<tr>
<td>HSTR</td>
<td>HSTR, Hyp System Trap Register on page G6-4413</td>
</tr>
<tr>
<td>HTCR</td>
<td>HTCR, Hyp Translation Control Register on page G6-4415</td>
</tr>
<tr>
<td>HTPIDR</td>
<td>HTPIDR, Hyp Software Thread ID Register on page G6-4418</td>
</tr>
<tr>
<td>HTTBR</td>
<td>HTTBR, Hyp Translation Table Base Register on page G6-4420</td>
</tr>
<tr>
<td>HVBAR</td>
<td>HVBAR, Hyp Vector Base Address Register on page G6-4422</td>
</tr>
<tr>
<td>ICIALLU</td>
<td>ICIALLU, Instruction Cache Invalidate All to PoU on page G6-4424</td>
</tr>
<tr>
<td>ICIALLUIS</td>
<td>ICIALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable on page G6-4426</td>
</tr>
<tr>
<td>ICIMVAU</td>
<td>ICIMVAU, Instruction Cache line Invalidate by VA to PoU on page G6-4428</td>
</tr>
<tr>
<td>ID_AFR0</td>
<td>ID_AFR0, Auxiliary Feature Register 0 on page G6-4430</td>
</tr>
<tr>
<td>ID_DFR0</td>
<td>ID_DFR0, Debug Feature Register 0 on page G6-4432</td>
</tr>
<tr>
<td>ID_ISAR0</td>
<td>ID_ISAR0, Instruction Set Attribute Register 0 on page G6-4435</td>
</tr>
<tr>
<td>ID_ISAR1</td>
<td>ID_ISAR1, Instruction Set Attribute Register 1 on page G6-4438</td>
</tr>
</tbody>
</table>
## Appendix K12 Registers Index

### K12.4 Alphabetical index of AArch32 registers and system instructions

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID_ISAR2</td>
<td><em>ID_ISAR2, Instruction Set Attribute Register 2 on page G6-4441</em></td>
</tr>
<tr>
<td>ID_ISAR3</td>
<td><em>ID_ISAR3, Instruction Set Attribute Register 3 on page G6-4444</em></td>
</tr>
<tr>
<td>ID_ISAR4</td>
<td><em>ID_ISAR4, Instruction Set Attribute Register 4 on page G6-4447</em></td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td><em>ID_ISAR5, Instruction Set Attribute Register 5 on page G6-4450</em></td>
</tr>
<tr>
<td>ID_MMFR0</td>
<td><em>ID_MMFR0, Memory Model Feature Register 0 on page G6-4452</em></td>
</tr>
<tr>
<td>ID_MMFR1</td>
<td><em>ID_MMFR1, Memory Model Feature Register 1 on page G6-4455</em></td>
</tr>
<tr>
<td>ID_MMFR2</td>
<td><em>ID_MMFR2, Memory Model Feature Register 2 on page G6-4459</em></td>
</tr>
<tr>
<td>ID_MMFR3</td>
<td><em>ID_MMFR3, Memory Model Feature Register 3 on page G6-4463</em></td>
</tr>
<tr>
<td>ID_MMFR4</td>
<td><em>ID_MMFR4, Memory Model Feature Register 4 on page G6-4466</em></td>
</tr>
<tr>
<td>ID_PFR0</td>
<td><em>ID_PFR0, Processor Feature Register 0 on page G6-4468</em></td>
</tr>
<tr>
<td>ID_PFR1</td>
<td><em>ID_PFR1, Processor Feature Register 1 on page G6-4470</em></td>
</tr>
<tr>
<td>IFAR</td>
<td><em>IFAR, Instruction Fault Address Register on page G6-4474</em></td>
</tr>
<tr>
<td>IFSR</td>
<td><em>IFSR, Instruction Fault Status Register on page G6-4476</em></td>
</tr>
<tr>
<td>ISR</td>
<td><em>ISR, Interrupt Status Register on page G6-4481</em></td>
</tr>
<tr>
<td>ITLBIALL</td>
<td><em>ITLBIALL, Instruction TLB Invalidate All on page G6-4483</em></td>
</tr>
<tr>
<td>ITLBIA SID</td>
<td><em>ITLBIA SID, Instruction TLB Invalidate by ASID match on page G6-4485</em></td>
</tr>
<tr>
<td>ITLBIMVA</td>
<td><em>ITLBIMVA, Instruction TLB Invalidate by VA on page G6-4487</em></td>
</tr>
<tr>
<td>JIDR</td>
<td><em>JIDR, Jazelle ID Register on page G6-4489</em></td>
</tr>
<tr>
<td>JMCR</td>
<td><em>JMCR, Jazelle Main Configuration Register on page G6-4491</em></td>
</tr>
<tr>
<td>JOSCR</td>
<td><em>JOSCR, Jazelle OS Control Register on page G6-4493</em></td>
</tr>
<tr>
<td>MAIR0</td>
<td><em>MAIR0, Memory Attribute Indirection Register 0 on page G6-4495</em></td>
</tr>
<tr>
<td>MAIR1</td>
<td><em>MAIR1, Memory Attribute Indirection Register 1 on page G6-4498</em></td>
</tr>
<tr>
<td>MIDR</td>
<td><em>MIDR, Main ID Register on page G6-4501</em></td>
</tr>
<tr>
<td>MPIDR</td>
<td><em>MPIDR, Multiprocessor Affinity Register on page G6-4504</em></td>
</tr>
<tr>
<td>MVBAR</td>
<td><em>MVBAR, Monitor Vector Base Address Register on page G6-4506</em></td>
</tr>
<tr>
<td>MVFR0</td>
<td><em>MVFR0, Media and VFP Feature Register 0 on page G6-4508</em></td>
</tr>
<tr>
<td>MVFR1</td>
<td><em>MVFR1, Media and VFP Feature Register 1 on page G6-4512</em></td>
</tr>
<tr>
<td>MVFR2</td>
<td><em>MVFR2, Media and VFP Feature Register 2 on page G6-4515</em></td>
</tr>
<tr>
<td>NMRR</td>
<td><em>NMRR, Normal Memory Remap Register on page G6-4517</em></td>
</tr>
<tr>
<td>NSACR</td>
<td><em>NSACR, Non-Secure Access Control Register on page G6-4520</em></td>
</tr>
<tr>
<td>PAR</td>
<td><em>PAR, Physical Address Register on page G6-4524</em></td>
</tr>
<tr>
<td>PMCCFILTR</td>
<td><em>PMCCFILTR, Performance Monitors Cycle Count Filter Register on page G6-4759</em></td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>-------------------</td>
<td>-----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>PMCCNTR</td>
<td>PMCCNTR, Performance Monitors Cycle Count Register on page G6-4762</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>PMCEID0, Performance Monitors Common Event Identification register 0 on page G6-4765</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>PMCEID1, Performance Monitors Common Event Identification register 1 on page G6-4767</td>
</tr>
<tr>
<td>PMCNTENCLR</td>
<td>PMCNTENCLR, Performance Monitors Count Enable Clear register on page G6-4769</td>
</tr>
<tr>
<td>PMCCTENSET</td>
<td>PMCCTENSET, Performance Monitors Count Enable Set register on page G6-4771</td>
</tr>
<tr>
<td>PMCR</td>
<td>PMCR, Performance Monitors Control Register on page G6-4773</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;</td>
<td>PMEVCNTR&lt;n&gt;, Performance Monitors Event Count Registers, n = 0 - 30 on page G6-4777</td>
</tr>
<tr>
<td>PMEVTYPER&lt;n&gt;</td>
<td>PMEVTYPER&lt;n&gt;, Performance Monitors Event Type Registers, n = 0 - 30 on page G6-4779</td>
</tr>
<tr>
<td>PMINTENCLR</td>
<td>PMINTENCLR, Performance Monitors Interrupt Enable Clear register on page G6-4783</td>
</tr>
<tr>
<td>PMINTENSET</td>
<td>PMINTENSET, Performance Monitors Interrupt Enable Set register on page G6-4785</td>
</tr>
<tr>
<td>PMOVSER</td>
<td>PMOVSER, Performance Monitors Overflow Flag Status Register on page G6-4787</td>
</tr>
<tr>
<td>PMOVSSSET</td>
<td>PMOVSSSET, Performance Monitors Overflow Flag Status Set register on page G6-4789</td>
</tr>
<tr>
<td>PMSELR</td>
<td>PMSELR, Performance Monitors Event Counter Selection Register on page G6-4791</td>
</tr>
<tr>
<td>PMSWINC</td>
<td>PMSWINC, Performance Monitors Software Increment register on page G6-4794</td>
</tr>
<tr>
<td>PMUSERENR</td>
<td>PMUSERENR, Performance Monitors User Enable Register on page G6-4796</td>
</tr>
<tr>
<td>PMXEVCNTR</td>
<td>PMXEVCNTR, Performance Monitors Selected Event Count Register on page G6-4799</td>
</tr>
<tr>
<td>PMXEVTPYPER</td>
<td>PMXEVTPYPER, Performance Monitors Selected Event Type Register on page G6-4801</td>
</tr>
<tr>
<td>PRRR</td>
<td>PRRR, Primary Region Remap Register on page G6-4531</td>
</tr>
<tr>
<td>REVIDR</td>
<td>REVIDR, Revision ID Register on page G6-4534</td>
</tr>
<tr>
<td>RMR (at EL1)</td>
<td>RMR (at EL1), Reset Management Register on page G6-4536</td>
</tr>
<tr>
<td>RMR (at EL3)</td>
<td>RMR (at EL3), Reset Management Register on page G6-4538</td>
</tr>
<tr>
<td>RVBAR</td>
<td>RVBAR, Reset Vector Base Address Register on page G6-4540</td>
</tr>
<tr>
<td>SCR</td>
<td>SCR, Secure Configuration Register on page G6-4542</td>
</tr>
<tr>
<td>SCTLR</td>
<td>SCTLR, System Control Register on page G6-4547</td>
</tr>
<tr>
<td>SDCR</td>
<td>SDCR, Secure Debug Control Register on page G6-4753</td>
</tr>
<tr>
<td>SDER</td>
<td>SDER, Secure Debug Enable Register on page G6-4756</td>
</tr>
<tr>
<td>SPSR</td>
<td>SPSR, Saved Program Status Register on page G6-4554</td>
</tr>
<tr>
<td>SPSR_abt</td>
<td>SPSR_abt, Saved Program Status Register (Abort mode) on page G6-4557</td>
</tr>
<tr>
<td>SPSR_fiq</td>
<td>SPSR_fiq, Saved Program Status Register (FIQ mode) on page G6-4561</td>
</tr>
<tr>
<td>SPSR_hyp</td>
<td>SPSR_hyp, Saved Program Status Register (Hyp mode) on page G6-4565</td>
</tr>
<tr>
<td>SPSR_irq</td>
<td>SPSR_irq, Saved Program Status Register (IRQ mode) on page G6-4569</td>
</tr>
<tr>
<td>SPSR_mon</td>
<td>SPSR_mon, Saved Program Status Register (Monitor mode) on page G6-4573</td>
</tr>
</tbody>
</table>
## Table K12-16 Alphabetical index of AArch32 Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPSR_svc</td>
<td>SPSR_svc, Saved Program Status Register (Supervisor mode) on page G6-4577</td>
</tr>
<tr>
<td>SPSR_und</td>
<td>SPSR_und, Saved Program Status Register (Undefined mode) on page G6-4581</td>
</tr>
<tr>
<td>TCMTR</td>
<td>TCMTR, TCM Type Register on page G6-4585</td>
</tr>
<tr>
<td>TLBIALL</td>
<td>TLBIALL, TLB Invalidate All on page G6-4587</td>
</tr>
<tr>
<td>TLBIALLH</td>
<td>TLBIALLH, TLB Invalidate All, Hyp mode on page G6-4589</td>
</tr>
<tr>
<td>TLBIALLHIS</td>
<td>TLBIALLHIS, TLB Invalidate All, Hyp mode, Inner Shareable on page G6-4591</td>
</tr>
<tr>
<td>TLBIALLIS</td>
<td>TLBIALLIS, TLB Invalidate All, Inner Shareable on page G6-4593</td>
</tr>
<tr>
<td>TLBIALLNSNH</td>
<td>TLBIALLNSNH, TLB Invalidate All, Non-Secure Non-Hyp on page G6-4595</td>
</tr>
<tr>
<td>TLBIALLNSNHIS</td>
<td>TLBIALLNSNHIS, TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable on page G6-4597</td>
</tr>
<tr>
<td>TLBIASID</td>
<td>TLBIASID, TLB Invalidate by ASID match on page G6-4599</td>
</tr>
<tr>
<td>TLBIASIDIS</td>
<td>TLBIASIDIS, TLB Invalidate by ASID match, Inner Shareable on page G6-4601</td>
</tr>
<tr>
<td>TLBIIPAS2</td>
<td>TLBIIPAS2, TLB Invalidate by Intermediate Physical Address, Stage 2 on page G6-4603</td>
</tr>
<tr>
<td>TLBIIPAS2IS</td>
<td>TLBIIPAS2IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable on page G6-4605</td>
</tr>
<tr>
<td>TLBIIPAS2L</td>
<td>TLBIIPAS2L, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level on page G6-4607</td>
</tr>
<tr>
<td>TLBIIPAS2LIS</td>
<td>TLBIIPAS2LIS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable on page G6-4609</td>
</tr>
<tr>
<td>TLBIMVA</td>
<td>TLBIMVA, TLB Invalidate by VA on page G6-4611</td>
</tr>
<tr>
<td>TLBIMVAA</td>
<td>TLBIMVAA, TLB Invalidate by VA, All ASID on page G6-4613</td>
</tr>
<tr>
<td>TLBIMVAAIS</td>
<td>TLBIMVAAIS, TLB Invalidate by VA, All ASID, Inner Shareable on page G6-4615</td>
</tr>
<tr>
<td>TLBIMVAAL</td>
<td>TLBIMVAAL, TLB Invalidate by VA, All ASID, Last level on page G6-4617</td>
</tr>
<tr>
<td>TLBIMVAALIS</td>
<td>TLBIMVAALIS, TLB Invalidate by VA, All ASID, Last level, Inner Shareable on page G6-4619</td>
</tr>
<tr>
<td>TLBIMVAH</td>
<td>TLBIMVAH, TLB Invalidate by VA, Hyp mode on page G6-4621</td>
</tr>
<tr>
<td>TLBIMVAHIS</td>
<td>TLBIMVAHIS, TLB Invalidate by VA, Hyp mode, Inner Shareable on page G6-4623</td>
</tr>
<tr>
<td>TLBIMVAIS</td>
<td>TLBIMVAIS, TLB Invalidate by VA, Inner Shareable on page G6-4625</td>
</tr>
<tr>
<td>TLBIMVAL</td>
<td>TLBIMVAL, TLB Invalidate by VA, Last level on page G6-4627</td>
</tr>
<tr>
<td>TLBIMVALH</td>
<td>TLBIMVALH, TLB Invalidate by VA, Last level, Hyp mode on page G6-4629</td>
</tr>
<tr>
<td>TLBIMVALHIS</td>
<td>TLBIMVALHIS, TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable on page G6-4631</td>
</tr>
<tr>
<td>TLBIMVALIS</td>
<td>TLBIMVALIS, TLB Invalidate by VA, Last level, Inner Shareable on page G6-4633</td>
</tr>
<tr>
<td>TLBTR</td>
<td>TLBTR, TLB Type Register on page G6-4635</td>
</tr>
<tr>
<td>TPIDRPRW</td>
<td>TPIDRPRW, PL1 Software Thread ID Register on page G6-4637</td>
</tr>
<tr>
<td>TPIDRUDO</td>
<td>TPIDRUDO, PL0 Read-Only Software Thread ID Register on page G6-4639</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>TPIDRURW</td>
<td>TPIDRURW, PL0 Read/Write Software Thread ID Register on page G6-4641</td>
</tr>
<tr>
<td>TTBCR</td>
<td>TTBCR, Translation Table Base Control Register on page G6-4643</td>
</tr>
<tr>
<td>TTBR0</td>
<td>TTBR0, Translation Table Base Register 0 on page G6-4648</td>
</tr>
<tr>
<td>TTBR1</td>
<td>TTBR1, Translation Table Base Register 1 on page G6-4652</td>
</tr>
<tr>
<td>VBAR</td>
<td>VBAR, Vector Base Address Register on page G6-4656</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>VMPIDR, Virtualization Multiprocessor ID Register on page G6-4658</td>
</tr>
<tr>
<td>VPIDR</td>
<td>VPIDR, Virtualization Processor ID Register on page G6-4660</td>
</tr>
<tr>
<td>VTCR</td>
<td>VTCR, Virtualization Translation Control Register on page G6-4663</td>
</tr>
<tr>
<td>VTTBR</td>
<td>VTTBR, Virtualization Translation Table Base Register on page G6-4666</td>
</tr>
</tbody>
</table>
K12.5 Functional index of AArch32 registers and system instructions

This section is an index of the AArch32 registers and system instructions, divided by functional group. Each of the following sections lists the registers for a functional group:

- **Special-purpose registers.**
- **VMSA-specific registers on page K12-5693.**
- **ID registers on page K12-5693.**
- **Performance monitors registers on page K12-5695.**
- **Debug registers on page K12-5695.**
- **Generic timer registers on page K12-5697.**
- **Performance monitors registers on page K12-5695.**
- **Cache maintenance system instructions on page K12-5697.**
- **Address translation system instructions on page K12-5698.**
- **TLB maintenance system instructions on page K12-5698.**
- **Legacy feature registers and system instructions on page K12-5699.**
- **Base system registers on page K12-5700.**

### K12.5.1 Special-purpose registers

This section is an index to the registers in the Processor state registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DLR</td>
<td>DLR, Debug Link Register on page G6-4743</td>
</tr>
<tr>
<td>DSPSR</td>
<td>DSPSR, Debug Saved Program Status Register on page G6-4745</td>
</tr>
<tr>
<td>ELR_hyp</td>
<td>ELR_hyp, Exception Link Register (Hyp mode) on page G6-4326</td>
</tr>
<tr>
<td>FPSCR</td>
<td>FPSCR, Floating-Point Status and Control Register on page G6-4335</td>
</tr>
<tr>
<td>SPSR</td>
<td>SPSR, Saved Program Status Register on page G6-4554</td>
</tr>
<tr>
<td>SPSR_abt</td>
<td>SPSR_abt, Saved Program Status Register (Abort mode) on page G6-4557</td>
</tr>
<tr>
<td>SPSR_fiq</td>
<td>SPSR_fiq, Saved Program Status Register (FIQ mode) on page G6-4561</td>
</tr>
<tr>
<td>SPSR_hyp</td>
<td>SPSR_hyp, Saved Program Status Register (Hyp mode) on page G6-4565</td>
</tr>
<tr>
<td>SPSR_irq</td>
<td>SPSR_irq, Saved Program Status Register (IRQ mode) on page G6-4569</td>
</tr>
<tr>
<td>SPSR_mon</td>
<td>SPSR_mon, Saved Program Status Register (Monitor mode) on page G6-4573</td>
</tr>
<tr>
<td>SPSR_svc</td>
<td>SPSR_svc, Saved Program Status Register (Supervisor mode) on page G6-4577</td>
</tr>
<tr>
<td>SPSR_und</td>
<td>SPSR_und, Saved Program Status Register (Undefined mode) on page G6-4581</td>
</tr>
</tbody>
</table>
K12.5.2 VMSA-specific registers

This section is an index to the registers in the Virtual memory control registers functional group.

Table K12-18 VMSA-specific registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMAIR0</td>
<td>AMAIR0, Auxiliary Memory Attribute Indirection Register 0 on page G6-4242</td>
</tr>
<tr>
<td>AMAIR1</td>
<td>AMAIR1, Auxiliary Memory Attribute Indirection Register 1 on page G6-4244</td>
</tr>
<tr>
<td>CONTEXTIDR</td>
<td>CONTEXTIDR, Context ID Register on page G6-4276</td>
</tr>
<tr>
<td>DACR</td>
<td>DACR, Domain Access Control Register on page G6-4296</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page G6-4354</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page G6-4356</td>
</tr>
<tr>
<td>HMAIR0</td>
<td>HMAIR0, Hyp Memory Attribute Indirection Register 0 on page G6-4378</td>
</tr>
<tr>
<td>HMAIR1</td>
<td>HMAIR1, Hyp Memory Attribute Indirection Register 1 on page G6-4381</td>
</tr>
<tr>
<td>HTCR</td>
<td>HTCR, Hyp Translation Control Register on page G6-4415</td>
</tr>
<tr>
<td>HTTBR</td>
<td>HTTBR, Hyp Translation Table Base Register on page G6-4420</td>
</tr>
<tr>
<td>MAIR0</td>
<td>MAIR0, Memory Attribute Indirection Register 0 on page G6-4495</td>
</tr>
<tr>
<td>MAIR1</td>
<td>MAIR1, Memory Attribute Indirection Register 1 on page G6-4498</td>
</tr>
<tr>
<td>NMRR</td>
<td>NMRR, Normal Memory Remap Register on page G6-4517</td>
</tr>
<tr>
<td>PRRR</td>
<td>PRRR, Primary Region Remap Register on page G6-4531</td>
</tr>
<tr>
<td>TTBCR</td>
<td>TTBCR, Translation Table Base Control Register on page G6-4643</td>
</tr>
<tr>
<td>TTBR0</td>
<td>TTBR0, Translation Table Base Register 0 on page G6-4648</td>
</tr>
<tr>
<td>TTBR1</td>
<td>TTBR1, Translation Table Base Register 1 on page G6-4652</td>
</tr>
<tr>
<td>VTCR</td>
<td>VTCR, Virtualization Translation Control Register on page G6-4663</td>
</tr>
<tr>
<td>VTTBR</td>
<td>VTTBR, Virtualization Translation Table Base Register on page G6-4666</td>
</tr>
</tbody>
</table>

K12.5.3 ID registers

This section is an index to the registers in the Identification registers functional group.

Table K12-19 ID registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIDR</td>
<td>AIDR, Auxiliary ID Register on page G6-4238</td>
</tr>
<tr>
<td>CCSIDR</td>
<td>CCSIDR, Current Cache Size ID Register on page G6-4272</td>
</tr>
<tr>
<td>CLIDR</td>
<td>CLIDR, Cache Level ID Register on page G6-4274</td>
</tr>
<tr>
<td>CSSELR</td>
<td>CSSELR, Cache Size Selection Register on page G6-4291</td>
</tr>
<tr>
<td>CTR</td>
<td>CTR, Cache Type Register on page G6-4293</td>
</tr>
<tr>
<td>FPSID</td>
<td>FPSID, Floating-Point System ID register on page G6-4341</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>-----------</td>
<td>------------------</td>
</tr>
<tr>
<td>ID_AFR0</td>
<td><em>ID_AFR0, Auxiliary Feature Register 0 on page G6-4430</em></td>
</tr>
<tr>
<td>ID_DFR0</td>
<td><em>ID_DFR0, Debug Feature Register 0 on page G6-4432</em></td>
</tr>
<tr>
<td>ID_ISAR0</td>
<td><em>ID_ISAR0, Instruction Set Attribute Register 0 on page G6-4435</em></td>
</tr>
<tr>
<td>ID_ISAR1</td>
<td><em>ID_ISAR1, Instruction Set Attribute Register 1 on page G6-4438</em></td>
</tr>
<tr>
<td>ID_ISAR2</td>
<td><em>ID_ISAR2, Instruction Set Attribute Register 2 on page G6-4441</em></td>
</tr>
<tr>
<td>ID_ISAR3</td>
<td><em>ID_ISAR3, Instruction Set Attribute Register 3 on page G6-4444</em></td>
</tr>
<tr>
<td>ID_ISAR4</td>
<td><em>ID_ISAR4, Instruction Set Attribute Register 4 on page G6-4447</em></td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td><em>ID_ISAR5, Instruction Set Attribute Register 5 on page G6-4450</em></td>
</tr>
<tr>
<td>ID_MMFR0</td>
<td><em>ID_MMFR0, Memory Model Feature Register 0 on page G6-4452</em></td>
</tr>
<tr>
<td>ID_MMFR1</td>
<td><em>ID_MMFR1, Memory Model Feature Register 1 on page G6-4455</em></td>
</tr>
<tr>
<td>ID_MMFR2</td>
<td><em>ID_MMFR2, Memory Model Feature Register 2 on page G6-4459</em></td>
</tr>
<tr>
<td>ID_MMFR3</td>
<td><em>ID_MMFR3, Memory Model Feature Register 3 on page G6-4463</em></td>
</tr>
<tr>
<td>ID_MMFR4</td>
<td><em>ID_MMFR4, Memory Model Feature Register 4 on page G6-4466</em></td>
</tr>
<tr>
<td>ID_PFR0</td>
<td><em>ID_PFR0, Processor Feature Register 0 on page G6-4468</em></td>
</tr>
<tr>
<td>ID_PFR1</td>
<td><em>ID_PFR1, Processor Feature Register 1 on page G6-4470</em></td>
</tr>
<tr>
<td>MIDR</td>
<td><em>MIDR, Main ID Register on page G6-4501</em></td>
</tr>
<tr>
<td>MPIDR</td>
<td><em>MPIDR, Multiprocessor Affinity Register on page G6-4504</em></td>
</tr>
<tr>
<td>MVFR0</td>
<td><em>MVFR0, Media and VFP Feature Register 0 on page G6-4508</em></td>
</tr>
<tr>
<td>MVFR1</td>
<td><em>MVFR1, Media and VFP Feature Register 1 on page G6-4512</em></td>
</tr>
<tr>
<td>MVFR2</td>
<td><em>MVFR2, Media and VFP Feature Register 2 on page G6-4515</em></td>
</tr>
<tr>
<td>REVIDR</td>
<td><em>REVIDR, Revision ID Register on page G6-4534</em></td>
</tr>
<tr>
<td>TCMTR</td>
<td><em>TCMTR, TCM Type Register on page G6-4585</em></td>
</tr>
<tr>
<td>TLBTR</td>
<td><em>TLBTR, TLB Type Register on page G6-4635</em></td>
</tr>
<tr>
<td>VMPIDR</td>
<td><em>VMPIDR, Virtualization Multiprocessor ID Register on page G6-4658</em></td>
</tr>
<tr>
<td>VPIDR</td>
<td><em>VPIDR, Virtualization Processor ID Register on page G6-4660</em></td>
</tr>
</tbody>
</table>
**K12.5.4  Performance monitors registers**

This section is an index to the registers in the Performance Monitors registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCCFILTR</td>
<td>PMCCFILTR, Performance Monitors Cycle Count Filter Register on page G6-4759</td>
</tr>
<tr>
<td>PMCCNTR</td>
<td>PMCCNTR, Performance Monitors Cycle Count Register on page G6-4762</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>PMCEID0, Performance Monitors Common Event Identification register 0 on page G6-4765</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>PMCEID1, Performance Monitors Common Event Identification register 1 on page G6-4767</td>
</tr>
<tr>
<td>PMCNTENCLR</td>
<td>PMCNTENCLR, Performance Monitors Count Enable Clear register on page G6-4769</td>
</tr>
<tr>
<td>PMCNTENSET</td>
<td>PMCNTENSET, Performance Monitors Count Enable Set register on page G6-4771</td>
</tr>
<tr>
<td>PMINTENCLR</td>
<td>PMINTENCLR, Performance Monitors Interrupt Enable Clear register on page G6-4783</td>
</tr>
<tr>
<td>PMINTENSET</td>
<td>PMINTENSET, Performance Monitors Interrupt Enable Set register on page G6-4785</td>
</tr>
<tr>
<td>PMCR</td>
<td>PMCR, Performance Monitors Control Register on page G6-4773</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;</td>
<td>PMEVCNTR&lt;n&gt;, Performance Monitors Event Count Registers, n = 0 - 30 on page G6-4777</td>
</tr>
<tr>
<td>PMEVTYPER&lt;n&gt;</td>
<td>PMEVTYPER&lt;n&gt;, Performance Monitors Event Type Registers, n = 0 - 30 on page G6-4779</td>
</tr>
<tr>
<td>PMINTENCLR</td>
<td>PMINTENCLR, Performance Monitors Interrupt Enable Clear register on page G6-4783</td>
</tr>
<tr>
<td>PMINTENSET</td>
<td>PMINTENSET, Performance Monitors Interrupt Enable Set register on page G6-4785</td>
</tr>
<tr>
<td>PMOVSR</td>
<td>PMOVSR, Performance Monitors Overflow Flag Status Register on page G6-4787</td>
</tr>
<tr>
<td>PMOVSET</td>
<td>PMOVSET, Performance Monitors Overflow Flag Status Set register on page G6-4789</td>
</tr>
<tr>
<td>PMSWINC</td>
<td>PMSWINC, Performance Monitors Software Increment register on page G6-4794</td>
</tr>
<tr>
<td>PMUSERENR</td>
<td>PMUSERENR, Performance Monitors User Enable Register on page G6-4796</td>
</tr>
<tr>
<td>PMXEVCNTR</td>
<td>PMXEVCNTR, Performance Monitors Selected Event Count Register on page G6-4799</td>
</tr>
<tr>
<td>PMXEVTYPER</td>
<td>PMXEVTYPER, Performance Monitors Selected Event Type Register on page G6-4801</td>
</tr>
</tbody>
</table>

**K12.5.5  Debug registers**

This section is an index to the registers in the Debug registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGAUTHSTATUS</td>
<td>DBGAUTHSTATUS, Debug Authentication Status register on page G6-4669</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;</td>
<td>DBGBCR&lt;n&gt;, Debug Breakpoint Control Registers, n = 0 - 15 on page G6-4672</td>
</tr>
<tr>
<td>DBGBVR&lt;n&gt;</td>
<td>DBGBVR&lt;n&gt;, Debug Breakpoint Value Registers, n = 0 - 15 on page G6-4676</td>
</tr>
<tr>
<td>DBGBXVR&lt;n&gt;</td>
<td>DBGBXVR&lt;n&gt;, Debug Breakpoint Extended Value Registers, n = 0 - 15 on page G6-4679</td>
</tr>
<tr>
<td>DBGCLAIMCLR</td>
<td>DBGCLAIMCLR, Debug Claim Tag Clear register on page G6-4681</td>
</tr>
<tr>
<td>DBGCLAIMSET</td>
<td>DBGCLAIMSET, Debug Claim Tag Set register on page G6-4683</td>
</tr>
<tr>
<td>DBGDCCINT</td>
<td>DBGDCCINT, DCC Interrupt Enable Register on page G6-4685</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>---------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>DBGDEVID</td>
<td>DBGDEVID, Debug Device ID register 0 on page G6-4687</td>
</tr>
<tr>
<td>DBGDEVID1</td>
<td>DBGDEVID1, Debug Device ID register 1 on page G6-4690</td>
</tr>
<tr>
<td>DBGDEVID2</td>
<td>DBGDEVID2, Debug Device ID register 2 on page G6-4692</td>
</tr>
<tr>
<td>DBGDIDR</td>
<td>DBGDIDR, Debug ID Register on page G6-4694</td>
</tr>
<tr>
<td>DBGDAR</td>
<td>DBGDAR, Debug ROM Address Register on page G6-4697</td>
</tr>
<tr>
<td>DBGDSAR</td>
<td>DBGDSAR, Debug Self Address Register on page G6-4700</td>
</tr>
<tr>
<td>DBGDSCRext</td>
<td>DBGDSCRext, Debug Status and Control Register, External View on page G6-4702</td>
</tr>
<tr>
<td>DBGDSCRint</td>
<td>DBGDSCRint, Debug Status and Control Register, Internal View on page G6-4707</td>
</tr>
<tr>
<td>DBGDTRRXext</td>
<td>DBGDTRRXext, Debug OS Lock Data Transfer Register, Receive, External View on page G6-4710</td>
</tr>
<tr>
<td>DBGDTRRXint</td>
<td>DBGDTRRXint, Debug Data Transfer Register, Receive on page G6-4712</td>
</tr>
<tr>
<td>DBGDTRTXext</td>
<td>DBGDTRTXext, Debug OS Lock Data Transfer Register, Transmit on page G6-4714</td>
</tr>
<tr>
<td>DBGDTRTXint</td>
<td>DBGDTRTXint, Debug Data Transfer Register, Transmit on page G6-4716</td>
</tr>
<tr>
<td>DBGOSDLR</td>
<td>DBGOSDLR, Debug OS Double Lock Register on page G6-4718</td>
</tr>
<tr>
<td>DBGOSECCR</td>
<td>DBGOSECCR, Debug OS Lock Exception Catch Control Register on page G6-4720</td>
</tr>
<tr>
<td>DBGOSLAR</td>
<td>DBGOSLAR, Debug OS Lock Access Register on page G6-4722</td>
</tr>
<tr>
<td>DBGOSLSR</td>
<td>DBGOSLSR, Debug OS Lock Status Register on page G6-4724</td>
</tr>
<tr>
<td>DBGPRCR</td>
<td>DBGPRCR, Debug Power Control Register on page G6-4726</td>
</tr>
<tr>
<td>DBGVCR</td>
<td>DBGVCR, Debug Vector Catch Register on page G6-4728</td>
</tr>
<tr>
<td>DBGWCR&lt;n&gt;</td>
<td>DBGWCR&lt;n&gt;, Debug Watchpoint Control Registers, n = 0 - 15 on page G6-4735</td>
</tr>
<tr>
<td>DBGWFAR</td>
<td>DBGWFAR, Debug Watchpoint Fault Address Register on page G6-4739</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;</td>
<td>DBGWVR&lt;n&gt;, Debug Watchpoint Value Registers, n = 0 - 15 on page G6-4741</td>
</tr>
<tr>
<td>DLR</td>
<td>DLR, Debug Link Register on page G6-4743</td>
</tr>
<tr>
<td>DSPSR</td>
<td>DSPSR, Debug Saved Program Status Register on page G6-4745</td>
</tr>
<tr>
<td>HDCR</td>
<td>HDCR, Hyp Debug Control Register on page G6-4749</td>
</tr>
<tr>
<td>SDCR</td>
<td>SDCR, Secure Debug Control Register on page G6-4753</td>
</tr>
<tr>
<td>SDER</td>
<td>SDER, Secure Debug Enable Register on page G6-4756</td>
</tr>
</tbody>
</table>
K12.5.6  Generic timer registers

This section is an index to the registers in the Generic Timer registers functional group.

Table K12-22 Generic timer registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNTFRQ</td>
<td>CNTFRQ, Counter-timer Frequency register on page G6-4804</td>
</tr>
<tr>
<td>CNTHCTL</td>
<td>CNTHCTL, Counter-timer Hyp Control register on page G6-4806</td>
</tr>
<tr>
<td>CNTP_CTL</td>
<td>CNTP_CTL, Counter-timer Physical Timer Control register on page G6-4817</td>
</tr>
<tr>
<td>CNTP_CVAL</td>
<td>CNTP_CVAL, Counter-timer Physical Timer CompareValue register on page G6-4820</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>CNTP_TVAL, Counter-timer Physical Timer TimerValue register on page G6-4822</td>
</tr>
<tr>
<td>CNTPCT</td>
<td>CNTPCT, Counter-timer Physical Count register on page G6-4824</td>
</tr>
<tr>
<td>CNTV_CTL</td>
<td>CNTV_CTL, Counter-timer Virtual Timer Control register on page G6-4826</td>
</tr>
<tr>
<td>CNTV_CVAL</td>
<td>CNTV_CVAL, Counter-timer Virtual Timer CompareValue register on page G6-4828</td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>CNTV_TVAL, Counter-timer Virtual Timer TimerValue register on page G6-4830</td>
</tr>
<tr>
<td>CNTVCT</td>
<td>CNTVCT, Counter-timer Virtual Count register on page G6-4832</td>
</tr>
<tr>
<td>CNTVOFF</td>
<td>CNTVOFF, Counter-timer Virtual Offset register on page G6-4834</td>
</tr>
</tbody>
</table>

K12.5.7  Cache maintenance system instructions

This section is an index to the registers in the Cache maintenance instructions functional group.

Table K12-23 Cache maintenance system instructions

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>BPIALL</td>
<td>BPIALL, Branch Predictor Invalidate All on page G6-4268</td>
</tr>
<tr>
<td>BPIALLIS</td>
<td>BPIALLIS, Branch Predictor Invalidate All, Inner Shareable on page G6-4269</td>
</tr>
<tr>
<td>BPIMVA</td>
<td>BPIMVA, Branch Predictor Invalidate by VA on page G6-4270</td>
</tr>
<tr>
<td>DCCIMVAC</td>
<td>DCCIMVAC, Data Cache line Clean and Invalidate by VA to PoC on page G6-4298</td>
</tr>
<tr>
<td>DCCISW</td>
<td>DCCISW, Data Cache line Clean and Invalidate by Set/Way on page G6-4300</td>
</tr>
<tr>
<td>DCCMVC</td>
<td>DCCMVC, Data Cache line Clean by VA to PoC on page G6-4302</td>
</tr>
<tr>
<td>DCCMVAU</td>
<td>DCCMVAU, Data Cache line Clean by VA to PoU on page G6-4304</td>
</tr>
<tr>
<td>DCCSW</td>
<td>DCCSW, Data Cache line Clean by Set/Way on page G6-4306</td>
</tr>
<tr>
<td>DCIMVAC</td>
<td>DCIMVAC, Data Cache line Invalidate by VA to PoC on page G6-4308</td>
</tr>
<tr>
<td>DCISW</td>
<td>DCISW, Data Cache line Invalidate by Set/Way on page G6-4310</td>
</tr>
</tbody>
</table>
### K12.5.8 Address translation system instructions

This section is an index to the registers in the Address translation instructions functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICIALLU</td>
<td>ICIALLU, Instruction Cache Invalidate All to PoU on page G6-4424</td>
</tr>
<tr>
<td>ICIALLUIS</td>
<td>ICIALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable on page G6-4426</td>
</tr>
<tr>
<td>ICIMVAU</td>
<td>ICIMVAU, Instruction Cache line Invalidate by VA to PoU on page G6-4428</td>
</tr>
</tbody>
</table>

### K12.5.9 TLB maintenance system instructions

This section is an index to the registers in the TLB maintenance instructions functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATS12NSOPR</td>
<td>ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read on page G6-4248</td>
</tr>
<tr>
<td>ATS12NSOPW</td>
<td>ATS12NSOPW, Address Translate Stages 1 and 2 Non-secure Only PL1 Write on page G6-4250</td>
</tr>
<tr>
<td>ATS12NSOUR</td>
<td>ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read on page G6-4252</td>
</tr>
<tr>
<td>ATS12NSOUW</td>
<td>ATS12NSOUW, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write on page G6-4254</td>
</tr>
<tr>
<td>ATS1CPR</td>
<td>ATS1CPR, Address Translate Stage 1 Current state PL1 Read on page G6-4256</td>
</tr>
<tr>
<td>ATS1CPW</td>
<td>ATS1CPW, Address Translate Stage 1 Current state PL1 Write on page G6-4258</td>
</tr>
<tr>
<td>ATS1CUR</td>
<td>ATS1CUR, Address Translate Stage 1 Current state Unprivileged Read on page G6-4260</td>
</tr>
<tr>
<td>ATS1CUW</td>
<td>ATS1CUW, Address Translate Stage 1 Current state Unprivileged Write on page G6-4262</td>
</tr>
<tr>
<td>ATS1HR</td>
<td>ATS1HR, Address Translate Stage 1 Hyp mode Read on page G6-4264</td>
</tr>
<tr>
<td>ATS1HW</td>
<td>ATS1HW, Address Translate Stage 1 Hyp mode Write on page G6-4266</td>
</tr>
<tr>
<td>DTLBIALL</td>
<td>DTLBIALL, Data TLB Invalidate All on page G6-4320</td>
</tr>
<tr>
<td>DTLBIASID</td>
<td>DTLBIASID, Data TLB Invalidate by ASID match on page G6-4322</td>
</tr>
<tr>
<td>DTLBIMVA</td>
<td>DTLBIMVA, Data TLB Invalidate by VA on page G6-4324</td>
</tr>
<tr>
<td>ITLBIALL</td>
<td>ITLBIALL, Instruction TLB Invalidate All on page G6-4483</td>
</tr>
<tr>
<td>ITLBIASID</td>
<td>ITLBIASID, Instruction TLB Invalidate by ASID match on page G6-4485</td>
</tr>
<tr>
<td>ITLBIMVA</td>
<td>ITLBIMVA, Instruction TLB Invalidate by VA on page G6-4487</td>
</tr>
<tr>
<td>TLBIALL</td>
<td>TLBIALL, TLB Invalidate All on page G6-4587</td>
</tr>
<tr>
<td>TLBIALLH</td>
<td>TLBIALLH, TLB Invalidate All, Hyp mode on page G6-4589</td>
</tr>
</tbody>
</table>
### K12.5.10 Legacy feature registers and system instructions

This section is an index to the registers in the Legacy feature registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLBIALLHIS</td>
<td>TLBIALLHIS, TLB Invalidate All, Hyp mode, Inner Shareable on page G6-4591</td>
</tr>
<tr>
<td>TLBIALLIS</td>
<td>TLBIALLIS, TLB Invalidate All, Inner Shareable on page G6-4593</td>
</tr>
<tr>
<td>TLBIALLNSNH</td>
<td>TLBIALLNSNH, TLB Invalidate All, Non-Secure Non-Hyp on page G6-4595</td>
</tr>
<tr>
<td>TLBIALLNSNHIS</td>
<td>TLBIALLNSNHIS, TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable on page G6-4597</td>
</tr>
<tr>
<td>TLBIASID</td>
<td>TLBIASID, TLB Invalidate by ASID match on page G6-4599</td>
</tr>
<tr>
<td>TLBIASIDIS</td>
<td>TLBIASIDIS, TLB Invalidate by ASID match, Inner Shareable on page G6-4601</td>
</tr>
<tr>
<td>TLBIIPAS2</td>
<td>TLBIIPAS2, TLB Invalidate by Intermediate Physical Address, Stage 2 on page G6-4603</td>
</tr>
<tr>
<td>TLBIIPAS2IS</td>
<td>TLBIIPAS2IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable on page G6-4605</td>
</tr>
<tr>
<td>TLBIIPAS2L</td>
<td>TLBIIPAS2L, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level on page G6-4607</td>
</tr>
<tr>
<td>TLBIIPAS2LIS</td>
<td>TLBIIPAS2LIS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable on page G6-4609</td>
</tr>
<tr>
<td>TLBIMVA</td>
<td>TLBIMVA, TLB Invalidate by VA on page G6-4611</td>
</tr>
<tr>
<td>TLBIMVAA</td>
<td>TLBIMVAA, TLB Invalidate by VA, All ASID on page G6-4613</td>
</tr>
<tr>
<td>TLBIMVAAIS</td>
<td>TLBIMVAAIS, TLB Invalidate by VA, All ASID, Inner Shareable on page G6-4615</td>
</tr>
<tr>
<td>TLBIMVAAL</td>
<td>TLBIMVAAL, TLB Invalidate by VA, All ASID, Last level on page G6-4617</td>
</tr>
<tr>
<td>TLBIMVAALIS</td>
<td>TLBIMVAALIS, TLB Invalidate by VA, All ASID, Last level, Inner Shareable on page G6-4619</td>
</tr>
<tr>
<td>TLBIMVAH</td>
<td>TLBIMVAH, TLB Invalidate by VA, Hyp mode on page G6-4621</td>
</tr>
<tr>
<td>TLBIMVAHIS</td>
<td>TLBIMVAHIS, TLB Invalidate by VA, Hyp mode, Inner Shareable on page G6-4623</td>
</tr>
<tr>
<td>TLBIMVAIS</td>
<td>TLBIMVAIS, TLB Invalidate by VA, Inner Shareable on page G6-4625</td>
</tr>
<tr>
<td>TLBIMVAL</td>
<td>TLBIMVAL, TLB Invalidate by VA, Last level on page G6-4627</td>
</tr>
<tr>
<td>TLBIMVALH</td>
<td>TLBIMVALH, TLB Invalidate by VA, Last level, Hyp mode on page G6-4629</td>
</tr>
<tr>
<td>TLBIMVALHIS</td>
<td>TLBIMVALHIS, TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable on page G6-4631</td>
</tr>
<tr>
<td>TLBIMVALIS</td>
<td>TLBIMVALIS, TLB Invalidate by VA, Last level, Inner Shareable on page G6-4633</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP15DMB</td>
<td>CP15DMB, Data Memory Barrier System instruction on page G6-4278</td>
</tr>
<tr>
<td>CP15DSB</td>
<td>CP15DSB, Data Synchronization Barrier System instruction on page G6-4280</td>
</tr>
<tr>
<td>CP15ISB</td>
<td>CP15ISB, Instruction Synchronization Barrier System instruction on page G6-4282</td>
</tr>
</tbody>
</table>
## K12.5.11 Base system registers

This section is an index to the registers in the functional group.

### Table K12-27 Base system registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR</td>
<td>ACTLR, Auxiliary Control Register on page G6-4232</td>
</tr>
<tr>
<td>ACTLR2</td>
<td>ACTLR2, Auxiliary Control Register 2 on page G6-4234</td>
</tr>
<tr>
<td>ADFSR</td>
<td>ADFSR, Auxiliary Data Fault Status Register on page G6-4236</td>
</tr>
<tr>
<td>AIFSR</td>
<td>AIFSR, Auxiliary Instruction Fault Status Register on page G6-4240</td>
</tr>
<tr>
<td>APSR</td>
<td>APSR, Application Program Status Register on page G6-4246</td>
</tr>
<tr>
<td>CPACR</td>
<td>CPACR, Architectural Feature Access Control Register on page G6-4284</td>
</tr>
<tr>
<td>CPSR</td>
<td>CPSR, Current Program Status Register on page G6-4288</td>
</tr>
<tr>
<td>DFAR</td>
<td>DFAR, Data Fault Address Register on page G6-4312</td>
</tr>
<tr>
<td>DFSR</td>
<td>DFSR, Data Fault Status Register on page G6-4314</td>
</tr>
<tr>
<td>FPEXC</td>
<td>FPEXC, Floating-Point Exception Control register on page G6-4330</td>
</tr>
<tr>
<td>HACR</td>
<td>HACR, Hyp Auxiliary Configuration Register on page G6-4344</td>
</tr>
<tr>
<td>HACTLR</td>
<td>HACTLR, Hyp Auxiliary Control Register on page G6-4346</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>HACTLR2, Hyp Auxiliary Control Register 2 on page G6-4348</td>
</tr>
<tr>
<td>HADFSR</td>
<td>HADFSR, Hyp Auxiliary Data Fault Status Register on page G6-4350</td>
</tr>
<tr>
<td>HAIFSR</td>
<td>HAIFSR, Hyp Auxiliary Instruction Fault Status Register on page G6-4352</td>
</tr>
<tr>
<td>HCPTR</td>
<td>HCPTR, Hyp Architectural Feature Trap Register on page G6-4358</td>
</tr>
<tr>
<td>HCR</td>
<td>HCR, Hyp Configuration Register on page G6-4362</td>
</tr>
<tr>
<td>HCR2</td>
<td>HCR2, Hyp Configuration Register 2 on page G6-4372</td>
</tr>
<tr>
<td>HDFAR</td>
<td>HDFAR, Hyp Data Fault Address Register on page G6-4374</td>
</tr>
<tr>
<td>HIFAR</td>
<td>HIFAR, Hyp Instruction Fault Address Register on page G6-4376</td>
</tr>
<tr>
<td>HPFAR</td>
<td>HPFAR, Hyp IPA Fault Address Register on page G6-4384</td>
</tr>
<tr>
<td>HRMR</td>
<td>HRMR, Hyp Reset Management Register on page G6-4386</td>
</tr>
<tr>
<td>HSCTLR</td>
<td>HSCTLR, Hyp System Control Register on page G6-4388</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------------------------------------------</td>
</tr>
<tr>
<td>HSR</td>
<td>HSR, Hyp Syndrome Register on page G6-4393</td>
</tr>
<tr>
<td>HSTR</td>
<td>HSTR, Hyp System Trap Register on page G6-4413</td>
</tr>
<tr>
<td>HTPIDR</td>
<td>HTPIDR, Hyp Software Thread ID Register on page G6-4418</td>
</tr>
<tr>
<td>HVBAR</td>
<td>HVBAR, Hyp Vector Base Address Register on page G6-4422</td>
</tr>
<tr>
<td>IFAR</td>
<td>IFAR, Instruction Fault Address Register on page G6-4474</td>
</tr>
<tr>
<td>IFSR</td>
<td>IFSR, Instruction Fault Status Register on page G6-4476</td>
</tr>
<tr>
<td>ISR</td>
<td>ISR, Interrupt Status Register on page G6-4481</td>
</tr>
<tr>
<td>MVBAR</td>
<td>MVBAR, Monitor Vector Base Address Register on page G6-4506</td>
</tr>
<tr>
<td>NSACR</td>
<td>NSACR, Non-Secure Access Control Register on page G6-4520</td>
</tr>
<tr>
<td>PAR</td>
<td>PAR, Physical Address Register on page G6-4524</td>
</tr>
<tr>
<td>RMR (at EL1)</td>
<td>RMR (at EL1), Reset Management Register on page G6-4536</td>
</tr>
<tr>
<td>RMR (at EL3)</td>
<td>RMR (at EL3), Reset Management Register on page G6-4538</td>
</tr>
<tr>
<td>RVBAR</td>
<td>RVBAR, Reset Vector Base Address Register on page G6-4540</td>
</tr>
<tr>
<td>SCR</td>
<td>SCR, Secure Configuration Register on page G6-4542</td>
</tr>
<tr>
<td>SCTLR</td>
<td>SCTLR, System Control Register on page G6-4547</td>
</tr>
<tr>
<td>TPIDRPRW</td>
<td>TPIDRPRW, PL1 Software Thread ID Register on page G6-4637</td>
</tr>
<tr>
<td>TPIDRURO</td>
<td>TPIDRURO, PL0 Read-Only Software Thread ID Register on page G6-4639</td>
</tr>
<tr>
<td>TPIDRURW</td>
<td>TPIDRURW, PL0 Read/Write Software Thread ID Register on page G6-4641</td>
</tr>
<tr>
<td>VBAR</td>
<td>VBAR, Vector Base Address Register on page G6-4656</td>
</tr>
</tbody>
</table>
### K12.6 Alphabetical index of memory-mapped registers

This section is an index of memory-mapped registers in alphabetical order.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASICCTL</td>
<td>ASICCTL, CTI External Multiplexer Control register on page H9-5077</td>
</tr>
<tr>
<td>CNTACR&lt;n&gt;</td>
<td>CNTACR&lt;n&gt;, Counter-timer Access Control Registers, n = 0 - 7 on page I3-5200</td>
</tr>
<tr>
<td>CNTCR</td>
<td>CNTCR, Counter Control Register on page I3-5202</td>
</tr>
<tr>
<td>CNTCV</td>
<td>CNTCV, Counter Count Value register on page I3-5204</td>
</tr>
<tr>
<td>CNTEL0ACR</td>
<td>CNTEL0ACR, Counter-timer EL0 Access Control Register on page I3-5206</td>
</tr>
<tr>
<td>CNTFID0</td>
<td>CNTFID0, Counter Frequency ID on page I3-5208</td>
</tr>
<tr>
<td>CNTFID&lt;n&gt;</td>
<td>CNTFID&lt;n&gt;, Counter Frequency IDs, n &gt; 0 on page I3-5209</td>
</tr>
<tr>
<td>CNTFRQ</td>
<td>CNTFRQ, Counter-timer Frequency on page I3-5211</td>
</tr>
<tr>
<td>CNTNSAR</td>
<td>CNTNSAR, Counter-timer Non-secure Access Register on page I3-5213</td>
</tr>
<tr>
<td>CNTP_CTL</td>
<td>CNTP_CTL, Counter-timer Physical Timer Control on page I3-5215</td>
</tr>
<tr>
<td>CNTP_CVAL</td>
<td>CNTP_CVAL, Counter-timer Physical Timer CompareValue on page I3-5217</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>CNTP_TVAL, Counter-timer Physical Timer TimerValue on page I3-5219</td>
</tr>
<tr>
<td>CNTPTCT</td>
<td>CNTPTCT, Counter-timer Physical Count on page I3-5221</td>
</tr>
<tr>
<td>CNTSR</td>
<td>CNTSR, Counter Status Register on page I3-5223</td>
</tr>
<tr>
<td>CNTTIDR</td>
<td>CNTTIDR, Counter-timer Timer ID Register on page I3-5225</td>
</tr>
<tr>
<td>CNTV_CTL</td>
<td>CNTV_CTL, Counter-timer Virtual Timer Control on page I3-5227</td>
</tr>
<tr>
<td>CNTV_CVAL</td>
<td>CNTV_CVAL, Counter-timer Virtual Timer CompareValue on page I3-5229</td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>CNTV_TVAL, Counter-timer Virtual Timer TimerValue on page I3-5231</td>
</tr>
<tr>
<td>CNTVCT</td>
<td>CNTVCT, Counter-timer Virtual Count on page I3-5233</td>
</tr>
<tr>
<td>CNTVOFF&lt;n&gt;</td>
<td>CNTVOFF&lt;n&gt;, Counter-timer Virtual Offset on page I3-5235</td>
</tr>
<tr>
<td>CounterID&lt;n&gt;</td>
<td>CounterID&lt;n&gt;, Counter ID registers, n = 0 - 11 on page I3-5237</td>
</tr>
<tr>
<td>CTIAPPCLEAR</td>
<td>CTIAPPCLEAR, CTI Application Trigger Clear register on page H9-5078</td>
</tr>
<tr>
<td>CTIAPPULSE</td>
<td>CTIAPPULSE, CTI Application Pulse register on page H9-5079</td>
</tr>
<tr>
<td>CTIAPPSET</td>
<td>CTIAPPSET, CTI Application Trigger Set register on page H9-5080</td>
</tr>
<tr>
<td>CTIAUTHSTATUS</td>
<td>CTIAUTHSTATUS, CTI Authentication Status register on page H9-5081</td>
</tr>
<tr>
<td>CTICHINSTATUS</td>
<td>CTICHINSTATUS, CTI Channel In Status register on page H9-5083</td>
</tr>
<tr>
<td>CTICHOUTSTATUS</td>
<td>CTICHOUTSTATUS, CTI Channel Out Status register on page H9-5084</td>
</tr>
<tr>
<td>CTICIDR0</td>
<td>CTICIDR0, CTI Component Identification Register 0 on page H9-5085</td>
</tr>
<tr>
<td>CTICIDR1</td>
<td>CTICIDR1, CTI Component Identification Register 1 on page H9-5086</td>
</tr>
<tr>
<td>Register</td>
<td>Description</td>
</tr>
<tr>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>CTICIDR2</td>
<td>CTICIDR2, CTI Component Identification Register 2 on page H9-5087</td>
</tr>
<tr>
<td>CTICIDR3</td>
<td>CTICIDR3, CTI Component Identification Register 3 on page H9-5088</td>
</tr>
<tr>
<td>CTICCLAIMCLR</td>
<td>CTICCLAIMCLR, CTI Claim Tag Clear register on page H9-5089</td>
</tr>
<tr>
<td>CTICCLAIMSET</td>
<td>CTICCLAIMSET, CTI Claim Tag Set register on page H9-5090</td>
</tr>
<tr>
<td>CTICONTROL</td>
<td>CTICONTROL, CTI Control register on page H9-5091</td>
</tr>
<tr>
<td>CTIDEVAFF0</td>
<td>CTIDEVAFF0, CTI Device Affinity register 0 on page H9-5093</td>
</tr>
<tr>
<td>CTIDEVAFF1</td>
<td>CTIDEVAFF1, CTI Device Affinity register 1 on page H9-5094</td>
</tr>
<tr>
<td>CTIDEVARCH</td>
<td>CTIDEVARCH, CTI Device Architecture register on page H9-5095</td>
</tr>
<tr>
<td>CTIDEVID</td>
<td>CTIDEVID, CTI Device ID register 0 on page H9-5097</td>
</tr>
<tr>
<td>CTIDEVID1</td>
<td>CTIDEVID1, CTI Device ID register 1 on page H9-5099</td>
</tr>
<tr>
<td>CTIDEVID2</td>
<td>CTIDEVID2, CTI Device ID register 2 on page H9-5100</td>
</tr>
<tr>
<td>CTIDEVTYPE</td>
<td>CTIDEVTYPE, CTI Device Type register on page H9-5101</td>
</tr>
<tr>
<td>CTIGATE</td>
<td>CTIGATE, CTI Channel Gate Enable register on page H9-5102</td>
</tr>
<tr>
<td>CTIINEN&lt;n&gt;</td>
<td>CTIINEN&lt;n&gt;, CTI Input Trigger to Output Channel Enable registers, n = 0 - 31 on page H9-5103</td>
</tr>
<tr>
<td>CTIINTACK</td>
<td>CTIINTACK, CTI Output Trigger Acknowledge register on page H9-5104</td>
</tr>
<tr>
<td>CTIITCTRL</td>
<td>CTIITCTRL, CTI Integration mode Control register on page H9-5106</td>
</tr>
<tr>
<td>CティLAR</td>
<td>CティLAR, CTI Lock Access Register on page H9-5108</td>
</tr>
<tr>
<td>CティLSR</td>
<td>CティLSR, CTI Lock Status Register on page H9-5109</td>
</tr>
<tr>
<td>CティOUTEN&lt;n&gt;</td>
<td>CティOUTEN&lt;n&gt;, CTI Input Channel to Output Trigger Enable registers, n = 0 - 31 on page H9-5111</td>
</tr>
<tr>
<td>CTIPIDR0</td>
<td>CTIPIDR0, CTI Peripheral Identification Register 0 on page H9-5112</td>
</tr>
<tr>
<td>CTIPIDR1</td>
<td>CTIPIDR1, CTI Peripheral Identification Register 1 on page H9-5113</td>
</tr>
<tr>
<td>CTIPIDR2</td>
<td>CTIPIDR2, CTI Peripheral Identification Register 2 on page H9-5114</td>
</tr>
<tr>
<td>CTIPIDR3</td>
<td>CTIPIDR3, CTI Peripheral Identification Register 3 on page H9-5115</td>
</tr>
<tr>
<td>CTIPIDR4</td>
<td>CTIPIDR4, CTI Peripheral Identification Register 4 on page H9-5116</td>
</tr>
<tr>
<td>CTITRIGINSTATUS</td>
<td>CTITRIGINSTATUS, CTI Trigger In Status register on page H9-5117</td>
</tr>
<tr>
<td>CTITRIGOUTSTATUS</td>
<td>CTITRIGOUTSTATUS, CTI Trigger Out Status register on page H9-5118</td>
</tr>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS_EL1, Debug Authentication Status register on page H9-4988</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;_EL1, Debug Breakpoint Control Registers, n = 0 - 15 on page H9-4990</td>
</tr>
<tr>
<td>DBGBVR&lt;n&gt;_&lt;n&gt;</td>
<td>DBGBVR&lt;n&gt;_&lt;n&gt;, Debug Breakpoint Value Registers, n = 0 - 15 on page H9-4993</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR_EL1, Debug Claim Tag Clear register on page H9-4996</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET_EL1, Debug Claim Tag Set register on page H9-4998</td>
</tr>
<tr>
<td>DBGDTTRRX_EL0</td>
<td>DBGDTTRRX_EL0, Debug Data Transfer Register, Receive on page H9-5000</td>
</tr>
</tbody>
</table>
## Table K12-28 Alphabetical index of Memory-Mapped Registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTX_EL0, Debug Data Transfer Register, Transmit on page H9-5002</td>
</tr>
<tr>
<td>DBGWCR&lt;n&gt;_EL1</td>
<td>DBGWCR&lt;n&gt;_EL1, Debug Watchpoint Control Registers, n = 0 - 15 on page H9-5004</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;_EL1</td>
<td>DBGWVR&lt;n&gt;_EL1, Debug Watchpoint Value Registers, n = 0 - 15 on page H9-5007</td>
</tr>
<tr>
<td>EDAA32PFR</td>
<td>EDAA32PFR, External Debug AArch32 Processor Feature Register on page H9-5009</td>
</tr>
<tr>
<td>EDACR</td>
<td>EDACR, External Debug Auxiliary Control Register on page H9-5011</td>
</tr>
<tr>
<td>EDCIDR0</td>
<td>EDCIDR0, External Debug Component Identification Register 0 on page H9-5012</td>
</tr>
<tr>
<td>EDCIDR1</td>
<td>EDCIDR1, External Debug Component Identification Register 1 on page H9-5013</td>
</tr>
<tr>
<td>EDCIDR2</td>
<td>EDCIDR2, External Debug Component Identification Register 2 on page H9-5014</td>
</tr>
<tr>
<td>EDCIDR3</td>
<td>EDCIDR3, External Debug Component Identification Register 3 on page H9-5015</td>
</tr>
<tr>
<td>EDCIDSR</td>
<td>EDCIDSR, External Debug Context ID Sample Register on page H9-5016</td>
</tr>
<tr>
<td>EDDEVAFF0</td>
<td>EDDEVAFF0, External Debug Device Affinity register 0 on page H9-5017</td>
</tr>
<tr>
<td>EDDEVAFF1</td>
<td>EDDEVAFF1, External Debug Device Affinity register 1 on page H9-5018</td>
</tr>
<tr>
<td>EDDEVARCH</td>
<td>EDDEVARCH, External Debug Device Architecture register on page H9-5019</td>
</tr>
<tr>
<td>EDDEVID</td>
<td>EDDEVID, External Debug Device ID register 0 on page H9-5021</td>
</tr>
<tr>
<td>EDDEVID1</td>
<td>EDDEVID1, External Debug Device ID register 1 on page H9-5023</td>
</tr>
<tr>
<td>EDDEVID2</td>
<td>EDDEVID2, External Debug Device ID register 2 on page H9-5024</td>
</tr>
<tr>
<td>EDDEVTYPE</td>
<td>EDDEVTYPE, External Debug Device Type register on page H9-5025</td>
</tr>
<tr>
<td>EDDFR</td>
<td>EDDFR, External Debug Feature Register on page H9-5026</td>
</tr>
<tr>
<td>EDECCR</td>
<td>EDECCR, External Debug Exception Catch Control Register on page H9-5028</td>
</tr>
<tr>
<td>EDECR</td>
<td>EDECR, External Debug Execution Control Register on page H9-5030</td>
</tr>
<tr>
<td>EDESRSR</td>
<td>EDESRSR, External Debug Event Status Register on page H9-5032</td>
</tr>
<tr>
<td>EDITCTRL</td>
<td>EDITCTRL, External Debug Integration mode Control register on page H9-5034</td>
</tr>
<tr>
<td>EDITR</td>
<td>EDITR, External Debug Instruction Transfer Register on page H9-5036</td>
</tr>
<tr>
<td>EDLAR</td>
<td>EDLAR, External Debug Lock Access Register on page H9-5038</td>
</tr>
<tr>
<td>EDLSR</td>
<td>EDLSR, External Debug Lock Status Register on page H9-5039</td>
</tr>
<tr>
<td>EDPCSR</td>
<td>EDPCSR, External Debug Program Counter Sample Register on page H9-5041</td>
</tr>
<tr>
<td>EDPFR</td>
<td>EDPFR, External Debug Processor Feature Register on page H9-5043</td>
</tr>
<tr>
<td>EDPIDR0</td>
<td>EDPIDR0, External Debug Peripheral Identification Register 0 on page H9-5046</td>
</tr>
<tr>
<td>EDPIDR1</td>
<td>EDPIDR1, External Debug Peripheral Identification Register 1 on page H9-5047</td>
</tr>
<tr>
<td>EDPIDR2</td>
<td>EDPIDR2, External Debug Peripheral Identification Register 2 on page H9-5048</td>
</tr>
<tr>
<td>EDPIDR3</td>
<td>EDPIDR3, External Debug Peripheral Identification Register 3 on page H9-5049</td>
</tr>
<tr>
<td>EDPIDR4</td>
<td>EDPIDR4, External Debug Peripheral Identification Register 4 on page H9-5050</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>---------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>EDPRCR</td>
<td>EDPRCR, External Debug Power/Reset Control Register on page H9-5051</td>
</tr>
<tr>
<td>EDPRSRR</td>
<td>EDPRSRR, External Debug Processor Status Register on page H9-5054</td>
</tr>
<tr>
<td>EDRCR</td>
<td>EDRCR, External Debug Reserve Control Register on page H9-5062</td>
</tr>
<tr>
<td>EDSCR</td>
<td>EDSCR, External Debug Status and Control Register on page H9-5064</td>
</tr>
<tr>
<td>EDVIDSR</td>
<td>EDVIDSR, External Debug Virtual Context Sample Register on page H9-5069</td>
</tr>
<tr>
<td>EDWAR</td>
<td>EDWAR, External Debug Watchpoint Address Register on page H9-5071</td>
</tr>
<tr>
<td>MIDR_EL1</td>
<td>MIDR_EL1, Main ID Register on page H9-5073</td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>OSLAR_EL1, OS Lock Access Register on page H9-5075</td>
</tr>
<tr>
<td>PMAUTHSTATUS</td>
<td>PMAUTHSTATUS, Performance Monitors Authentication Status register on page I3-5146</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>PMCCFILTR_EL0, Performance Monitors Cycle Counter Filter Register on page I3-5148</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>PMCCNTR_EL0, Performance Monitors Cycle Counter on page I3-5150</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>PMCEID0, Performance Monitors Common Event Identification register 0 on page I3-5152</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>PMCEID1, Performance Monitors Common Event Identification register 1 on page I3-5154</td>
</tr>
<tr>
<td>PMCFGR</td>
<td>PMCFGR, Performance Monitors Configuration Register on page I3-5156</td>
</tr>
<tr>
<td>PMCIDR0</td>
<td>PMCIDR0, Performance Monitors Component Identification Register 0 on page I3-5158</td>
</tr>
<tr>
<td>PMCIDR1</td>
<td>PMCIDR1, Performance Monitors Component Identification Register 1 on page I3-5159</td>
</tr>
<tr>
<td>PMCIDR2</td>
<td>PMCIDR2, Performance Monitors Component Identification Register 2 on page I3-5160</td>
</tr>
<tr>
<td>PMCIDR3</td>
<td>PMCIDR3, Performance Monitors Component Identification Register 3 on page I3-5161</td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>PMCNTENCLR_EL0, Performance Monitors Count Enable Clear register on page I3-5162</td>
</tr>
<tr>
<td>PMCNTENSET_EL0</td>
<td>PMCNTENSET_EL0, Performance Monitors Count Enable Set register on page I3-5164</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>PMCR_EL0, Performance Monitors Control Register on page I3-5166</td>
</tr>
<tr>
<td>PMDEVAFF0</td>
<td>PMDEVAFF0, Performance Monitors Device Affinity register 0 on page I3-5169</td>
</tr>
<tr>
<td>PMDEVAFF1</td>
<td>PMDEVAFF1, Performance Monitors Device Affinity register 1 on page I3-5170</td>
</tr>
<tr>
<td>PMDEVARCH</td>
<td>PMDEVARCH, Performance Monitors Device Architecture register on page I3-5171</td>
</tr>
<tr>
<td>PMDEVTYPE</td>
<td>PMDEVTYPE, Performance Monitors Device Type register on page I3-5173</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;_EL0</td>
<td>PMEVCNTR&lt;n&gt;_EL0, Performance Monitors Event Count Registers, n = 0 - 30 on page I3-5174</td>
</tr>
<tr>
<td>PMEVTYPEPER&lt;n&gt;_EL0</td>
<td>PMEVTYPEPER&lt;n&gt;_EL0, Performance Monitors Event Type Registers, n = 0 - 30 on page I3-5175</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>PMINTENCLR_EL1, Performance Monitors Interrupt Enable Clear register on page I3-5178</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>PMINTENSET_EL1, Performance Monitors Interrupt Enable Set register on page I3-5180</td>
</tr>
<tr>
<td>PMITCTRL</td>
<td>PMITCTRL, Performance Monitors Integration mode Control register on page I3-5182</td>
</tr>
<tr>
<td>PMLAR</td>
<td>PMLAR, Performance Monitors Lock Access Register on page I3-5184</td>
</tr>
<tr>
<td>PMLSR</td>
<td>PMLSR, Performance Monitors Lock Status Register on page I3-5185</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>---------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>PMOVSCLR_EL0, Performance Monitors Overflow Flag Status Clear register on page I3-5187</td>
</tr>
<tr>
<td>PMOVSSET_EL0</td>
<td>PMOVSSET_EL0, Performance Monitors Overflow Flag Status Set register on page I3-5189</td>
</tr>
<tr>
<td>PMPIDR0</td>
<td>PMPIDR0, Performance Monitors Peripheral Identification Register 0 on page I3-5191</td>
</tr>
<tr>
<td>PMPIDR1</td>
<td>PMPIDR1, Performance Monitors Peripheral Identification Register 1 on page I3-5192</td>
</tr>
<tr>
<td>PMPIDR2</td>
<td>PMPIDR2, Performance Monitors Peripheral Identification Register 2 on page I3-5193</td>
</tr>
<tr>
<td>PMPIDR3</td>
<td>PMPIDR3, Performance Monitors Peripheral Identification Register 3 on page I3-5194</td>
</tr>
<tr>
<td>PMPIDR4</td>
<td>PMPIDR4, Performance Monitors Peripheral Identification Register 4 on page I3-5195</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>PMSWINC_EL0, Performance Monitors Software Increment register on page I3-5196</td>
</tr>
</tbody>
</table>
K12.7 Functional index of memory-mapped registers

This section is an index of the memory-mapped registers, divided by functional group.

K12.7.1 ID registers

This section is an index to the registers in the Identification registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDAA32PFR</td>
<td>EDAA32PFR, External Debug AArch32 Processor Feature Register on page H9-5009</td>
</tr>
<tr>
<td>EDDFR</td>
<td>EDDFR, External Debug Feature Register on page H9-5026</td>
</tr>
<tr>
<td>EDPFR</td>
<td>EDPFR, External Debug Processor Feature Register on page H9-5043</td>
</tr>
<tr>
<td>MIDR_EL1</td>
<td>MIDR_EL1, Main ID Register on page H9-5073</td>
</tr>
</tbody>
</table>

K12.7.2 Performance monitors registers

This section is an index to the registers in the Performance Monitors registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMAUTHSTATUS</td>
<td>PMAUTHSTATUS, Performance Monitors Authentication Status register on page I3-5146</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>PMCCFILTR_EL0, Performance Monitors Cycle Counter Filter Register on page I3-5148</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>PMCCNTR_EL0, Performance Monitors Cycle Counter on page I3-5150</td>
</tr>
<tr>
<td>PMCEID0</td>
<td>PMCEID0, Performance Monitors Common Event Identification register 0 on page I3-5152</td>
</tr>
<tr>
<td>PMCEID1</td>
<td>PMCEID1, Performance Monitors Common Event Identification register 1 on page I3-5154</td>
</tr>
<tr>
<td>PMCFGR</td>
<td>PMCFGR, Performance Monitors Configuration Register on page I3-5156</td>
</tr>
<tr>
<td>PMCIDR0</td>
<td>PMCIDR0, Performance Monitors Component Identification Register 0 on page I3-5158</td>
</tr>
<tr>
<td>PMCIDR1</td>
<td>PMCIDR1, Performance Monitors Component Identification Register 1 on page I3-5159</td>
</tr>
<tr>
<td>PMCIDR2</td>
<td>PMCIDR2, Performance Monitors Component Identification Register 2 on page I3-5160</td>
</tr>
<tr>
<td>PMCIDR3</td>
<td>PMCIDR3, Performance Monitors Component Identification Register 3 on page I3-5161</td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>PMCNTENCLR_EL0, Performance Monitors Count Enable Clear register on page I3-5162</td>
</tr>
<tr>
<td>PMCNTENSEL_EL0</td>
<td>PMCNTENSEL_EL0, Performance Monitors Count Enable Set register on page I3-5164</td>
</tr>
<tr>
<td>PMCR_EL0</td>
<td>PMCR_EL0, Performance Monitors Control Register on page I3-5166</td>
</tr>
<tr>
<td>PMDEVAFF0</td>
<td>PMDEVAFF0, Performance Monitors Device Affinity register 0 on page I3-5169</td>
</tr>
<tr>
<td>PMDEVAFF1</td>
<td>PMDEVAFF1, Performance Monitors Device Affinity register 1 on page I3-5170</td>
</tr>
<tr>
<td>PMDEVARCH</td>
<td>PMDEVARCH, Performance Monitors Device Architecture register on page I3-5171</td>
</tr>
<tr>
<td>PMDEVTYPE</td>
<td>PMDEVTYPE, Performance Monitors Device Type register on page I3-5173</td>
</tr>
<tr>
<td>PMEVCNTR&lt;n&gt;_EL0</td>
<td>PMEVCNTR&lt;n&gt;_EL0, Performance Monitors Event Count Registers, n = 0 - 30 on page I3-5174</td>
</tr>
</tbody>
</table>
Table K12-30 Performance monitors registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMEVTYPER&lt;n&gt;_EL0</td>
<td>PMEVTYPER&lt;n&gt;_EL0, Performance Monitors Event Type Registers, n = 0 - 30 on page I3-5175</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>PMINTENCLR_EL1, Performance Monitors Interrupt Enable Clear register on page I3-5178</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>PMINTENSET_EL1, Performance Monitors Interrupt Enable Set register on page I3-5180</td>
</tr>
<tr>
<td>PMITCTRL</td>
<td>PMITCTRL, Performance Monitors Integration mode Control register on page I3-5182</td>
</tr>
<tr>
<td>PMLAR</td>
<td>PMLAR, Performance Monitors Lock Access Register on page I3-5184</td>
</tr>
<tr>
<td>PMLSR</td>
<td>PMLSR, Performance Monitors Lock Status Register on page I3-5185</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>PMOVSCLR_EL0, Performance Monitors Overflow Flag Status Clear register on page I3-5187</td>
</tr>
<tr>
<td>PMOVSET_EL0</td>
<td>PMOVSET_EL0, Performance Monitors Overflow Flag Status Set register on page I3-5189</td>
</tr>
<tr>
<td>PMPIDR0</td>
<td>PMPIDR0, Performance Monitors Peripheral Identification Register 0 on page I3-5191</td>
</tr>
<tr>
<td>PMPIDR1</td>
<td>PMPIDR1, Performance Monitors Peripheral Identification Register 1 on page I3-5192</td>
</tr>
<tr>
<td>PMPIDR2</td>
<td>PMPIDR2, Performance Monitors Peripheral Identification Register 2 on page I3-5193</td>
</tr>
<tr>
<td>PMPIDR3</td>
<td>PMPIDR3, Performance Monitors Peripheral Identification Register 3 on page I3-5194</td>
</tr>
<tr>
<td>PMPIDR4</td>
<td>PMPIDR4, Performance Monitors Peripheral Identification Register 4 on page I3-5195</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>PMSWINC_EL0, Performance Monitors Software Increment register on page I3-5196</td>
</tr>
</tbody>
</table>

K12.7.3 Debug registers

This section is an index to the registers in the Debug registers functional group.

Table K12-31 Debug registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>DBGAUTHSTATUS_EL1, Debug Authentication Status register on page H9-4988</td>
</tr>
<tr>
<td>DBGBCR&lt;n&gt;_EL1</td>
<td>DBGBCR&lt;n&gt;_EL1, Debug Breakpoint Control Registers, n = 0 - 15 on page H9-4990</td>
</tr>
<tr>
<td>DBGBVR&lt;n&gt;_EL1</td>
<td>DBGBVR&lt;n&gt;_EL1, Debug Breakpoint Value Registers, n = 0 - 15 on page H9-4993</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>DBGCLAIMCLR_EL1, Debug Claim Tag Clear register on page H9-4996</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>DBGCLAIMSET_EL1, Debug Claim Tag Set register on page H9-4998</td>
</tr>
<tr>
<td>DBGDTRRX_EL0</td>
<td>DBGDTRRX_EL0, Debug Data Transfer Register, Receive on page H9-5000</td>
</tr>
<tr>
<td>DBGDTRTX_EL0</td>
<td>DBGDTRTX_EL0, Debug Data Transfer Register, Transmit on page H9-5002</td>
</tr>
<tr>
<td>DBGWCR&lt;n&gt;_EL1</td>
<td>DBGWCR&lt;n&gt;_EL1, Debug Watchpoint Control Registers, n = 0 - 15 on page H9-5004</td>
</tr>
<tr>
<td>DBGWVR&lt;n&gt;_EL1</td>
<td>DBGWVR&lt;n&gt;_EL1, Debug Watchpoint Value Registers, n = 0 - 15 on page H9-5007</td>
</tr>
<tr>
<td>EDACR</td>
<td>EDACR, External Debug Auxiliary Control Register on page H9-5011</td>
</tr>
<tr>
<td>EDCIDR0</td>
<td>EDCIDR0, External Debug Component Identification Register 0 on page H9-5012</td>
</tr>
<tr>
<td>EDCIDR1</td>
<td>EDCIDR1, External Debug Component Identification Register 1 on page H9-5013</td>
</tr>
<tr>
<td>EDCIDR2</td>
<td>EDCIDR2, External Debug Component Identification Register 2 on page H9-5014</td>
</tr>
<tr>
<td>Register</td>
<td>Description, see</td>
</tr>
<tr>
<td>--------------</td>
<td>----------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>EDCIDR3</td>
<td>EDCIDR3, External Debug Component Identification Register 3 on page H9-5015</td>
</tr>
<tr>
<td>EDCIDSR</td>
<td>EDCIDSR, External Debug Context ID Sample Register on page H9-5016</td>
</tr>
<tr>
<td>EDDEVAFF0</td>
<td>EDDEVAFF0, External Debug Device Affinity register 0 on page H9-5017</td>
</tr>
<tr>
<td>EDDEVAFF1</td>
<td>EDDEVAFF1, External Debug Device Affinity register 1 on page H9-5018</td>
</tr>
<tr>
<td>EDDEVARCH</td>
<td>EDDEVARCH, External Debug Device Architecture register on page H9-5019</td>
</tr>
<tr>
<td>EDDEVID</td>
<td>EDDEVID, External Debug Device ID register 0 on page H9-5021</td>
</tr>
<tr>
<td>EDDEVID1</td>
<td>EDDEVID1, External Debug Device ID register 1 on page H9-5023</td>
</tr>
<tr>
<td>EDDEVID2</td>
<td>EDDEVID2, External Debug Device ID register 2 on page H9-5024</td>
</tr>
<tr>
<td>EDDEVTYP</td>
<td>EDDEVTYP, External Debug Device Type register on page H9-5025</td>
</tr>
<tr>
<td>EDECCR</td>
<td>EDECCR, External Debug Exception Catch Control Register on page H9-5028</td>
</tr>
<tr>
<td>EDECR</td>
<td>EDECR, External Debug Execution Control Register on page H9-5030</td>
</tr>
<tr>
<td>EDESFR</td>
<td>EDESFR, External Debug Event Status Register on page H9-5032</td>
</tr>
<tr>
<td>EDITCTRL</td>
<td>EDITCTRL, External Debug Integration mode Control register on page H9-5034</td>
</tr>
<tr>
<td>EDITR</td>
<td>EDITR, External Debug Instruction Transfer Register on page H9-5036</td>
</tr>
<tr>
<td>EDLAR</td>
<td>EDLAR, External Debug Lock Access Register on page H9-5038</td>
</tr>
<tr>
<td>EDLSR</td>
<td>EDLSR, External Debug Lock Status Register on page H9-5039</td>
</tr>
<tr>
<td>EDPCSR</td>
<td>EDPCSR, External Debug Program Counter Sample Register on page H9-5041</td>
</tr>
<tr>
<td>EDPIDR0</td>
<td>EDPIDR0, External Debug Peripheral Identification Register 0 on page H9-5046</td>
</tr>
<tr>
<td>EDPIDR1</td>
<td>EDPIDR1, External Debug Peripheral Identification Register 1 on page H9-5047</td>
</tr>
<tr>
<td>EDPIDR2</td>
<td>EDPIDR2, External Debug Peripheral Identification Register 2 on page H9-5048</td>
</tr>
<tr>
<td>EDPIDR3</td>
<td>EDPIDR3, External Debug Peripheral Identification Register 3 on page H9-5049</td>
</tr>
<tr>
<td>EDPIDR4</td>
<td>EDPIDR4, External Debug Peripheral Identification Register 4 on page H9-5050</td>
</tr>
<tr>
<td>EDPRCR</td>
<td>EDPRCR, External Debug Power/Reset Control Register on page H9-5051</td>
</tr>
<tr>
<td>EDPRSR</td>
<td>EDPRSR, External Debug Processor Status Register on page H9-5054</td>
</tr>
<tr>
<td>EDRCR</td>
<td>EDRCR, External Debug Reserve Control Register on page H9-5062</td>
</tr>
<tr>
<td>EDSCR</td>
<td>EDSCR, External Debug Status and Control Register on page H9-5064</td>
</tr>
<tr>
<td>EDVIDSR</td>
<td>EDVIDSR, External Debug Virtual Context Sample Register on page H9-5069</td>
</tr>
<tr>
<td>EDWAR</td>
<td>EDWAR, External Debug Watchpoint Address Register on page H9-5071</td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>OSLAR_EL1, OS Lock Access Register on page H9-5075</td>
</tr>
</tbody>
</table>
## K12.7.4 Cross-trigger interface registers

This section is an index to the registers in the Cross-Trigger Interface registers functional group.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASICCTL</td>
<td>ASICCTL, CTI External Multiplexer Control register on page H9-5077</td>
</tr>
<tr>
<td>CTIAPPCLEAR</td>
<td>CTIAPPCLEAR, CTI Application Trigger Clear register on page H9-5078</td>
</tr>
<tr>
<td>CTIAPPPULSE</td>
<td>CTIAPPPULSE, CTI Application Pulse register on page H9-5079</td>
</tr>
<tr>
<td>CTIAUTHSET</td>
<td>CTIAUTHSET, CTI Authentication Status register on page H9-5081</td>
</tr>
<tr>
<td>CTICHINSTATUS</td>
<td>CTICHINSTATUS, CTI Channel In Status register on page H9-5083</td>
</tr>
<tr>
<td>CTICHOUTSTATUS</td>
<td>CTICHOUTSTATUS, CTI Channel Out Status register on page H9-5084</td>
</tr>
<tr>
<td>CTICIDR0</td>
<td>CTICIDR0, CTI Component Identification Register 0 on page H9-5085</td>
</tr>
<tr>
<td>CTICIDR1</td>
<td>CTICIDR1, CTI Component Identification Register 1 on page H9-5086</td>
</tr>
<tr>
<td>CTICIDR2</td>
<td>CTICIDR2, CTI Component Identification Register 2 on page H9-5087</td>
</tr>
<tr>
<td>CTICIDR3</td>
<td>CTICIDR3, CTI Component Identification Register 3 on page H9-5088</td>
</tr>
<tr>
<td>CTICLAIMCLR</td>
<td>CTICLAIMCLR, CTI Claim Tag Clear register on page H9-5089</td>
</tr>
<tr>
<td>CTICLAIMSET</td>
<td>CTICLAIMSET, CTI Claim Tag Set register on page H9-5090</td>
</tr>
<tr>
<td>CTICONTROL</td>
<td>CTICONTROL, CTI Control register on page H9-5091</td>
</tr>
<tr>
<td>CTIDEVAFF0</td>
<td>CTIDEVAFF0, CTI Device Affinity register 0 on page H9-5093</td>
</tr>
<tr>
<td>CTIDEVAFF1</td>
<td>CTIDEVAFF1, CTI Device Affinity register 1 on page H9-5094</td>
</tr>
<tr>
<td>CTIDEVARCH</td>
<td>CTIDEVARCH, CTI Device Architecture register on page H9-5095</td>
</tr>
<tr>
<td>CTIDEVID</td>
<td>CTIDEVID, CTI Device ID register 0 on page H9-5097</td>
</tr>
<tr>
<td>CTIDEVID1</td>
<td>CTIDEVID1, CTI Device ID register 1 on page H9-5099</td>
</tr>
<tr>
<td>CTIDEVID2</td>
<td>CTIDEVID2, CTI Device ID register 2 on page H9-5100</td>
</tr>
<tr>
<td>CTIDEVTYPEx</td>
<td>CTIDEVTYPE, CTI Device Type register on page H9-5101</td>
</tr>
<tr>
<td>CTIINEN&lt;n&gt;</td>
<td>CTIINEN&lt;n&gt;, CTI Input Trigger to Output Channel Enable registers, n = 0 - 31 on page H9-5103</td>
</tr>
<tr>
<td>CTIINTACK</td>
<td>CTIINTACK, CTI Output Trigger Acknowledge register on page H9-5104</td>
</tr>
<tr>
<td>CTIITCTRL</td>
<td>CTIITCTRL, CTI Integration mode Control register on page H9-5106</td>
</tr>
<tr>
<td>CTILAR</td>
<td>CTILAR, CTI Lock Access Register on page H9-5108</td>
</tr>
<tr>
<td>CTILSR</td>
<td>CTILSR, CTI Lock Status Register on page H9-5109</td>
</tr>
<tr>
<td>CTIOUTEN&lt;n&gt;</td>
<td>CTIOUTEN&lt;n&gt;, CTI Input Channel to Output Trigger Enable registers, n = 0 - 31 on page H9-5111</td>
</tr>
<tr>
<td>CTIPIDR0</td>
<td>CTIPIDR0, CTI Peripheral Identification Register 0 on page H9-5112</td>
</tr>
<tr>
<td>CTIPIDR1</td>
<td>CTIPIDR1, CTI Peripheral Identification Register 1 on page H9-5113</td>
</tr>
</tbody>
</table>
### Table K12-32 Cross-trigger interface registers (continued)

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTIPIDR2</td>
<td>CTIPIDR2, CTI Peripheral Identification Register 2 on page H9-5114</td>
</tr>
<tr>
<td>CTIPIDR3</td>
<td>CTIPIDR3, CTI Peripheral Identification Register 3 on page H9-5115</td>
</tr>
<tr>
<td>CTIPIDR4</td>
<td>CTIPIDR4, CTI Peripheral Identification Register 4 on page H9-5116</td>
</tr>
<tr>
<td>CTITRIGINSTATUS</td>
<td>CTITRIGINSTATUS, CTI Trigger In Status register on page H9-5117</td>
</tr>
<tr>
<td>CTITRIGOUTSTATUS</td>
<td>CTITRIGOUTSTATUS, CTI Trigger Out Status register on page H9-5118</td>
</tr>
</tbody>
</table>
Appendix K12 Registers Index
K12.7 Functional index of memory-mapped registers
Glossary

A32 instruction  A word that specifies an operation to be performed by a PE that is executing in an Exception level that is using AArch32 and is in A32 state. A32 instructions must be word-aligned.

A32 instructions were previously called ARM instructions.

See also A32 state, A64 instruction, T32 instruction.

A32 state  The AArch32 Instruction set state in which the PE executes A32 instructions.

A32 state was previously called ARM state.

See also T32 instruction, T32 state.

A64 instruction  A word that specifies an operation to be performed by a PE that is executing in an Exception level that is using AArch64. A64 instructions must be word-aligned.

See also A32 instruction, T32 instruction.

AArch32  The 32-bit Execution state. In AArch32 state, addresses are held in 32-bit registers, and instructions in the base instruction sets use 32-bit registers for their processing. AArch32 state supports the T32 and A32 instruction sets.

See also AArch64, A32 instruction, T32 instruction.

AArch64  The 64-bit Execution state. In AArch64 state, addresses are held in 64-bit registers, and instructions in the base instruction set can use 64-bit registers for their processing. AArch64 state supports the A64 instruction set.

See also AArch32, A64 instruction.

Abort  An exception caused by an illegal memory access. Aborts can be caused by the external memory system or the MMU.

Addressing mode  Means a method for generating the memory address used by a load/store instruction.

Advanced SIMD  A feature of the ARM architecture that provides SIMD operations on a register file of SIMD and floating-point registers. Where an implementation supports both Advanced SIMD and floating-point instructions, these instructions operate on the same register file.
Aligned
A data item stored at an address that is exactly divisible by the highest power of 2 that divides exactly into its size in bytes. Aligned halfwords, words and doublewords therefore have addresses that are divisible by 2, 4 and 8 respectively.

An aligned access is one where the address of the access is aligned to the size of each element of the access.

Architecturally executed
An instruction is architecturally executed only if it would be executed in a simple sequential execution of the program. When such an instruction has been executed and retired it has been architecturally executed. Any instruction that, in a simple sequential execution of a program, is treated as a NOP because it fails its condition code check, is an architecturally executed instruction.

In a PE that performs speculative execution, an instruction is not architecturally executed if the PE discards the results of a speculative execution.

See also Condition code check, Simple sequential execution.

Architecturally mapped
Where this manual describes a register as being architecturally mapped to another register, this indicates that, in an implementation that supports both of the registers, the two registers access the same state.

Architecturally UNKNOWN
An architecturally UNKNOWN value is a value that is not defined by the architecture but must meet the requirements of the definition of UNKNOWN. Implementations can define the value of the field, but are not required to do so.

See also IMPLEMENTATION DEFINED.

ARM core registers
Some older documentation uses ARM core registers to refer to the following set of registers for execution in AArch32 state:
• The 13 general-purpose registers, R0-R12, that software can use for processing.
• SP, the stack pointer, that can also be referred to as R13.
• LR, the link register, that can also be referred to as R14.
• PC, the program counter, that can also be referred to as R15.

See also General-purpose registers.

ARM instruction
See A32 instruction.

Associativity
See Cache associativity.

Atomicity
Describes either single-copy atomicity or multi-copy atomicity. Atomicity in the ARM architecture on page B2-81 defines these forms of atomicity for the ARM architecture.

See also Multi-copy atomicity, Single-copy atomicity.

Banked register
A register that has multiple instances, with the instance that is in use depending on the PE mode, Security state, or other PE state.

Base register
A register specified by a load/store instruction that is used as the base value for the address calculation for the instruction. Depending on the instruction and its addressing mode, an offset can be added to or subtracted from the base register value to form the virtual address that is sent to memory.

Base register writeback
Describes writing back a modified value to the base register used in an address calculation.

Behaves as if
Where this manual indicates that a PE behaves as if a certain condition applies, all descriptions of the operation of the PE must be re-evaluated taking account of that condition, together with any other conditions that affect operation.
**Big-endian memory**

Means that, for example:

- A byte or halfword at a word-aligned address is the most significant byte or halfword in the word at that address.
- A byte at a halfword-aligned address is the most significant byte in the halfword at that address.

*See also Endianness, Little-endian memory.*

**Blocking**

Describes an operation that does not permit following instructions to be executed before the operation completes.

A non-blocking operation can permit following instructions to be executed before the operation completes, and in the event of encountering an exception does not signal an exception to the PE. This enables implementations to retire following instructions while the non-blocking operation is executing, without the need to retain precise PE state.

**Branch prediction**

Is where a PE selects a future execution path to fetch along. For example, after a branch instruction, the PE can choose to speculatively fetch either the instruction following the branch or the instruction at the branch target.

*See also Prefetching.*

**Breakpoint**

A debug event triggered by the execution of a particular instruction, specified by one or both of the address of the instruction and the state of the PE when the instruction is executed.

**Byte**

An 8-bit data item.

**Cache associativity**

The number of locations in a cache set to which an address can be assigned. Each location is identified by its way value.

**Cache level**

The position of a cache in the cache hierarchy. In the ARM architecture, the lower numbered levels are those closest to the PE. For more information, see *Terms used in describing the maintenance instructions on page D3-1699.*

**Cache line**

The basic unit of storage in a cache. Its size in words is always a power of two, usually 4 or 8 words. A cache line must be aligned to a suitable memory boundary. A *memory cache line* is a block of memory locations with the same size and alignment as a cache line. Memory cache lines are sometimes loosely called cache lines.

**Cache lockdown**

Enables critical software and data to be loaded into the cache so that the cache lines containing them are not subsequently reallocated. It alleviates the delays caused by accessing a cache in a worst-case situation. This ensures that all subsequent accesses to the software and data concerned are cache hits and so complete quickly.

**Cache miss**

A memory access that cannot be processed at high speed because the data it addresses is not in the cache.

**Cache sets**

Areas of a cache, divided up to simplify and speed up the process of determining whether a cache hit occurs. The number of cache sets is always a power of two.

**Cache way**

A cache way consists of one cache line from each cache set. The cache ways are indexed from 0 to (Associativity-1). Each cache line in a cache way is chosen to have the same index as the cache way. For example, cache way \(n\) consists of the cache line with index \(n\) from each cache set.

**Coherence order**

*See Coherent.*

**Coherent**

Data accesses from a set of observers to a byte in memory are coherent if accesses to that byte in memory by the members of that set of observers are consistent with there being a single total order of all writes to that byte in memory by all members of the set of observers. This single total order of all to writes to that memory location is the *coherence order* for that byte in memory.

**Condition code check**

The process of determining whether a conditional instruction executes normally or is treated as a *NOP*. For an instruction that includes a condition code field, that field is compared with the condition flags to determine whether the instruction is executed normally. For a T32 instruction in an IT block, the value of \(\text{PSTATE.IT}\) determines whether the instruction is executed normally.

*See also Condition code field, Condition flags, Conditional execution.*
**Condition code field**
A 4-bit field in an instruction that specifies the condition under which the instruction executes.

*See also* Condition code check.

**Condition flags**
The N, Z, C, and V bits of PSTATE, an SPSR, or FPSCR. See the register descriptions for more information.

*See also* Condition code check, PSTATE.

**Conditional execution**
When a conditional instruction starts executing, if the condition code check returns TRUE, the instruction executes normally. Otherwise, it is treated as a NOP.

*See also* Condition code check.

**CONSTRAINED UNPREDICTABLE**
Where an instruction can result in UNPREDICTABLE behavior, the ARMv8 architecture specifies a narrow range of permitted behaviors. This range is the range of CONSTRAINED UNPREDICTABLE behavior. All implementations that are compliant with the architecture must follow the CONSTRAINED UNPREDICTABLE behavior.

Execution at Non-secure EL1 or EL0 of an instruction that is CONSTRAINED UNPREDICTABLE can be implemented as generating a trap exception that is taken to EL2, provided that at least one instruction that is not UNPREDICTABLE and is not CONSTRAINED UNPREDICTABLE causes a trap exception that is taken to EL2.

In body text, the term CONSTRAINED UNPREDICTABLE is shown in SMALL CAPITALS.

*See also* UNPREDICTABLE.

**Context switch**
The saving and restoring of computational state when switching between different threads or processes. In this manual, the term context switch describes any situation where the context is switched by an operating system and might or might not include changes to the address space.

**Context synchronization event**
One of:
- Performing an ISB operation. An ISB operation is performed when an ISB instruction is executed and does not fail its condition code check.
- Taking an exception.
- Returning from an exception.
- Exit from Debug state.
- Executing a DCPS instruction.
- Executing a DRPS instruction.

The architecture requires a context synchronization event to guarantee visibility of any change to a System register.

--- Note ---

Context synchronization events were previously described as context synchronization operations.

**Debugger**
In most of this manual, *debugger* refers to any agent that is performing debug. However, some chapters or parts of this manual require a more rigorous definition, and define debugger locally. See:
- *Definition of a debugger in the context of self-hosted debug* on page D2-1626.
- *Definition of a debugger in the context of self-hosted debug* on page G2-3922.
- *Definition of a debugger in the context of external debug* on page H1-4840.

**Deprecated**
Something that is present in the ARM architecture for backwards compatibility. Whenever possible software must avoid using deprecated features. Features that are deprecated but are not optional are present in current implementations of the ARM architecture, but might not be present, or might be deprecated and OPTIONAL, in future versions of the ARM architecture.

*See also* OPTIONAL.
Digital signal processing (DSP)
Algorithms for processing signals that have been sampled and converted to digital form. DSP algorithms often use saturated arithmetic.

Direct Memory Access (DMA)
An operation that accesses main memory directly, without the PE performing any accesses to the data concerned.

Direct read
A direct read of a System register is a read performed by a System register access instruction.
For more information, see Direct read on page D7-1891.
See also Direct write, Indirect read, Indirect write.

Direct write
A direct write of a System register is a write performed by a System register access instruction.
For more information, see Direct write on page D7-1891.
See also Direct read, Indirect read, Indirect write.

DMA
See Direct Memory Access (DMA).

DNM
See Do-Not-Modify (DNM).

Domain
In the ARM architecture, domain is used in the following contexts.

Shareability domain Defines a set of observers for which the shareability attributes make the data or unified caches transparent for data accesses.

Power domain Defines a block of logic with a single, common, power supply.

Memory regions domain
When using the Short-descriptor translation table format, defines a collection of Sections, Large pages and Small pages of memory, that can have their access permissions switched rapidly by writing to the Domain Access Control Register (DACR). ARM deprecates any use of memory regions domains.

Do-Not-Modify (DNM)
Means the value must not be altered by software. DNM fields read as UNKNOWN values, and must only be written with the value read from the same field on the same PE.

Double-precision value
Consists of two consecutive 32-bit words that are interpreted as a basic double-precision floating-point number according to the IEEE Standard for Floating-point Arithmetic.

Doubleword
A 64-bit data item. Doublewords are normally at least word-aligned in ARM systems.

Doubleword-aligned
Means that the address is divisible by 8.

DSP
See Digital signal processing (DSP).

Effective value
In some cases, the description of a control a specifies that when control a is active it causes a register control field b to be treated as having a fixed value for all purposes other than direct reads, or direct reads and direct writes, of the register containing control field b. When control a is active that fixed value is described as the Effective value of register control field b. For example, when the value of HCR.DC is 1, the Effective value of HCR.VM is 1, regardless of its actual value.

In other cases, in some contexts a register control field b is not implemented or is not accessible, but behavior of the PE is as if control field b was implemented and accessible, and had a particular value. In this case, that value is the Effective value of register control field b.

• Otherwise, the Effective value of a register control field is the value of that field.

Endianness
An aspect of the system memory mapping.
See also Big-endian memory and Little-endian memory.

Exception
Handles an event. For example, an exception could handle an external interrupt or an undefined instruction.
**Exception vector**
A fixed address that contains the address of the first instruction of the corresponding exception handler.

**Execution stream**
The stream of instructions that would have been executed by sequential execution of the program.

**Explicit access**
A read from memory, or a write to memory, generated by a load or store instruction executed by the PE. Reads and writes generated by hardware translation table accesses are not explicit accesses.

**External abort**
An abort that is generated by the external memory system.

**Fast Context Switch Extension (FCSE)**
Modifies the behavior of an ARM memory system to enable multiple programs running on the ARM PE to use identical address ranges, while ensuring that the addresses they present to the rest of the memory system differ. From ARMv6, ARM deprecates any use of the FCSE. The FCSE is:
- Optional in an ARMv7 implementation that does not include the Multiprocessing Extensions.
- Obsolete from the introduction of the Multiprocessing Extensions.

**FCSE**
See Fast Context Switch Extension (FCSE).

**Flat address mapping**
Is where the physical address for every access is equal to its virtual address.

**Flush-to-zero mode**
A processing mode that optimizes the performance of some floating-point algorithms by replacing the denormalized operands and intermediate results with zeros, without significantly affecting the accuracy of their final results.

**General-purpose registers**
The registers that the base instructions use for processing:
- In AArch32 state the general-purpose registers are R0-R14, that can also be described as R0-R12, SP, LR.
  
  **Note**
  Older documentation defines the AArch32 general-purpose registers as R0-R12, and the ARM core registers as R0-R12, SP, LR, and PC.
- In AArch64 state the general-purpose registers are:
  — W0-W30 when accessed as 32-bit registers.
  — X0-X30 when accessed as 64-bit registers.

  See also High registers, Low registers.

**Halfword**
A 16-bit data item. Halfwords are normally halfword-aligned in ARM systems.

**Halfword-aligned**
Means that the address is divisible by 2.

**High registers**
In AArch32 state, the general-purpose registers R8-R14. Most 16-bit T32 instructions cannot access the high registers.

  **Note**
  In some contexts, high registers refers to R8-R15, meaning R8-R14 and the PC.

  See also General-purpose registers, Low registers.

**High vectors**
An alternative location for the exception vectors. The high vector address range is near the top of the address space, rather than at the bottom.

**IGNORED**
Indicates that the architecture guarantees that the bit or field is not interpreted or modified by hardware.
In body text, the term IGNORED is shown in SMALL CAPITALS.
Immediate and offset fields

Are unsigned unless otherwise stated.

Immediate value

A value that is encoded directly in the instruction and used as numeric data when the instruction is executed. Many A64, A32, and T32 instructions can be used with an immediate argument.

IMP

An abbreviation used in diagrams to indicate that one or more bits have IMPLEMENTATION DEFINED behavior.

IMPLEMENTATION DEFINED

Means that the behavior is not architecturally defined, but must be defined and documented by individual implementations.

In body text, the term IMPLEMENTATION DEFINED is shown in SMALL CAPITALS.

Index register

A register specified in some load and store instructions. The value of this register is used as an offset to be added to or subtracted from the base register value to form the virtual address that is sent to memory. Some instruction forms permit the index register value to be shifted before the addition or subtraction.

Indirect read

When an instruction uses a System register value to establish operating conditions, that use of the System register is an indirect read of the System register.

For more information, including additional examples of indirect reads, see Indirect read on page D7-1891.

See also Direct read, Direct write, Indirect write.

Indirect write

An indirect write of a System register occurs when the contents of a register are updated by some mechanism other than a Direct write to that register. For example, an indirect write to a register might occur as a side-effect of executing an instruction that does not perform a direct write to the register, or because of some operation performed by an external agent.

For more information, see Indirect write on page D7-1891.

See also Direct read, Direct write, Indirect read.

Inline literals

These are constant addresses and other data items held in the same area as the software itself. They are automatically generated by compilers, and can also appear in assembler code.

Intermediate physical address (IPA)

An implementation of virtualization, the address to which a Guest OS maps a VA. A hypervisor might then map the IPA to a PA. Typically, the Guest OS is unaware of the translation from IPA to PA.

See also Physical address (PA), Virtual address (VA).

Interworking

A method of working that permits branches between software using the A32 and T32 instruction sets.

IPA

See Intermediate physical address (IPA).

Level

See Cache level.

Level of Coherence (LoC)

The last level of cache that must be cleaned or invalidated when cleaning or invalidating to the point of coherency.

For more information, see Terms used in describing the maintenance instructions on page D3-1699.

See also Cache level, Point of coherency (PoC).

Level of Unification, Inner Shareable (LoUIS)

The last level of cache that must be cleaned or invalidated when cleaning or invalidating to the point of unification for the Inner Shareable shareability domain. For more information, see Terms used in describing the maintenance instructions on page D3-1699.

See also Cache level, Point of unification (PoU).
Level of Unification, uniprocessor (LoUU)
For a PE, the last level of cache that must be cleaned or invalidated when cleaning or invalidating to the point of unification for that PE. For more information, see Terms used in describing the maintenance instructions on page D3-1699.

See also Cache level, Point of unification (PoU).

Line
See Cache line.

Little-endian memory
Means that, for example:

• A byte or halfword at a word-aligned address is the least significant byte or halfword in the word at that address.
• A byte at a halfword-aligned address is the least significant byte in the halfword at that address.

See also Big-endian memory, Endianness.

Load/Store architecture
An architecture where data-processing operations only operate on register contents, not directly on memory contents.

LoC
See Level of Coherence (LoC).

LoUIS
See Level of Unification, Inner Shareable (LoUIS).

LoUU
See Level of Unification, uniprocessor (LoUU).

Lockdown
See Cache lockdown.

Low registers
In AArch32 state, general-purpose registers R0-R7. Unlike the high registers, all T32 instructions can access the Low registers.

See also General-purpose registers, High registers.

Memory barrier
See Memory barriers on page B2-87.

Memory coherency
The problem of ensuring that when a memory location is read, either by a data read or an instruction fetch, the value actually obtained is always the value that was most recently written to the location. This can be difficult when there are multiple possible physical locations, such as main memory and at least one of a write buffer and one or more levels of cache.

Memory Management Unit (MMU)
Provides detailed control of the part of a memory system that provides a single stage of address translation. Most of the control is provided using translation tables that are held in memory, and define the attributes of different regions of the physical memory map.

Memory Protection Unit (MPU)
A hardware unit whose registers provide simple control of a limited number of protection regions in memory.

Miss
See Cache miss.

MMU
See Memory Management Unit (MMU).

MPU
See Memory Protection Unit (MPU).

Multi-copy atomicity
The form of atomicity described in Requirements for multi-copy atomicity on page B2-82.

See also Atomicity, Single-copy atomicity.

NaN
• Not a Number. A floating-point value that can be used when neither a numeric value nor an infinity is appropriate. A NaN can be a quiet NaN, that propagate through most floating-point operations, or a signaling NaN, that causes an Invalid Operation floating-point exception when used. For more information, see the IEEE Standard for Floating-point Arithmetic.
Natural eviction  A natural eviction is an eviction that occurs in the course of the normal operation of the memory system, rather than because of an operation that explicitly causes an eviction from the cache, such as the execution of a cache maintenance instruction. Typically, a natural eviction occurs when the caching algorithm requires data to be cached but the cache does not have room for that data.

Observer  A PE or mechanism in the system, such as a peripheral device, that can generate reads from or writes to memory.

Obsolete  Obsolete indicates something that is no longer supported by ARM. When an architectural feature is described as obsolete, this indicates that the architecture has no support for that feature, although an earlier version of the architecture did support it.

Offset addressing  Means that the memory address is formed by adding or subtracting an offset to or from the base register value.

OPTIONAL  When applied to a feature of the architecture, OPTIONAL indicates a feature that is not required in an implementation of the ARM architecture:

- If a feature is OPTIONAL and deprecated, this indicates that the feature is being phased out of the architecture. ARM expects such features to be included in new implementations only if there is a known backwards-compatibility reason for the inclusion of the feature. A feature that is OPTIONAL and deprecated might not be present in future versions of the architecture.
- A feature that is OPTIONAL but not deprecated is, typically, a feature added to a version of the ARM architecture after the initial release of that version of the architecture. ARM recommends that such features be included in all new implementations of the architecture.

In body text, these meanings of the term OPTIONAL are shown in SMALL CAPITALS.

Note: Do not confuse these ARM-specific uses of OPTIONAL with other uses of optional, where it has its usual meaning. These include:

- Optional arguments in the syntax of many instructions.
- Behavior determined by an implementation choice, for example the optional byte order reversal in an ARMv7-R implementation, where the SCTLR.IE bit indicates the implemented option.

See also Deprecation.

PA  See Physical address (PA).

PE  See Processing element (PE).

Physical address (PA)  An address that identifies a location in the physical memory map.

See also Intermediate physical address (IPA), Virtual address (VA).

PoC  See Point of coherency (PoC).

PoU  See Point of unification (PoU).

Point of coherency (PoC)  For a particular MVA, the point at which all agents that can access memory are guaranteed to see the same copy of a memory location. For more information, see Terms used in describing the maintenance instructions on page D3-1699.

Point of unification (PoU)  For a particular PE, the point by which the instruction and data caches and the translation table walks of that PE are guaranteed to see the same copy of a memory location. For more information, see Terms used in describing the maintenance instructions on page D3-1699.

Post-indexed addressing  Means that the memory address is the base register value, but an offset is added to or subtracted from the base register value and the result is written back to the base register.
Prefetching
Prefetching refers to speculatively fetching instructions or data from the memory system. In particular, instruction prefetching is the process of fetching instructions from memory before the instructions that precede them, in simple sequential execution of the program, have finished executing. Prefetching an instruction does not mean that the instruction has to be executed.

In this manual, references to instruction or data fetching apply also to prefetching, unless the context explicitly indicates otherwise.

--- Note ---
The Prefetch Abort exception can be generated on any instruction fetch, and is not limited to speculative instruction fetches.

See also Simple sequential execution.

Pre-indexed addressing
Means that the memory address is formed in the same way as for offset addressing, but the memory address is also written back to the base register.

Processing element (PE)
The abstract machine defined in the ARM architecture, as documented in an ARM Architecture Reference Manual. A PE implementation compliant with the ARM architecture must conform with the behaviors described in the corresponding ARM Architecture Reference Manual.

Protection region
A memory region whose position, size, and other properties are defined by Memory Protection Unit registers.

Protection Unit
See Memory Protection Unit (MPU).

Pseudo-instruction
UAL assembler syntax that assembles to an instruction encoding that is expected to disassemble to a different assembler syntax, and is described in this manual under that other syntax. For example, MOV <Rd>, <Rm>, LSL #<n> is a pseudo-instruction that is expected to disassemble as LSL <Rd>, <Rm>, #<n>.

PSTATE
An abstraction of process state information. All of the instruction sets provide instructions that operate on elements of PSTATE.

See also Condition flags.

Quadword
A 128-bit data item. Quadwords are normally at least word-aligned in ARM systems.

Quadword-aligned
Means that the address is divisible by 16.

Quiet NaN
A NaN that propagates unchanged through most floating-point operations.

RAO
See Read-As-One (RAO).

RAZ
See Read-As-Zero (RAZ).

RAO/SBOP
In versions of the ARM architecture before ARMv8, Read-As-One, Should-Be-One-or-Preserved on writes.
In ARMv8, RES1 replaces this description.

See also UNK/SBOP, Read-As-One (RAO), RES1, Should-Be-One-or-Preserved (SBOP).

RAO/WI
Read-As-One, Writes Ignored.

Hardware must implement the field as Read-as-One, and must ignore writes to the field.
Software can rely on the field reading as all 1s, and on writes being ignored.
This description can apply to a single bit that reads as 1, or to a field that reads as all 1s.

See also Read-As-One (RAO).
RAZ/SBZP  In versions of the ARM architecture before ARMv8, Read-As-Zero, Should-Be-Zero-or-Preserved on writes.

In ARMv8, RES0 replaces this description.

See also UNK/SBZP, Read-As-Zero (RAZ), RES0, Should-Be-Zero-or-Preserved (SBZP).

RAZ/WI  Read-As-Zero, Writes Ignored.

Hardware must implement the field as Read-as-Zero, and must ignore writes to the field.

Software can rely on the field reading as all 0s, and on writes being ignored.

This description can apply to a single bit that reads as 0, or to a field that reads as all 0s.

See also Read-As-Zero (RAZ).

Read-allocate cache  A cache in which a cache miss on reading data causes a cache line to be allocated into the cache.

Read-As-One (RAO)  Hardware must implement the field as reading as all 1s.

Software:

• Can rely on the field reading as all 1s.
• Must use a SBOP policy to write to the field.

This description can apply to a single bit that reads as 1, or to a field that reads as all 1s.

See also RAO/SBOP, RAO/WI, RES1.

Read-As-Zero (RAZ)  Hardware must implement the field as reading as all 0s.

Software:

• Can rely on the field reading as all 0s
• Must use a SBZP policy to write to the field.

This description can apply to a single bit that reads as 0, or to a field that reads as all 0s.

See also RAZ/SBZP, RAZ/WI, RES0.

Read, modify, write  In a read, modify, write instruction sequence, a value is read to a general-purpose register, the relevant fields updated in that register, and the new value written back.

RES0  A reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior, or equivalent read-only or write-only behavior. Used for fields in register descriptions, and for fields in architecturally-defined data structures that are held in memory, for example in translation table descriptors.

Within the architecture, there are some cases where a register bit or field:

• Is RES0 in some defined architectural context.
• Has different defined behavior in a different architectural context.

——— Note ————

• RES0 is not used in descriptions of instruction encodings.
• Where an AArch32 System register is Architecturally mapped to an AArch64 System register, and a bit or field in that register is RES0 in one Execution state and has defined behavior in the other Execution state, this is an example of a bit or field with behavior that depends on the architectural context.
This means the definition of RES0 for fields in read/write registers is:

**If a bit is RES0 in all contexts**

For a bit in a read/write register, it is IMPLEMENTATION DEFINED whether:

1. **The bit is hardwired to 0.** In this case:
   - Reads of the bit always return 0.
   - Writes to the bit are ignored.
2. **The bit can be written.** In this case:
   - An indirect write to the register sets the bit to 0.
   - A read of the bit returns the last value successfully written, by either a direct or an indirect write, to the bit.
   - If the bit has not been successfully written since reset, then the read of the bit returns the reset value if there is one, or otherwise returns an UNKNOWN value.
   - A direct write to the bit must update a storage location associated with the bit.
   - The value of the bit must have no effect on the operation of the PE, other than determining the value read back from the bit, unless this Manual explicitly defines additional properties for the bit.

Whether RES0 bits or fields follow behavior 1 or behavior 2 is IMPLEMENTATION DEFINED on a field-by-field basis.

**If a bit is RES0 only in some contexts**

For a bit in a read/write register, when the bit is described as RES0:

- An indirect write to the register sets the bit to 0.
- A read of the bit must return the value last successfully written to the bit, regardless of the use of the register when the bit was written.
- If the bit has not been successfully written since reset, then the read of the bit returns the reset value if there is one, or otherwise returns an UNKNOWN value.
- A direct write to the bit must update a storage location associated with the bit.
- While the use of the register is such that the bit is described as RES0, the value of the bit must have no effect on the operation of the PE, other than determining the value read back from that bit, unless this Manual explicitly defines additional properties for the bit.

Considering only contexts that apply to a particular implementation, if there is a context in which a bit is defined as RES0, another context in which the same bit is defined as RES1, and no context in which the bit is defined as a functional bit, then it is IMPLEMENTATION DEFINED whether:

- Writes to the bit are ignored, and reads of the bit return an UNKNOWN value.
- The value of the bit can be written, and a read returns the last value written to the bit.

The RES0 description can apply to bits or fields that are read-only, or are write-only:

- For a read-only bit, RES0 indicates that the bit reads as 0, but software must treat the bit as UNKNOWN.
- For a write-only bit, RES0 indicates that software must treat the bit as SBZ.

A bit that is RES0 in a context is reserved for possible future use in that context. To preserve forward compatibility, software:

- Must not rely on the bit reading as 0.
- Must use an SBZP policy to write to the bit.

This RES0 description can apply to a single bit, or to a field for which each bit of the field must be treated as RES0.

In body text, the term RES0 is shown in SMALL CAPITALS.

See also Read-As-Zero (RAZ), RES1, Should-Be-Zero-or-Preserved (SBZP), UNKNOWN.
RES1

A reserved bit or field with *Should-Be-One-or-Preserved (SBOP)* behavior, or equivalent read-only or write-only behavior. Used for fields in register descriptions, and for fields in architecturally-defined data structures that are held in memory, for example in translation table descriptors.

Within the architecture, there are some cases where a register bit or field:

- Is **RES1** in some defined architectural context.
- Has different defined behavior in a different architectural context.

**Note**

- **RES1** is not used in descriptions of instruction encodings.
- Where an AArch32 System register is *Architecturally mapped* to an AArch64 System register, and a bit or field in that register is **RES1** in one Execution state and has defined behavior in the other Execution state, this is an example of a bit or field with behavior that depends on the architectural context.

This means the definition of **RES1** for fields in read/write registers is:

**If a bit is **RES1** in all contexts**

For a bit in a read/write register, it is IMPLEMENTATION DEFINED whether:

1. The bit is hardwired to 1. In this case:
   - Reads of the bit always return 1.
   - Writes to the bit are ignored.

2. The bit can be written. In this case:
   - An indirect write to the register sets the bit to 1.
   - A read of the bit returns the last value successfully written, by either a direct or an indirect write, to the bit.
     - If the bit has not been successfully written since reset, then the read of the bit returns the reset value if there is one, or otherwise returns an UNKNOWN value.
   - A direct write to the bit must update a storage location associated with the bit.
   - The value of the bit must have no effect on the operation of the PE, other than determining the value read back from the bit, unless this Manual explicitly defines additional properties for the bit.

Whether **RES1** bits or fields follow behavior 1 or behavior 2 is IMPLEMENTATION DEFINED on a field-by-field basis.

**If a bit is **RES1** only in some contexts**

For a bit in a read/write register, when the bit is described as **RES1**:

- An indirect write to the register sets the bit to 1.
- A read of the bit must return the value last successfully written to the bit, regardless of the use of the register when the bit was written.

**Note**

As indicated in this list, this value might be written by an indirect write to the register.

- If the bit has not been successfully written since reset, then the read of the bit returns the reset value if there is one, or otherwise returns an UNKNOWN value.
- A direct write to the bit must update a storage location associated with the bit.
- While the use of the register is such that the bit is described as **RES1**, the value of the bit must have no effect on the operation of the PE, other than determining the value read back from that bit, unless this Manual explicitly defines additional properties for the bit.
Considering only contexts that apply to a particular implementation, if there is a context in which a bit is defined as RES0, another context in which the same bit is defined as RES1, and no context in which the bit is defined as a functional bit, then it is IMPLEMENTATION DEFINED whether:

- Writes to the bit are ignored, and reads of the bit return an UNKNOWN value.
- The value of the bit can be written, and a read returns the last value written to the bit.

The RES1 description can apply to bits or fields that are read-only, or are write-only:

- For a read-only bit, RES1 indicates that the bit reads as 1, but software must treat the bit as UNKNOWN.
- For a write-only bit, RES1 indicates that software must treat the bit as SBO.

A bit that is RES1 in a context is reserved for possible future use in that context. To preserve forward compatibility, software:

- Must not rely on the bit reading as 1.
- Must use an SBOP policy to write to the bit.

This RES1 description can apply to a single bit, or to a field for which each bit of the field must be treated as RES1.

In body text, the term RES1 is shown in SMALL CAPITALS.

See also Read-As-One (RAO), RES0, Should-Be-One-or-Preserved (SBOP), UNKNOWN.

Reserved

Unless otherwise stated:

- Instructions that are reserved or that access reserved registers have UNPREDICTABLE or CONSTRAINED UNPREDICTABLE behavior.
- Bit positions described as reserved are:
  - In an RW or WO register, RES0.
  - In an RO register, UNK.

See also CONSTRAINED UNPREDICTABLE, RES0, RES1, UNDEFINED, UNK, UNPREDICTABLE.

RISC

Reduced Instruction Set Computer.

Rounding error

The value of the rounded result of an arithmetic operation minus the exact result of the operation.

Rounding mode

Specifies how the exact result of a floating-point operation is rounded to a value that is representable in the destination format. The rounding modes are defined by the IEEE Standard for Floating-point Arithmetic, see Floating-point standards, and terminology on page A1-48.

Saturated arithmetic

Integer arithmetic in which a result that would be greater than the largest representable number is set to the largest representable number, and a result that would be less than the smallest representable number is set to the smallest representable number. Signed saturated arithmetic is often used in DSP algorithms. It contrasts with the normal signed integer arithmetic used in ARM processors, in which overflowing results wrap around from +2^{31}–1 to –2^{31} or vice versa.

SBO

See Should-Be-One (SBO).

SBOP

See Should-Be-One-or-Preserved (SBOP).

SBZ

See Should-Be-Zero (SBZ).

SBZP

See Should-Be-Zero-or-Preserved (SBZP).

Security hole

A mechanism by which execution at the current level of privilege can achieve an outcome that cannot be achieved at the current or a lower level of privilege using instructions that are not UNPREDICTABLE and are not CONSTRAINED UNPREDICTABLE. The ARM architecture forbids security holes.

See also CONSTRAINED UNPREDICTABLE, UNPREDICTABLE.

Self-modifying code

Code that writes one or more instructions to memory and then executes them. When using self-modifying code, you must use cache maintenance and barrier instructions to ensure synchronization. For more information, see Caches and memory hierarchy on page B2-70.
Set

See Cache sets.

Should-Be-One (SBO)

Hardware must ignore writes to the field.

ARM strongly recommends that software writes the field as all 1s. If software writes a value that is not all 1s, it must expect an UNPREDICTABLE or CONSTRAINED UNPREDICTABLE result.

This description can apply to a single bit that should be written as 1, or to a field that should be written as all 1s.

See also CONSTRAINED UNPREDICTABLE, UNPREDICTABLE.

Should-Be-One-or-Preserved (SBOP)

From the introduction of the ARMv8 architecture, the description Should-Be-One-or-Preserved (SBOP) is superseded by RES1.

Note

The ARMv7 Large Physical Address Extension modified the definition of SBOP for register bits that are SBOP in some but not all contexts. The behavior of these bits is covered by the RES1 definition, but not by the generic definition of SBOP given here.

Hardware must ignore writes to the field.

When writing this field, software must either write all 1s to this field or, if the register is being restored from a previously read state, write the previously read value to this field. If this is not done, then the result is UNPREDICTABLE.

This description can apply to a single bit that should be written as its preserved value or as 1, or to a field that should be written as its preserved value or as all 1s.

See also CONSTRAINED UNPREDICTABLE, UNPREDICTABLE.

Should-Be-Zero (SBZ)

Hardware must ignore writes to the field.

ARM strongly recommends that software writes the field as all 0s. If software writes a value that is not all 0s, it must expect an UNPREDICTABLE or CONSTRAINED UNPREDICTABLE result.

This description can apply to a single bit that should be written as 0, or to a field that should be written as all 0s.

See also CONSTRAINED UNPREDICTABLE, UNPREDICTABLE.

Should-Be-Zero-or-Preserved (SBZP)

From the introduction of the ARMv8 architecture, the description Should-Be-Zero-or-Preserved (SBZP) is superseded by RES0.

Note

The ARMv7 Large Physical Address Extension modified the definition of SBZP for register bits that are SBZP in some but not all contexts. The behavior of these bits is covered by the RES0 definition, but not by the generic definition of SBZP given here.

Hardware must ignore writes to the field.

When writing this field, software must either write all 0s to this field or, if the register is being restored from a previously read state, write the previously read value to this field. If this is not done, then the result is UNPREDICTABLE.

This description can apply to a single bit that should be written as its preserved value or as 0, or to a field that should be written as its preserved value or as all 0s.

See also CONSTRAINED UNPREDICTABLE, UNPREDICTABLE.

Signaling NaNs

Cause an Invalid Operation exception whenever any floating-point operation receives a signaling NaN as an operand. Signaling NaNs can be used in debugging, to track down some uses of uninitialized variables.
Signed immediate and offset fields

Are encoded in two’s complement notation unless otherwise stated.

SIMD

Single-Instruction, Multiple-Data.

The SIMD instructions in AArch32 state are:

- The instructions summarized in *Parallel addition and subtraction instructions on page F1-2378.*
- The Advanced SIMD instructions summarized in *Advanced SIMD and floating-point instructions on page E1-2300,* when operating on vectors.

___ Note ___

In ARMv7, some VFP instructions can operate on vectors. However, ARM deprecates those instruction uses, and strongly recommends that Advanced SIMD instructions are always used for vector operations.

Simple sequential execution

The behavior of an implementation that fetches, decodes and completely executes each instruction before proceeding to the next instruction. Such an implementation performs no speculative accesses to memory, including to instruction memory. The implementation does not pipeline any phase of execution. In practice, this is the theoretical execution model that the architecture is based on, and ARM does not expect this model to correspond to a realistic implementation of the architecture.

Single-copy atomicity

The form of atomicity described in *Properties of single-copy atomic accesses on page B2-82.*

See also Atomicity, Multi-copy atomicity.

Single-precision value

A 32-bit word that is interpreted as a basic single-precision floating-point number according to the *IEEE Standard for Floating-point Arithmetic.*

Spatial locality

The observed effect that after a program has accessed a memory location, it is likely to also access nearby memory locations in the near future. Caches with multi-word cache lines exploit this effect to improve performance.

Special-purpose register

One of a specified set of registers for which all direct and indirect reads and writes to the register appear to occur in program order relative to other instructions, without the need for any explicit synchronization:

- *Special-purpose registers on page C5-293* specifies the AArch64 Special-purpose registers.
- *AArch32 Special-purpose registers on page G1-3802* lists the AArch32 Special-purpose registers.

T32 instruction

One or two halfwords that specify an operation to be performed by a PE that is executing in an Exception level that is using AArch32 and is in T32 state. T32 instructions must be halfword-aligned.

T32 instructions were previously called Thumb instructions.

See also A32 instruction, A64 instruction, T32 state.

T32 state

The AArch32 Instruction set state in which the PE executes T32 instructions.

T32 state was previously called Thumb state.

See also A32 state, T32 instruction.

Taken locally

An exception that is taken locally means an exception that is taken to the default Exception level, and is not routed to another Exception level.

Temporal locality

The observed effect that after a program has accesses a memory location, it is likely to access the same memory location again in the near future. Caches exploit this effect to improve performance.

Thumb instruction

See T32 instruction.

TLB

See *Translation Lookaside Buffer (TLB).*
TLB lockdown  A way to prevent specific translation table walk results being accessed. This ensures that accesses to the associated memory areas never cause a translation table walk.

Translation Lookaside Buffer (TLB)  A memory structure containing the results of translation table walks. They help to reduce the average cost of a memory access. Usually, there is a TLB for each memory interface of the ARM implementation.

Translation table  A table held in memory that defines the properties of memory areas of various sizes from 1KB to 1MB.

Translation table walk  The process of doing a full translation table lookup. It is performed automatically by hardware.

Trap enable bits  In VFPv2, VFPv3U, and VFPv4U, determine whether trapped or untrapped exception handling is selected. If trapped exception handling is selected, the way it is carried out is IMPLEMENTATION DEFINED.

Unaligned  An unaligned access is an access where the address of the access is not aligned to the size of an element of the access.

Unaligned memory accesses  Are memory accesses that are not, or might not be, appropriately halfword-aligned, word-aligned, or doubleword-aligned.

Unallocated  Except where otherwise stated in this manual, an instruction encoding is unallocated if the architecture does not assign a specific function to the entire bit pattern of the instruction, but instead describes it as CONSTRAINED UNPREDICTABLE, UNDEFINED, UNPREDICTABLE, or as an unallocated hint instruction.

A bit in a register is unallocated if the architecture does not assign a function to that bit.

See also CONSTRAINED UNPREDICTABLE, UNDEFINED, UNPREDICTABLE.

UNDEFINED  Indicates cases where an attempt to execute a particular encoding bit pattern generates an exception, that is taken to the current Exception level, or to the default Exception level for taking exceptions if the UNDEFINED encoding was executed at EL0. This applies to:

•  Any encoding that is not allocated to any instruction.
•  Any encoding that is defined as never accessible at the current Exception level.
•  Some cases where an enable, disable, or trap control means an encoding is not accessible at the current Exception level.

If the generated exception is taken to an Exception level that is using AArch32 then it is taken as an Undefined Instruction exception.

Note  On reset, the default Exception level for taking exceptions from EL0 is EL1. However, an implementation might include controls that can change this, effectively making EL1 inactive. See the description of the Exception model for more information.

In body text, the term UNDEFINED is shown in SMALL CAPITALS.

See also Undefined Instruction exception on page G1-3849.

Unified cache  Is a cache used for both processing instruction fetches and processing data loads and stores.

Unindexed addressing  Means addressing in which the base register value is used directly as the virtual address to send to memory, without adding or subtracting an offset. In most types of load/store instruction, unindexed addressing is performed by using offset addressing with an immediate offset of 0.

In ARMv7 and earlier versions of the ARM architecture, and in the M-profile, the LDC, LDC2, STC, and STC2 instructions have an explicit unindexed addressing mode that permits the offset field in the instruction to specify additional coprocessor options.

UNK  An abbreviation indicating that software must treat a field as containing an UNKNOWN value.
Hardware must implement the bit as read as 0, or all 0s for a multi-bit field. Software must not rely on the field reading as zero.

See also **UNK/SBOP**

**UNK/SBOP**

Hardware must implement the field as Read-As-One, and must ignore writes to the field.

Software must not rely on the field reading as all 1s, and except for writing back to the register it must treat the value as if it is **UNKNOWN**. Software must use an SBOP policy to write to the field.

This description can apply to a single bit that should be written as its preserved value or as 1, or to a field that should be written as its preserved value or as all 1s.

See also **Read-As-One (RAO)**, **Should-Be-One-or-Preserved (SBOP)**, **UNKNOWN**.

**UNK/SBZP**

Hardware must implement the field as Read-As-Zero, and must ignore writes to the field.

Software must not rely on the field reading as all 0s, and except for writing back to the register it must treat the value as if it is **UNKNOWN**. Software must use an SBZP policy to write to the field.

This description can apply to a single bit that should be written as its preserved value or as 0, or to a field that should be written as its preserved value or as all 0s.

See also **Read-As-Zero (RAZ)**, **Should-Be-Zero-or-Preserved (SBZP)**, **UNKNOWN**.

**UNKNOWN**

An **UNKNOWN** value does not contain valid data, and can vary from moment to moment, instruction to instruction, and implementation to implementation. An **UNKNOWN** value must not return information that cannot be accessed at the current or a lower level of privilege using instructions that are not **UNPREDICTABLE**, are not **CONSTRAINED UNPREDICTABLE**, and do not return **UNKNOWN** values.

An **UNKNOWN** value must not be documented or promoted as having a defined value or effect.

In body text, the term **UNKNOWN** is shown in **SMALL CAPITALS**.

See also **CONSTRAINED UNPREDICTABLE**, **UNDEFINED**, **UNK**, **UNPREDICTABLE**.

**UNPREDICTABLE**

Means the behavior cannot be relied upon. **UNPREDICTABLE** behavior must not perform any function that cannot be performed at the current or a lower level of privilege using instructions that are not **UNPREDICTABLE**.

**UNPREDICTABLE** behavior must not be documented or promoted as having a defined effect.

An instruction that is **UNPREDICTABLE** can be implemented as **UNDEFINED**.

Execution at Non-secure EL1 or EL0 of an instruction that is **UNPREDICTABLE** can be implemented as generating a trap exception that is taken to EL2, provided that at least one instruction that is not **UNPREDICTABLE** and is not **CONSTRAINED UNPREDICTABLE** causes a trap exception that is taken to EL2.

In body text, the term **UNPREDICTABLE** is shown in **SMALL CAPITALS**.

See also **CONSTRAINED UNPREDICTABLE**, **UNDEFINED**.

**VA**

See **Virtual address (VA)**.

**VFP**

In ARMv7, an extension to the ARM architecture, that provides single-precision and double-precision floating-point arithmetic.

**Virtual address (VA)**

An address generated by an ARM PE. This means it is an address that might be held in the program counter of the PE. For a PMSA implementation, the virtual address is identical to the physical address.

See also **Intermediate physical address (IPA)**, **Physical address (PA)**.

**Watchpoint**

A debug event triggered by an access to memory, specified in terms of the address of the location in memory being accessed.

**Way**

See **Cache way**.
**WI**

Writers Ignored. In a register that software can write to, a WI attribute applied to a bit or field indicates that the bit or field ignores the value written by software and retains the value it had before that write.

*See also* RAO/WI, RAZ/WI, RES0, RES1.

**Word**

A 32-bit data item. Words are normally word-aligned in ARM systems.

**Word-aligned**

Means that the address is divisible by 4.

**Write-allocate cache**

A cache in which a cache miss on storing data causes a cache line to be allocated into the cache.

**Write-back cache**

A cache in which when a cache hit occurs on a store access, the data is only written to the cache. Data in the cache can therefore be more up-to-date than data in main memory. Any such data is written back to main memory when the cache line is cleaned or reallocated. Another common term for a write-back cache is a *copy-back cache*.

**Write-through cache**

A cache in which when a cache hit occurs on a store access, the data is written both to the cache and to main memory. This is normally done via a write buffer, to avoid slowing down the PE.

**Write buffer**

A block of high-speed memory that optimizes stores to main memory.